Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jan 29 19:31:38 2025
| Host         : iron-07 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -file lab2_top_timing_summary_routed.rpt -pb lab2_top_timing_summary_routed.pb -rpx lab2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 289 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.162       -0.288                      2                  389        0.019        0.000                      0                  389        2.000        0.000                       0                   299  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 16.667}       33.333          30.000          
  clk_out3_clk_wiz_0_1  {0.000 3.333}        6.667           150.000         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 16.667}       33.333          30.000          
  clk_out3_clk_wiz_0    {0.000 3.333}        6.667           150.000         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.808        0.000                      0                   71        0.187        0.000                      0                   71        4.500        0.000                       0                    93  
  clk_out2_clk_wiz_0_1       27.327        0.000                      0                  228        0.150        0.000                      0                  228       15.687        0.000                       0                   192  
  clk_out3_clk_wiz_0_1                                                                                                                                                    4.511        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.806        0.000                      0                   71        0.187        0.000                      0                   71        4.500        0.000                       0                    93  
  clk_out2_clk_wiz_0         27.323        0.000                      0                  228        0.150        0.000                      0                  228       15.687        0.000                       0                   192  
  clk_out3_clk_wiz_0                                                                                                                                                      4.511        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -0.157       -0.279                      2                   24        0.092        0.000                      0                   24  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.806        0.000                      0                   71        0.078        0.000                      0                   71  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.162       -0.288                      2                   24        0.088        0.000                      0                   24  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        0.371        0.000                      0                   24        0.160        0.000                      0                   24  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        0.371        0.000                      0                   24        0.160        0.000                      0                   24  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       27.323        0.000                      0                  228        0.019        0.000                      0                  228  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.806        0.000                      0                   71        0.078        0.000                      0                   71  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.157       -0.279                      2                   24        0.092        0.000                      0                   24  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0         -0.162       -0.288                      2                   24        0.088        0.000                      0                   24  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          0.367        0.000                      0                   24        0.156        0.000                      0                   24  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         27.323        0.000                      0                  228        0.019        0.000                      0                  228  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          0.367        0.000                      0                   24        0.156        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out2_clk_wiz_0    clk_out2_clk_wiz_0         29.915        0.000                      0                   42        0.344        0.000                      0                   42  
**async_default**     clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         29.915        0.000                      0                   42        0.213        0.000                      0                   42  
**async_default**     clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       29.915        0.000                      0                   42        0.213        0.000                      0                   42  
**async_default**     clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0_1       29.920        0.000                      0                   42        0.344        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.808ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.808ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 2.173ns (30.661%)  route 4.914ns (69.339%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.642     6.098    bin_reg/q_reg[3]_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I4_O)        0.326     6.424 r  bin_reg/q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.424    result_reg/D[2]
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[2]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.107     9.202    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.029     9.231    result_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 2.173ns (31.107%)  route 4.813ns (68.893%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.541     5.996    bin_reg/q_reg[3]_0
    SLICE_X109Y112       LUT5 (Prop_lut5_I3_O)        0.326     6.322 r  bin_reg/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.322    result_reg/D[4]
    SLICE_X109Y112       FDRE                                         r  result_reg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X109Y112       FDRE                                         r  result_reg/q_reg[5]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.107     9.202    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.029     9.231    result_reg/q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 2.173ns (31.153%)  route 4.802ns (68.847%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.530     5.986    bin_reg/q_reg[3]_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I4_O)        0.326     6.312 r  bin_reg/q[6]_i_1/O
                         net (fo=1, routed)           0.000     6.312    result_reg/D[5]
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[6]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.107     9.202    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.031     9.233    result_reg/q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.173ns (31.158%)  route 4.801ns (68.842%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.529     5.985    bin_reg/q_reg[3]_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I4_O)        0.326     6.311 r  bin_reg/q[7]_i_1/O
                         net (fo=1, routed)           0.000     6.311    result_reg/D[6]
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[7]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.107     9.202    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.032     9.234    result_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                          9.234    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 2.173ns (31.451%)  route 4.736ns (68.549%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.464     5.920    result_reg/q_reg[4]_0
    SLICE_X109Y112       LUT5 (Prop_lut5_I0_O)        0.326     6.246 r  result_reg/q[4]_i_1/O
                         net (fo=1, routed)           0.000     6.246    result_reg/q[4]_i_1_n_0
    SLICE_X109Y112       FDRE                                         r  result_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X109Y112       FDRE                                         r  result_reg/q_reg[4]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.107     9.202    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.031     9.233    result_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.997ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.945ns (28.195%)  route 4.953ns (71.805%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 8.683 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.847     4.655    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I0_O)        0.124     4.779 r  bin_reg/q[1]_i_3/O
                         net (fo=1, routed)           0.417     5.197    bin_reg/q[1]_i_3_n_0
    SLICE_X106Y110       LUT5 (Prop_lut5_I0_O)        0.124     5.321 r  bin_reg/q[1]_i_2__0/O
                         net (fo=2, routed)           0.790     6.111    bin_reg/q[1]_i_2__0_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124     6.235 r  bin_reg/q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     6.235    result_reg/D[0]
    SLICE_X107Y113       FDRE                                         r  result_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.852     8.683    result_reg/clk_out1
    SLICE_X107Y113       FDRE                                         r  result_reg/q_reg[0]/C
                         clock pessimism              0.625     9.309    
                         clock uncertainty           -0.107     9.201    
    SLICE_X107Y113       FDRE (Setup_fdre_C_D)        0.031     9.232    result_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  2.997    

Slack (MET) :             3.044ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.945ns (28.397%)  route 4.904ns (71.603%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 8.683 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.729     5.294    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I0_O)        0.124     5.418 r  bin_reg/q[2]_i_3/O
                         net (fo=2, routed)           0.644     6.062    bin_reg/q[2]_i_3_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124     6.186 r  bin_reg/q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.186    result_reg/D[1]
    SLICE_X107Y113       FDRE                                         r  result_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.852     8.683    result_reg/clk_out1
    SLICE_X107Y113       FDRE                                         r  result_reg/q_reg[1]/C
                         clock pessimism              0.625     9.309    
                         clock uncertainty           -0.107     9.201    
    SLICE_X107Y113       FDRE (Setup_fdre_C_D)        0.029     9.230    result_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                  3.044    

Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 2.179ns (32.101%)  route 4.609ns (67.899%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.729     5.294    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I4_O)        0.150     5.444 r  bin_reg/q[3]_i_2__0/O
                         net (fo=1, routed)           0.348     5.793    bin_reg/q[3]_i_2__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I3_O)        0.332     6.125 r  bin_reg/q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.125    result_reg/D[3]
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[3]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.107     9.202    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.031     9.233    result_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             4.059ns  (required time - arrival time)
  Source:                 x_dff/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.352ns (27.273%)  route 3.605ns (72.727%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.049    -0.667    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.419    -0.248 r  x_dff/q_reg[9]/Q
                         net (fo=28, routed)          1.014     0.766    x_dff/Q[3]
    SLICE_X109Y115       LUT4 (Prop_lut4_I0_O)        0.325     1.091 f  x_dff/q[5]_i_38/O
                         net (fo=11, routed)          0.636     1.727    x_dff/q_reg[9]_0
    SLICE_X111Y115       LUT6 (Prop_lut6_I1_O)        0.332     2.059 r  x_dff/q[5]_i_32/O
                         net (fo=1, routed)           0.469     2.528    y_dff/q_reg[5]_i_12_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I1_O)        0.124     2.652 r  y_dff/q[5]_i_19/O
                         net (fo=1, routed)           0.809     3.461    y_dff/q[5]_i_19_n_0
    SLICE_X107Y115       LUT2 (Prop_lut2_I1_O)        0.152     3.613 r  y_dff/q[5]_i_13/O
                         net (fo=1, routed)           0.677     4.290    y_dff_n_4
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808     8.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.584     9.224    
                         clock uncertainty           -0.107     9.117    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.768     8.349    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  4.059    

Slack (MET) :             4.160ns  (required time - arrival time)
  Source:                 x_dff/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 1.324ns (26.177%)  route 3.734ns (73.823%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.049    -0.667    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.419    -0.248 r  x_dff/q_reg[9]/Q
                         net (fo=28, routed)          1.014     0.766    x_dff/Q[3]
    SLICE_X109Y115       LUT4 (Prop_lut4_I0_O)        0.325     1.091 r  x_dff/q[5]_i_38/O
                         net (fo=11, routed)          0.843     1.934    y_dff/q_reg[5]_i_12_2
    SLICE_X111Y115       LUT6 (Prop_lut6_I2_O)        0.332     2.266 r  y_dff/q[5]_i_42/O
                         net (fo=1, routed)           0.495     2.761    y_dff/q[5]_i_42_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I1_O)        0.124     2.885 r  y_dff/q[5]_i_25/O
                         net (fo=1, routed)           0.555     3.440    y_dff/q[5]_i_25_n_0
    SLICE_X107Y115       LUT2 (Prop_lut2_I0_O)        0.124     3.564 r  y_dff/q[5]_i_16/O
                         net (fo=1, routed)           0.827     4.391    y_dff_n_7
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808     8.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.584     9.224    
                         clock uncertainty           -0.107     9.117    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.551    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                          8.551    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  4.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fpa_vga/char_color_2_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_dff/q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    fpa_vga/char_color_2_reg/clk_out1
    SLICE_X108Y119       FDRE                                         r  fpa_vga/char_color_2_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  fpa_vga/char_color_2_reg/q_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.276    x_dff/q_reg[5]_5[0]
    SLICE_X109Y119       LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  x_dff/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    rgb_dff/q_reg[0]_0
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.981    -0.759    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X109Y119       FDSE (Hold_fdse_C_D)         0.091    -0.418    rgb_dff/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 fpa_vga/char_color_2_reg/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_dff/q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    fpa_vga/char_color_2_reg/clk_out1
    SLICE_X108Y119       FDRE                                         r  fpa_vga/char_color_2_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  fpa_vga/char_color_2_reg/q_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.223    x_dff/q_reg[5]_5[1]
    SLICE_X109Y119       LUT2 (Prop_lut2_I1_O)        0.045    -0.178 r  x_dff/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    rgb_dff/q_reg[1]_0
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.981    -0.759    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X109Y119       FDSE (Hold_fdse_C_D)         0.092    -0.417    rgb_dff/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fpa_vga/char_color_2_reg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_dff/q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.561%)  route 0.136ns (39.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    fpa_vga/char_color_2_reg/clk_out1
    SLICE_X108Y119       FDRE                                         r  fpa_vga/char_color_2_reg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  fpa_vga/char_color_2_reg/q_reg[2]/Q
                         net (fo=1, routed)           0.136    -0.222    x_dff/q_reg[5]_5[2]
    SLICE_X109Y119       LUT2 (Prop_lut2_I1_O)        0.045    -0.177 r  x_dff/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    rgb_dff/q_reg[2]_0
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.981    -0.759    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[2]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X109Y119       FDSE (Hold_fdse_C_D)         0.092    -0.417    rgb_dff/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ain_reg/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpa_vga/char_color_reg/q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.516%)  route 0.190ns (50.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.713    -0.518    ain_reg/clk_out1
    SLICE_X109Y113       FDRE                                         r  ain_reg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  ain_reg/q_reg[4]/Q
                         net (fo=13, routed)          0.190    -0.187    y_dff/q_reg[2]_0[0]
    SLICE_X108Y115       LUT6 (Prop_lut6_I4_O)        0.045    -0.142 r  y_dff/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.142    fpa_vga/char_color_reg/q_reg[3]_0
    SLICE_X108Y115       FDSE                                         r  fpa_vga/char_color_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.985    -0.755    fpa_vga/char_color_reg/clk_out1
    SLICE_X108Y115       FDSE                                         r  fpa_vga/char_color_reg/q_reg[3]/C
                         clock pessimism              0.251    -0.504    
    SLICE_X108Y115       FDSE (Hold_fdse_C_D)         0.121    -0.383    fpa_vga/char_color_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ain_reg/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpa_vga/char_color_reg/q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.254%)  route 0.192ns (50.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.713    -0.518    ain_reg/clk_out1
    SLICE_X109Y113       FDRE                                         r  ain_reg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  ain_reg/q_reg[4]/Q
                         net (fo=13, routed)          0.192    -0.185    y_dff/q_reg[2]_0[0]
    SLICE_X108Y115       LUT6 (Prop_lut6_I3_O)        0.045    -0.140 r  y_dff/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.140    fpa_vga/char_color_reg/q_reg[2]_0
    SLICE_X108Y115       FDSE                                         r  fpa_vga/char_color_reg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.985    -0.755    fpa_vga/char_color_reg/clk_out1
    SLICE_X108Y115       FDSE                                         r  fpa_vga/char_color_reg/q_reg[2]/C
                         clock pessimism              0.251    -0.504    
    SLICE_X108Y115       FDSE (Hold_fdse_C_D)         0.120    -0.384    fpa_vga/char_color_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_div/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.596    led_div/clk_out1
    SLICE_X113Y92        FDRE                                         r  led_div/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  led_div/q_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.347    led_div/q_reg_n_0_[11]
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  led_div/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    led_div/q_reg[8]_i_1_n_4
    SLICE_X113Y92        FDRE                                         r  led_div/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.833    led_div/clk_out1
    SLICE_X113Y92        FDRE                                         r  led_div/q_reg[11]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X113Y92        FDRE (Hold_fdre_C_D)         0.105    -0.491    led_div/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_div/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.636    -0.595    led_div/clk_out1
    SLICE_X113Y93        FDRE                                         r  led_div/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  led_div/q_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.346    led_div/q_reg_n_0_[15]
    SLICE_X113Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  led_div/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.238    led_div/q_reg[12]_i_1_n_4
    SLICE_X113Y93        FDRE                                         r  led_div/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.908    -0.832    led_div/clk_out1
    SLICE_X113Y93        FDRE                                         r  led_div/q_reg[15]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.105    -0.490    led_div/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_div/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.636    -0.595    led_div/clk_out1
    SLICE_X113Y94        FDRE                                         r  led_div/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  led_div/q_reg[19]/Q
                         net (fo=1, routed)           0.108    -0.346    led_div/q_reg_n_0_[19]
    SLICE_X113Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  led_div/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.238    led_div/q_reg[16]_i_1_n_4
    SLICE_X113Y94        FDRE                                         r  led_div/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.908    -0.832    led_div/clk_out1
    SLICE_X113Y94        FDRE                                         r  led_div/q_reg[19]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X113Y94        FDRE (Hold_fdre_C_D)         0.105    -0.490    led_div/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_div/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.596    led_div/clk_out1
    SLICE_X113Y90        FDRE                                         r  led_div/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  led_div/q_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.347    led_div/q_reg_n_0_[3]
    SLICE_X113Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  led_div/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    led_div/q_reg[0]_i_1_n_4
    SLICE_X113Y90        FDRE                                         r  led_div/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.833    led_div/clk_out1
    SLICE_X113Y90        FDRE                                         r  led_div/q_reg[3]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X113Y90        FDRE (Hold_fdre_C_D)         0.105    -0.491    led_div/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_div/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.596    led_div/clk_out1
    SLICE_X113Y91        FDRE                                         r  led_div/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  led_div/q_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.347    led_div/q_reg_n_0_[7]
    SLICE_X113Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  led_div/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    led_div/q_reg[4]_i_1_n_4
    SLICE_X113Y91        FDRE                                         r  led_div/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.833    led_div/clk_out1
    SLICE_X113Y91        FDRE                                         r  led_div/q_reg[7]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X113Y91        FDRE (Hold_fdre_C_D)         0.105    -0.491    led_div/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y46     q_reg[5]_i_12/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   U2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y110   ain_reg/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y110   ain_reg/q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y113   ain_reg/q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y113   ain_reg/q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y113   ain_reg/q_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y110   ain_reg/q_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y113   ain_reg/q_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y113   ain_reg/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y113   ain_reg/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y113   ain_reg/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y113   ain_reg/q_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y111   ain_reg/q_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y113   bin_reg/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y113   bin_reg/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y113   bin_reg/q_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y112   bin_reg/q_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y93    led_div/q_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y111   ain_reg/q_reg[7]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X109Y115   fpa_vga/char_color_reg/q_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X109Y115   fpa_vga/char_color_reg/q_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X108Y115   fpa_vga/char_color_reg/q_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X108Y115   fpa_vga/char_color_reg/q_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X108Y115   fpa_vga/char_color_reg/q_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X108Y115   fpa_vga/char_color_reg/q_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y116   y_dff/q_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y116   x_dff/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y110   ain_reg/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.327ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[3]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.127    32.514    
    SLICE_X112Y117       FDRE (Setup_fdre_C_R)       -0.732    31.782    vga_control/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         31.782    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.327    

Slack (MET) :             27.327ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[4]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.127    32.514    
    SLICE_X112Y117       FDRE (Setup_fdre_C_R)       -0.732    31.782    vga_control/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         31.782    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.327    

Slack (MET) :             27.327ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[7]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.127    32.514    
    SLICE_X112Y117       FDRE (Setup_fdre_C_R)       -0.732    31.782    vga_control/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         31.782    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.327    

Slack (MET) :             27.327ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[8]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.127    32.514    
    SLICE_X112Y117       FDRE (Setup_fdre_C_R)       -0.732    31.782    vga_control/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         31.782    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.327    

Slack (MET) :             27.422ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[0]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.127    32.514    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.637    31.877    vga_control/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         31.877    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.422    

Slack (MET) :             27.422ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[10]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.127    32.514    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.637    31.877    vga_control/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         31.877    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.422    

Slack (MET) :             27.422ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[1]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.127    32.514    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.637    31.877    vga_control/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         31.877    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.422    

Slack (MET) :             27.422ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[9]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.127    32.514    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.637    31.877    vga_control/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         31.877    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.422    

Slack (MET) :             27.740ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.823ns (17.042%)  route 4.006ns (82.958%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.653     4.161    vga_control/hcounter[10]_i_1_n_0
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
                         clock pessimism              0.648    32.665    
                         clock uncertainty           -0.127    32.538    
    SLICE_X111Y117       FDRE (Setup_fdre_C_R)       -0.637    31.901    vga_control/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         31.901    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                 27.740    

Slack (MET) :             27.740ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.823ns (17.042%)  route 4.006ns (82.958%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.653     4.161    vga_control/hcounter[10]_i_1_n_0
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[5]/C
                         clock pessimism              0.648    32.665    
                         clock uncertainty           -0.127    32.538    
    SLICE_X111Y117       FDRE (Setup_fdre_C_R)       -0.637    31.901    vga_control/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         31.901    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                 27.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X111Y121       FDRE                                         r  U3/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.284    U3/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X112Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.239 r  U3/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.239    U3/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.121    -0.389    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.754%)  route 0.106ns (36.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X110Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.106    -0.278    U3/inst/encb/q_m_reg[1]
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.045    -0.233 r  U3/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    U3/inst/encb/dout[1]
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[1]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X112Y126       FDCE (Hold_fdce_C_D)         0.120    -0.392    U3/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.511%)  route 0.094ns (33.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 f  vga_control/hcounter_reg[5]/Q
                         net (fo=8, routed)           0.094    -0.284    vga_control/D[5]
    SLICE_X110Y117       LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  vga_control/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.239    vga_control/HS0
    SLICE_X110Y117       FDRE                                         r  vga_control/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.986    -0.754    vga_control/CLK
    SLICE_X110Y117       FDRE                                         r  vga_control/HS_reg/C
                         clock pessimism              0.248    -0.506    
    SLICE_X110Y117       FDRE (Hold_fdre_C_D)         0.091    -0.415    vga_control/HS_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X111Y124       FDRE                                         r  U3/inst/encb/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.095    -0.290    U3/inst/encb/q_m_reg[0]
    SLICE_X113Y124       LUT6 (Prop_lut6_I0_O)        0.045    -0.245 r  U3/inst/encb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    U3/inst/encb/dout[0]
    SLICE_X113Y124       FDCE                                         r  U3/inst/encb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encb/pix_clk
    SLICE_X113Y124       FDCE                                         r  U3/inst/encb/dout_reg[0]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.092    -0.421    U3/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X111Y125       FDRE                                         r  U3/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.096    -0.289    U3/inst/encb/q_m_reg[5]
    SLICE_X113Y125       LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  U3/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    U3/inst/encb/dout[5]
    SLICE_X113Y125       FDCE                                         r  U3/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encb/pix_clk
    SLICE_X113Y125       FDCE                                         r  U3/inst/encb/dout_reg[5]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X113Y125       FDCE (Hold_fdce_C_D)         0.091    -0.422    U3/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.130    -0.252    U3/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X112Y129       LUT5 (Prop_lut5_I1_O)        0.045    -0.207 r  U3/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    U3/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y129       FDCE (Hold_fdce_C_D)         0.120    -0.388    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.132    -0.250    U3/inst/encr/q_m_reg_reg_n_0_[1]
    SLICE_X112Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.205 r  U3/inst/encr/dout[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.205    U3/inst/encr/dout[1]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.120    -0.390    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X111Y121       FDRE                                         r  U3/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.136    -0.246    U3/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  U3/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.201    U3/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Hold_fdce_C_D)         0.121    -0.388    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X110Y121       FDRE                                         r  U3/inst/encr/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.138    -0.244    U3/inst/encr/q_m_reg_reg_n_0_[6]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.045    -0.199 r  U3/inst/encr/dout[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.199    U3/inst/encr/dout[6]_i_1__1_n_0
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Hold_fdce_C_D)         0.121    -0.388    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U3/inst/encr/n1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X110Y122       FDRE                                         r  U3/inst/encr/n1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/n1d_reg[0]/Q
                         net (fo=4, routed)           0.109    -0.273    U3/inst/encr/n1d[0]
    SLICE_X111Y122       LUT6 (Prop_lut6_I1_O)        0.045    -0.228 r  U3/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.228    U3/inst/encr/q_m_1
    SLICE_X111Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.092    -0.418    U3/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   U2/inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y123   U3/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y123   U3/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y123   U3/inst/srldly_0/srl[23].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y123   U3/inst/srldly_0/srl[24].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0_1
  To Clock:  clk_out3_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0_1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y17   U2/inst/clkout3_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 2.173ns (30.661%)  route 4.914ns (69.339%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.642     6.098    bin_reg/q_reg[3]_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I4_O)        0.326     6.424 r  bin_reg/q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.424    result_reg/D[2]
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[2]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.029     9.230    result_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 2.173ns (31.107%)  route 4.813ns (68.893%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.541     5.996    bin_reg/q_reg[3]_0
    SLICE_X109Y112       LUT5 (Prop_lut5_I3_O)        0.326     6.322 r  bin_reg/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.322    result_reg/D[4]
    SLICE_X109Y112       FDRE                                         r  result_reg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X109Y112       FDRE                                         r  result_reg/q_reg[5]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.029     9.230    result_reg/q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 2.173ns (31.153%)  route 4.802ns (68.847%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.530     5.986    bin_reg/q_reg[3]_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I4_O)        0.326     6.312 r  bin_reg/q[6]_i_1/O
                         net (fo=1, routed)           0.000     6.312    result_reg/D[5]
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[6]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.031     9.232    result_reg/q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.173ns (31.158%)  route 4.801ns (68.842%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.529     5.985    bin_reg/q_reg[3]_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I4_O)        0.326     6.311 r  bin_reg/q[7]_i_1/O
                         net (fo=1, routed)           0.000     6.311    result_reg/D[6]
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[7]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.032     9.233    result_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 2.173ns (31.451%)  route 4.736ns (68.549%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.464     5.920    result_reg/q_reg[4]_0
    SLICE_X109Y112       LUT5 (Prop_lut5_I0_O)        0.326     6.246 r  result_reg/q[4]_i_1/O
                         net (fo=1, routed)           0.000     6.246    result_reg/q[4]_i_1_n_0
    SLICE_X109Y112       FDRE                                         r  result_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X109Y112       FDRE                                         r  result_reg/q_reg[4]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.031     9.232    result_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.945ns (28.195%)  route 4.953ns (71.805%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 8.683 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.847     4.655    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I0_O)        0.124     4.779 r  bin_reg/q[1]_i_3/O
                         net (fo=1, routed)           0.417     5.197    bin_reg/q[1]_i_3_n_0
    SLICE_X106Y110       LUT5 (Prop_lut5_I0_O)        0.124     5.321 r  bin_reg/q[1]_i_2__0/O
                         net (fo=2, routed)           0.790     6.111    bin_reg/q[1]_i_2__0_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124     6.235 r  bin_reg/q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     6.235    result_reg/D[0]
    SLICE_X107Y113       FDRE                                         r  result_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.852     8.683    result_reg/clk_out1
    SLICE_X107Y113       FDRE                                         r  result_reg/q_reg[0]/C
                         clock pessimism              0.625     9.309    
                         clock uncertainty           -0.109     9.200    
    SLICE_X107Y113       FDRE (Setup_fdre_C_D)        0.031     9.231    result_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.945ns (28.397%)  route 4.904ns (71.603%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 8.683 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.729     5.294    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I0_O)        0.124     5.418 r  bin_reg/q[2]_i_3/O
                         net (fo=2, routed)           0.644     6.062    bin_reg/q[2]_i_3_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124     6.186 r  bin_reg/q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.186    result_reg/D[1]
    SLICE_X107Y113       FDRE                                         r  result_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.852     8.683    result_reg/clk_out1
    SLICE_X107Y113       FDRE                                         r  result_reg/q_reg[1]/C
                         clock pessimism              0.625     9.309    
                         clock uncertainty           -0.109     9.200    
    SLICE_X107Y113       FDRE (Setup_fdre_C_D)        0.029     9.229    result_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 2.179ns (32.101%)  route 4.609ns (67.899%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.729     5.294    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I4_O)        0.150     5.444 r  bin_reg/q[3]_i_2__0/O
                         net (fo=1, routed)           0.348     5.793    bin_reg/q[3]_i_2__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I3_O)        0.332     6.125 r  bin_reg/q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.125    result_reg/D[3]
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[3]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.031     9.232    result_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 x_dff/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.352ns (27.273%)  route 3.605ns (72.727%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.049    -0.667    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.419    -0.248 r  x_dff/q_reg[9]/Q
                         net (fo=28, routed)          1.014     0.766    x_dff/Q[3]
    SLICE_X109Y115       LUT4 (Prop_lut4_I0_O)        0.325     1.091 f  x_dff/q[5]_i_38/O
                         net (fo=11, routed)          0.636     1.727    x_dff/q_reg[9]_0
    SLICE_X111Y115       LUT6 (Prop_lut6_I1_O)        0.332     2.059 r  x_dff/q[5]_i_32/O
                         net (fo=1, routed)           0.469     2.528    y_dff/q_reg[5]_i_12_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I1_O)        0.124     2.652 r  y_dff/q[5]_i_19/O
                         net (fo=1, routed)           0.809     3.461    y_dff/q[5]_i_19_n_0
    SLICE_X107Y115       LUT2 (Prop_lut2_I1_O)        0.152     3.613 r  y_dff/q[5]_i_13/O
                         net (fo=1, routed)           0.677     4.290    y_dff_n_4
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808     8.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.584     9.224    
                         clock uncertainty           -0.109     9.115    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.768     8.347    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 x_dff/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 1.324ns (26.177%)  route 3.734ns (73.823%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.049    -0.667    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.419    -0.248 r  x_dff/q_reg[9]/Q
                         net (fo=28, routed)          1.014     0.766    x_dff/Q[3]
    SLICE_X109Y115       LUT4 (Prop_lut4_I0_O)        0.325     1.091 r  x_dff/q[5]_i_38/O
                         net (fo=11, routed)          0.843     1.934    y_dff/q_reg[5]_i_12_2
    SLICE_X111Y115       LUT6 (Prop_lut6_I2_O)        0.332     2.266 r  y_dff/q[5]_i_42/O
                         net (fo=1, routed)           0.495     2.761    y_dff/q[5]_i_42_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I1_O)        0.124     2.885 r  y_dff/q[5]_i_25/O
                         net (fo=1, routed)           0.555     3.440    y_dff/q[5]_i_25_n_0
    SLICE_X107Y115       LUT2 (Prop_lut2_I0_O)        0.124     3.564 r  y_dff/q[5]_i_16/O
                         net (fo=1, routed)           0.827     4.391    y_dff_n_7
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808     8.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.584     9.224    
                         clock uncertainty           -0.109     9.115    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.549    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  4.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fpa_vga/char_color_2_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_dff/q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    fpa_vga/char_color_2_reg/clk_out1
    SLICE_X108Y119       FDRE                                         r  fpa_vga/char_color_2_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  fpa_vga/char_color_2_reg/q_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.276    x_dff/q_reg[5]_5[0]
    SLICE_X109Y119       LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  x_dff/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    rgb_dff/q_reg[0]_0
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.981    -0.759    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X109Y119       FDSE (Hold_fdse_C_D)         0.091    -0.418    rgb_dff/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 fpa_vga/char_color_2_reg/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_dff/q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    fpa_vga/char_color_2_reg/clk_out1
    SLICE_X108Y119       FDRE                                         r  fpa_vga/char_color_2_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  fpa_vga/char_color_2_reg/q_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.223    x_dff/q_reg[5]_5[1]
    SLICE_X109Y119       LUT2 (Prop_lut2_I1_O)        0.045    -0.178 r  x_dff/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    rgb_dff/q_reg[1]_0
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.981    -0.759    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X109Y119       FDSE (Hold_fdse_C_D)         0.092    -0.417    rgb_dff/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 fpa_vga/char_color_2_reg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_dff/q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.561%)  route 0.136ns (39.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    fpa_vga/char_color_2_reg/clk_out1
    SLICE_X108Y119       FDRE                                         r  fpa_vga/char_color_2_reg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  fpa_vga/char_color_2_reg/q_reg[2]/Q
                         net (fo=1, routed)           0.136    -0.222    x_dff/q_reg[5]_5[2]
    SLICE_X109Y119       LUT2 (Prop_lut2_I1_O)        0.045    -0.177 r  x_dff/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    rgb_dff/q_reg[2]_0
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.981    -0.759    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[2]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X109Y119       FDSE (Hold_fdse_C_D)         0.092    -0.417    rgb_dff/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ain_reg/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpa_vga/char_color_reg/q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.516%)  route 0.190ns (50.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.713    -0.518    ain_reg/clk_out1
    SLICE_X109Y113       FDRE                                         r  ain_reg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  ain_reg/q_reg[4]/Q
                         net (fo=13, routed)          0.190    -0.187    y_dff/q_reg[2]_0[0]
    SLICE_X108Y115       LUT6 (Prop_lut6_I4_O)        0.045    -0.142 r  y_dff/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.142    fpa_vga/char_color_reg/q_reg[3]_0
    SLICE_X108Y115       FDSE                                         r  fpa_vga/char_color_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.985    -0.755    fpa_vga/char_color_reg/clk_out1
    SLICE_X108Y115       FDSE                                         r  fpa_vga/char_color_reg/q_reg[3]/C
                         clock pessimism              0.251    -0.504    
    SLICE_X108Y115       FDSE (Hold_fdse_C_D)         0.121    -0.383    fpa_vga/char_color_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 ain_reg/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpa_vga/char_color_reg/q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.254%)  route 0.192ns (50.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.713    -0.518    ain_reg/clk_out1
    SLICE_X109Y113       FDRE                                         r  ain_reg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  ain_reg/q_reg[4]/Q
                         net (fo=13, routed)          0.192    -0.185    y_dff/q_reg[2]_0[0]
    SLICE_X108Y115       LUT6 (Prop_lut6_I3_O)        0.045    -0.140 r  y_dff/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.140    fpa_vga/char_color_reg/q_reg[2]_0
    SLICE_X108Y115       FDSE                                         r  fpa_vga/char_color_reg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.985    -0.755    fpa_vga/char_color_reg/clk_out1
    SLICE_X108Y115       FDSE                                         r  fpa_vga/char_color_reg/q_reg[2]/C
                         clock pessimism              0.251    -0.504    
    SLICE_X108Y115       FDSE (Hold_fdse_C_D)         0.120    -0.384    fpa_vga/char_color_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_div/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.596    led_div/clk_out1
    SLICE_X113Y92        FDRE                                         r  led_div/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  led_div/q_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.347    led_div/q_reg_n_0_[11]
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  led_div/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    led_div/q_reg[8]_i_1_n_4
    SLICE_X113Y92        FDRE                                         r  led_div/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.833    led_div/clk_out1
    SLICE_X113Y92        FDRE                                         r  led_div/q_reg[11]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X113Y92        FDRE (Hold_fdre_C_D)         0.105    -0.491    led_div/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_div/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.636    -0.595    led_div/clk_out1
    SLICE_X113Y93        FDRE                                         r  led_div/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  led_div/q_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.346    led_div/q_reg_n_0_[15]
    SLICE_X113Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  led_div/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.238    led_div/q_reg[12]_i_1_n_4
    SLICE_X113Y93        FDRE                                         r  led_div/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.908    -0.832    led_div/clk_out1
    SLICE_X113Y93        FDRE                                         r  led_div/q_reg[15]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.105    -0.490    led_div/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_div/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.636    -0.595    led_div/clk_out1
    SLICE_X113Y94        FDRE                                         r  led_div/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  led_div/q_reg[19]/Q
                         net (fo=1, routed)           0.108    -0.346    led_div/q_reg_n_0_[19]
    SLICE_X113Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  led_div/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.238    led_div/q_reg[16]_i_1_n_4
    SLICE_X113Y94        FDRE                                         r  led_div/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.908    -0.832    led_div/clk_out1
    SLICE_X113Y94        FDRE                                         r  led_div/q_reg[19]/C
                         clock pessimism              0.236    -0.595    
    SLICE_X113Y94        FDRE (Hold_fdre_C_D)         0.105    -0.490    led_div/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_div/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.596    led_div/clk_out1
    SLICE_X113Y90        FDRE                                         r  led_div/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  led_div/q_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.347    led_div/q_reg_n_0_[3]
    SLICE_X113Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  led_div/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    led_div/q_reg[0]_i_1_n_4
    SLICE_X113Y90        FDRE                                         r  led_div/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.833    led_div/clk_out1
    SLICE_X113Y90        FDRE                                         r  led_div/q_reg[3]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X113Y90        FDRE (Hold_fdre_C_D)         0.105    -0.491    led_div/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 led_div/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.596    led_div/clk_out1
    SLICE_X113Y91        FDRE                                         r  led_div/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  led_div/q_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.347    led_div/q_reg_n_0_[7]
    SLICE_X113Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  led_div/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    led_div/q_reg[4]_i_1_n_4
    SLICE_X113Y91        FDRE                                         r  led_div/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.833    led_div/clk_out1
    SLICE_X113Y91        FDRE                                         r  led_div/q_reg[7]/C
                         clock pessimism              0.236    -0.596    
    SLICE_X113Y91        FDRE (Hold_fdre_C_D)         0.105    -0.491    led_div/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y46     q_reg[5]_i_12/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   U2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y110   ain_reg/q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y110   ain_reg/q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y113   ain_reg/q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y113   ain_reg/q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X109Y113   ain_reg/q_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X107Y110   ain_reg/q_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X110Y113   ain_reg/q_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y113   ain_reg/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y113   ain_reg/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y113   ain_reg/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X110Y113   ain_reg/q_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y111   ain_reg/q_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y113   bin_reg/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y113   bin_reg/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y113   bin_reg/q_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y112   bin_reg/q_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X113Y93    led_div/q_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X108Y111   ain_reg/q_reg[7]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X109Y115   fpa_vga/char_color_reg/q_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X109Y115   fpa_vga/char_color_reg/q_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X108Y115   fpa_vga/char_color_reg/q_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X108Y115   fpa_vga/char_color_reg/q_reg[3]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X108Y115   fpa_vga/char_color_reg/q_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X108Y115   fpa_vga/char_color_reg/q_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y116   y_dff/q_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X109Y116   x_dff/q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X107Y110   ain_reg/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.323ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[3]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X112Y117       FDRE (Setup_fdre_C_R)       -0.732    31.778    vga_control/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         31.778    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.323    

Slack (MET) :             27.323ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[4]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X112Y117       FDRE (Setup_fdre_C_R)       -0.732    31.778    vga_control/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         31.778    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.323    

Slack (MET) :             27.323ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[7]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X112Y117       FDRE (Setup_fdre_C_R)       -0.732    31.778    vga_control/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         31.778    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.323    

Slack (MET) :             27.323ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[8]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X112Y117       FDRE (Setup_fdre_C_R)       -0.732    31.778    vga_control/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         31.778    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.323    

Slack (MET) :             27.418ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[0]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.637    31.873    vga_control/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         31.873    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.418    

Slack (MET) :             27.418ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[10]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.637    31.873    vga_control/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         31.873    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.418    

Slack (MET) :             27.418ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[1]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.637    31.873    vga_control/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         31.873    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.418    

Slack (MET) :             27.418ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[9]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.637    31.873    vga_control/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         31.873    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.418    

Slack (MET) :             27.736ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.823ns (17.042%)  route 4.006ns (82.958%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.653     4.161    vga_control/hcounter[10]_i_1_n_0
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
                         clock pessimism              0.648    32.665    
                         clock uncertainty           -0.131    32.534    
    SLICE_X111Y117       FDRE (Setup_fdre_C_R)       -0.637    31.897    vga_control/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         31.897    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                 27.736    

Slack (MET) :             27.736ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.823ns (17.042%)  route 4.006ns (82.958%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.653     4.161    vga_control/hcounter[10]_i_1_n_0
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[5]/C
                         clock pessimism              0.648    32.665    
                         clock uncertainty           -0.131    32.534    
    SLICE_X111Y117       FDRE (Setup_fdre_C_R)       -0.637    31.897    vga_control/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         31.897    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                 27.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X111Y121       FDRE                                         r  U3/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.284    U3/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X112Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.239 r  U3/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.239    U3/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.121    -0.389    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.754%)  route 0.106ns (36.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X110Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.106    -0.278    U3/inst/encb/q_m_reg[1]
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.045    -0.233 r  U3/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    U3/inst/encb/dout[1]
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[1]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X112Y126       FDCE (Hold_fdce_C_D)         0.120    -0.392    U3/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.511%)  route 0.094ns (33.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 f  vga_control/hcounter_reg[5]/Q
                         net (fo=8, routed)           0.094    -0.284    vga_control/D[5]
    SLICE_X110Y117       LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  vga_control/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.239    vga_control/HS0
    SLICE_X110Y117       FDRE                                         r  vga_control/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.986    -0.754    vga_control/CLK
    SLICE_X110Y117       FDRE                                         r  vga_control/HS_reg/C
                         clock pessimism              0.248    -0.506    
    SLICE_X110Y117       FDRE (Hold_fdre_C_D)         0.091    -0.415    vga_control/HS_reg
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X111Y124       FDRE                                         r  U3/inst/encb/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.095    -0.290    U3/inst/encb/q_m_reg[0]
    SLICE_X113Y124       LUT6 (Prop_lut6_I0_O)        0.045    -0.245 r  U3/inst/encb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    U3/inst/encb/dout[0]
    SLICE_X113Y124       FDCE                                         r  U3/inst/encb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encb/pix_clk
    SLICE_X113Y124       FDCE                                         r  U3/inst/encb/dout_reg[0]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.092    -0.421    U3/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X111Y125       FDRE                                         r  U3/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.096    -0.289    U3/inst/encb/q_m_reg[5]
    SLICE_X113Y125       LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  U3/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    U3/inst/encb/dout[5]
    SLICE_X113Y125       FDCE                                         r  U3/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encb/pix_clk
    SLICE_X113Y125       FDCE                                         r  U3/inst/encb/dout_reg[5]/C
                         clock pessimism              0.249    -0.513    
    SLICE_X113Y125       FDCE (Hold_fdce_C_D)         0.091    -0.422    U3/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.130    -0.252    U3/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X112Y129       LUT5 (Prop_lut5_I1_O)        0.045    -0.207 r  U3/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    U3/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X112Y129       FDCE (Hold_fdce_C_D)         0.120    -0.388    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.132    -0.250    U3/inst/encr/q_m_reg_reg_n_0_[1]
    SLICE_X112Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.205 r  U3/inst/encr/dout[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.205    U3/inst/encr/dout[1]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.120    -0.390    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X111Y121       FDRE                                         r  U3/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.136    -0.246    U3/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  U3/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.201    U3/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Hold_fdce_C_D)         0.121    -0.388    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X110Y121       FDRE                                         r  U3/inst/encr/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.138    -0.244    U3/inst/encr/q_m_reg_reg_n_0_[6]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.045    -0.199 r  U3/inst/encr/dout[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.199    U3/inst/encr/dout[6]_i_1__1_n_0
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Hold_fdce_C_D)         0.121    -0.388    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U3/inst/encr/n1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X110Y122       FDRE                                         r  U3/inst/encr/n1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/n1d_reg[0]/Q
                         net (fo=4, routed)           0.109    -0.273    U3/inst/encr/n1d[0]
    SLICE_X111Y122       LUT6 (Prop_lut6_I1_O)        0.045    -0.228 r  U3/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.228    U3/inst/encr/q_m_1
    SLICE_X111Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.092    -0.418    U3/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y16   U2/inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         33.333      31.666     OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         33.333      32.084     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       33.333      180.027    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y123   U3/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y123   U3/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y123   U3/inst/srldly_0/srl[23].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y123   U3/inst/srldly_0/srl[24].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         16.667      15.687     SLICE_X108Y122   U3/inst/srldly_0/srl[1].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { U2/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y17   U2/inst/clkout3_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y126    U3/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y122    U3/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y121    U3/inst/serial_r/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y125    U3/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y128    U3/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y127    U3/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y130    U3/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y129    U3/inst/serial_g/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   U2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.157ns,  Total Violation       -0.279ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        2.232ns  (logic 0.518ns (23.204%)  route 1.714ns (76.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 68.640 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 66.000 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.050    66.000    vga_control/CLK
    SLICE_X112Y115       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.518    66.518 r  vga_control/vcounter_reg[3]/Q
                         net (fo=9, routed)           1.714    68.233    y[3]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808    68.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.249    68.888    
                         clock uncertainty           -0.247    68.641    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    68.075    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         68.075    
                         arrival time                         -68.233    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        2.019ns  (logic 0.478ns (23.671%)  route 1.541ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 68.640 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 66.000 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.050    66.000    vga_control/CLK
    SLICE_X112Y115       FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.478    66.478 r  vga_control/vcounter_reg[4]/Q
                         net (fo=8, routed)           1.541    68.020    y[4]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808    68.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.249    68.888    
                         clock uncertainty           -0.247    68.641    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.743    67.898    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         67.898    
                         arrival time                         -68.020    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        1.988ns  (logic 0.456ns (22.940%)  route 1.532ns (77.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 68.640 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.667ns = ( 65.999 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.049    65.999    vga_control/CLK
    SLICE_X113Y116       FDRE                                         r  vga_control/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.456    66.455 r  vga_control/vcounter_reg[2]/Q
                         net (fo=10, routed)          1.532    67.987    y[2]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808    68.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.249    68.888    
                         clock uncertainty           -0.247    68.641    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    68.075    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         68.075    
                         arrival time                         -67.987    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        2.222ns  (logic 0.456ns (20.519%)  route 1.766ns (79.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 68.681 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDRE (Prop_fdre_C_Q)         0.456    66.454 r  vga_control/hcounter_reg[0]/Q
                         net (fo=10, routed)          1.766    68.221    x_dff/D[0]
    SLICE_X109Y116       FDRE                                         r  x_dff/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.850    68.681    x_dff/clk_out1
    SLICE_X109Y116       FDRE                                         r  x_dff/q_reg[0]/C
                         clock pessimism              0.249    68.930    
                         clock uncertainty           -0.247    68.683    
    SLICE_X109Y116       FDRE (Setup_fdre_C_D)       -0.067    68.616    x_dff/q_reg[0]
  -------------------------------------------------------------------
                         required time                         68.616    
                         arrival time                         -68.221    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        2.049ns  (logic 0.478ns (23.331%)  route 1.571ns (76.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 68.684 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.478    66.476 r  vga_control/hcounter_reg[4]/Q
                         net (fo=10, routed)          1.571    68.047    x_dff/D[4]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853    68.684    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[4]/C
                         clock pessimism              0.249    68.933    
                         clock uncertainty           -0.247    68.686    
    SLICE_X111Y116       FDRE (Setup_fdre_C_D)       -0.218    68.468    x_dff/q_reg[4]
  -------------------------------------------------------------------
                         required time                         68.468    
                         arrival time                         -68.047    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        2.190ns  (logic 0.518ns (23.653%)  route 1.672ns (76.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 68.684 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518    66.516 r  vga_control/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.672    68.188    x_dff/D[3]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853    68.684    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[3]/C
                         clock pessimism              0.249    68.933    
                         clock uncertainty           -0.247    68.686    
    SLICE_X111Y116       FDRE (Setup_fdre_C_D)       -0.058    68.628    x_dff/q_reg[3]
  -------------------------------------------------------------------
                         required time                         68.628    
                         arrival time                         -68.188    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        2.186ns  (logic 0.518ns (23.693%)  route 1.668ns (76.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 68.685 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.667ns = ( 65.999 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.049    65.999    vga_control/CLK
    SLICE_X112Y116       FDRE                                         r  vga_control/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.518    66.517 r  vga_control/vcounter_reg[5]/Q
                         net (fo=5, routed)           1.668    68.186    y_dff/D[5]
    SLICE_X111Y115       FDRE                                         r  y_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.854    68.685    y_dff/clk_out1
    SLICE_X111Y115       FDRE                                         r  y_dff/q_reg[5]/C
                         clock pessimism              0.249    68.934    
                         clock uncertainty           -0.247    68.687    
    SLICE_X111Y115       FDRE (Setup_fdre_C_D)       -0.058    68.629    y_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                         68.629    
                         arrival time                         -68.186    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        1.970ns  (logic 0.419ns (21.271%)  route 1.551ns (78.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 68.681 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.667ns = ( 65.999 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.049    65.999    vga_control/CLK
    SLICE_X110Y116       FDRE                                         r  vga_control/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.419    66.418 r  vga_control/vcounter_reg[9]/Q
                         net (fo=7, routed)           1.551    67.969    y_dff/D[9]
    SLICE_X109Y116       FDRE                                         r  y_dff/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.850    68.681    y_dff/clk_out1
    SLICE_X109Y116       FDRE                                         r  y_dff/q_reg[9]/C
                         clock pessimism              0.249    68.930    
                         clock uncertainty           -0.247    68.683    
    SLICE_X109Y116       FDRE (Setup_fdre_C_D)       -0.253    68.430    y_dff/q_reg[9]
  -------------------------------------------------------------------
                         required time                         68.430    
                         arrival time                         -67.969    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        1.955ns  (logic 0.419ns (21.427%)  route 1.536ns (78.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 68.684 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDRE (Prop_fdre_C_Q)         0.419    66.417 r  vga_control/hcounter_reg[1]/Q
                         net (fo=8, routed)           1.536    67.954    x_dff/D[1]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853    68.684    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[1]/C
                         clock pessimism              0.249    68.933    
                         clock uncertainty           -0.247    68.686    
    SLICE_X111Y116       FDRE (Setup_fdre_C_D)       -0.268    68.418    x_dff/q_reg[1]
  -------------------------------------------------------------------
                         required time                         68.418    
                         arrival time                         -67.954    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        2.110ns  (logic 0.518ns (24.551%)  route 1.592ns (75.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 68.685 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518    66.516 r  vga_control/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.592    68.108    x_dff/D[8]
    SLICE_X111Y115       FDRE                                         r  x_dff/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.854    68.685    x_dff/clk_out1
    SLICE_X111Y115       FDRE                                         r  x_dff/q_reg[8]/C
                         clock pessimism              0.249    68.934    
                         clock uncertainty           -0.247    68.687    
    SLICE_X111Y115       FDRE (Setup_fdre_C_D)       -0.067    68.620    x_dff/q_reg[8]
  -------------------------------------------------------------------
                         required time                         68.620    
                         arrival time                         -68.108    
  -------------------------------------------------------------------
                         slack                                  0.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.285%)  route 0.725ns (83.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.713    -0.518    vga_control/CLK
    SLICE_X113Y116       FDRE                                         r  vga_control/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  vga_control/vcounter_reg[2]/Q
                         net (fo=10, routed)          0.725     0.348    y[2]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.998    -0.741    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.567    -0.174    
                         clock uncertainty            0.247     0.073    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.256    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.148ns (16.812%)  route 0.732ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.714    -0.517    vga_control/CLK
    SLICE_X112Y115       FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.148    -0.369 r  vga_control/vcounter_reg[4]/Q
                         net (fo=8, routed)           0.732     0.363    y[4]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.998    -0.741    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.567    -0.174    
                         clock uncertainty            0.247     0.073    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129     0.202    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.164ns (16.954%)  route 0.803ns (83.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.714    -0.517    vga_control/CLK
    SLICE_X112Y115       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  vga_control/vcounter_reg[3]/Q
                         net (fo=9, routed)           0.803     0.450    y[3]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.998    -0.741    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.567    -0.174    
                         clock uncertainty            0.247     0.073    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.256    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.164ns (19.394%)  route 0.682ns (80.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.713    -0.518    vga_control/CLK
    SLICE_X112Y116       FDRE                                         r  vga_control/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  vga_control/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.682     0.328    y_dff/D[6]
    SLICE_X111Y114       FDRE                                         r  y_dff/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.989    -0.751    y_dff/clk_out1
    SLICE_X111Y114       FDRE                                         r  y_dff/q_reg[6]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.247     0.063    
    SLICE_X111Y114       FDRE (Hold_fdre_C_D)         0.066     0.129    y_dff/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.141ns (16.480%)  route 0.715ns (83.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.713    -0.518    vga_control/CLK
    SLICE_X110Y116       FDRE                                         r  vga_control/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  vga_control/vcounter_reg[7]/Q
                         net (fo=6, routed)           0.715     0.338    y_dff/D[7]
    SLICE_X110Y115       FDRE                                         r  y_dff/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.988    -0.752    y_dff/clk_out1
    SLICE_X110Y115       FDRE                                         r  y_dff/q_reg[7]/C
                         clock pessimism              0.567    -0.185    
                         clock uncertainty            0.247     0.062    
    SLICE_X110Y115       FDRE (Hold_fdre_C_D)         0.066     0.128    y_dff/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.256%)  route 0.726ns (83.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.713    -0.518    vga_control/CLK
    SLICE_X110Y116       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  vga_control/vcounter_reg[8]/Q
                         net (fo=5, routed)           0.726     0.349    y_dff/D[8]
    SLICE_X110Y115       FDRE                                         r  y_dff/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.988    -0.752    y_dff/clk_out1
    SLICE_X110Y115       FDRE                                         r  y_dff/q_reg[8]/C
                         clock pessimism              0.567    -0.185    
                         clock uncertainty            0.247     0.062    
    SLICE_X110Y115       FDRE (Hold_fdre_C_D)         0.070     0.132    y_dff/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.141ns (16.200%)  route 0.729ns (83.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  vga_control/hcounter_reg[6]/Q
                         net (fo=9, routed)           0.729     0.351    x_dff/D[6]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.987    -0.753    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[6]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.247     0.061    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.071     0.132    x_dff/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.141ns (16.626%)  route 0.707ns (83.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.707     0.329    x_dff/D[2]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.987    -0.753    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[2]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.247     0.061    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.047     0.108    x_dff/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.164ns (18.592%)  route 0.718ns (81.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  vga_control/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.718     0.363    x_dff/D[7]
    SLICE_X111Y114       FDRE                                         r  x_dff/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.989    -0.751    x_dff/clk_out1
    SLICE_X111Y114       FDRE                                         r  x_dff/q_reg[7]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.247     0.063    
    SLICE_X111Y114       FDRE (Hold_fdre_C_D)         0.070     0.133    x_dff/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.141ns (15.994%)  route 0.741ns (84.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  vga_control/hcounter_reg[5]/Q
                         net (fo=8, routed)           0.741     0.363    x_dff/D[5]
    SLICE_X110Y115       FDRE                                         r  x_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.988    -0.752    x_dff/clk_out1
    SLICE_X110Y115       FDRE                                         r  x_dff/q_reg[5]/C
                         clock pessimism              0.567    -0.185    
                         clock uncertainty            0.247     0.062    
    SLICE_X110Y115       FDRE (Hold_fdre_C_D)         0.070     0.132    x_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 2.173ns (30.661%)  route 4.914ns (69.339%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.642     6.098    bin_reg/q_reg[3]_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I4_O)        0.326     6.424 r  bin_reg/q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.424    result_reg/D[2]
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[2]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.029     9.230    result_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 2.173ns (31.107%)  route 4.813ns (68.893%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.541     5.996    bin_reg/q_reg[3]_0
    SLICE_X109Y112       LUT5 (Prop_lut5_I3_O)        0.326     6.322 r  bin_reg/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.322    result_reg/D[4]
    SLICE_X109Y112       FDRE                                         r  result_reg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X109Y112       FDRE                                         r  result_reg/q_reg[5]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.029     9.230    result_reg/q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 2.173ns (31.153%)  route 4.802ns (68.847%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.530     5.986    bin_reg/q_reg[3]_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I4_O)        0.326     6.312 r  bin_reg/q[6]_i_1/O
                         net (fo=1, routed)           0.000     6.312    result_reg/D[5]
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[6]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.031     9.232    result_reg/q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.173ns (31.158%)  route 4.801ns (68.842%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.529     5.985    bin_reg/q_reg[3]_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I4_O)        0.326     6.311 r  bin_reg/q[7]_i_1/O
                         net (fo=1, routed)           0.000     6.311    result_reg/D[6]
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[7]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.032     9.233    result_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 2.173ns (31.451%)  route 4.736ns (68.549%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.464     5.920    result_reg/q_reg[4]_0
    SLICE_X109Y112       LUT5 (Prop_lut5_I0_O)        0.326     6.246 r  result_reg/q[4]_i_1/O
                         net (fo=1, routed)           0.000     6.246    result_reg/q[4]_i_1_n_0
    SLICE_X109Y112       FDRE                                         r  result_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X109Y112       FDRE                                         r  result_reg/q_reg[4]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.031     9.232    result_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.945ns (28.195%)  route 4.953ns (71.805%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 8.683 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.847     4.655    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I0_O)        0.124     4.779 r  bin_reg/q[1]_i_3/O
                         net (fo=1, routed)           0.417     5.197    bin_reg/q[1]_i_3_n_0
    SLICE_X106Y110       LUT5 (Prop_lut5_I0_O)        0.124     5.321 r  bin_reg/q[1]_i_2__0/O
                         net (fo=2, routed)           0.790     6.111    bin_reg/q[1]_i_2__0_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124     6.235 r  bin_reg/q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     6.235    result_reg/D[0]
    SLICE_X107Y113       FDRE                                         r  result_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.852     8.683    result_reg/clk_out1
    SLICE_X107Y113       FDRE                                         r  result_reg/q_reg[0]/C
                         clock pessimism              0.625     9.309    
                         clock uncertainty           -0.109     9.200    
    SLICE_X107Y113       FDRE (Setup_fdre_C_D)        0.031     9.231    result_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.945ns (28.397%)  route 4.904ns (71.603%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 8.683 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.729     5.294    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I0_O)        0.124     5.418 r  bin_reg/q[2]_i_3/O
                         net (fo=2, routed)           0.644     6.062    bin_reg/q[2]_i_3_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124     6.186 r  bin_reg/q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.186    result_reg/D[1]
    SLICE_X107Y113       FDRE                                         r  result_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.852     8.683    result_reg/clk_out1
    SLICE_X107Y113       FDRE                                         r  result_reg/q_reg[1]/C
                         clock pessimism              0.625     9.309    
                         clock uncertainty           -0.109     9.200    
    SLICE_X107Y113       FDRE (Setup_fdre_C_D)        0.029     9.229    result_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 2.179ns (32.101%)  route 4.609ns (67.899%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.729     5.294    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I4_O)        0.150     5.444 r  bin_reg/q[3]_i_2__0/O
                         net (fo=1, routed)           0.348     5.793    bin_reg/q[3]_i_2__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I3_O)        0.332     6.125 r  bin_reg/q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.125    result_reg/D[3]
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[3]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.031     9.232    result_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 x_dff/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.352ns (27.273%)  route 3.605ns (72.727%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.049    -0.667    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.419    -0.248 r  x_dff/q_reg[9]/Q
                         net (fo=28, routed)          1.014     0.766    x_dff/Q[3]
    SLICE_X109Y115       LUT4 (Prop_lut4_I0_O)        0.325     1.091 f  x_dff/q[5]_i_38/O
                         net (fo=11, routed)          0.636     1.727    x_dff/q_reg[9]_0
    SLICE_X111Y115       LUT6 (Prop_lut6_I1_O)        0.332     2.059 r  x_dff/q[5]_i_32/O
                         net (fo=1, routed)           0.469     2.528    y_dff/q_reg[5]_i_12_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I1_O)        0.124     2.652 r  y_dff/q[5]_i_19/O
                         net (fo=1, routed)           0.809     3.461    y_dff/q[5]_i_19_n_0
    SLICE_X107Y115       LUT2 (Prop_lut2_I1_O)        0.152     3.613 r  y_dff/q[5]_i_13/O
                         net (fo=1, routed)           0.677     4.290    y_dff_n_4
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808     8.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.584     9.224    
                         clock uncertainty           -0.109     9.115    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.768     8.347    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 x_dff/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 1.324ns (26.177%)  route 3.734ns (73.823%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.049    -0.667    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.419    -0.248 r  x_dff/q_reg[9]/Q
                         net (fo=28, routed)          1.014     0.766    x_dff/Q[3]
    SLICE_X109Y115       LUT4 (Prop_lut4_I0_O)        0.325     1.091 r  x_dff/q[5]_i_38/O
                         net (fo=11, routed)          0.843     1.934    y_dff/q_reg[5]_i_12_2
    SLICE_X111Y115       LUT6 (Prop_lut6_I2_O)        0.332     2.266 r  y_dff/q[5]_i_42/O
                         net (fo=1, routed)           0.495     2.761    y_dff/q[5]_i_42_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I1_O)        0.124     2.885 r  y_dff/q[5]_i_25/O
                         net (fo=1, routed)           0.555     3.440    y_dff/q[5]_i_25_n_0
    SLICE_X107Y115       LUT2 (Prop_lut2_I0_O)        0.124     3.564 r  y_dff/q[5]_i_16/O
                         net (fo=1, routed)           0.827     4.391    y_dff_n_7
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808     8.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.584     9.224    
                         clock uncertainty           -0.109     9.115    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.549    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  4.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fpa_vga/char_color_2_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_dff/q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    fpa_vga/char_color_2_reg/clk_out1
    SLICE_X108Y119       FDRE                                         r  fpa_vga/char_color_2_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  fpa_vga/char_color_2_reg/q_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.276    x_dff/q_reg[5]_5[0]
    SLICE_X109Y119       LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  x_dff/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    rgb_dff/q_reg[0]_0
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.981    -0.759    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.109    -0.400    
    SLICE_X109Y119       FDSE (Hold_fdse_C_D)         0.091    -0.309    rgb_dff/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 fpa_vga/char_color_2_reg/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_dff/q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    fpa_vga/char_color_2_reg/clk_out1
    SLICE_X108Y119       FDRE                                         r  fpa_vga/char_color_2_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  fpa_vga/char_color_2_reg/q_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.223    x_dff/q_reg[5]_5[1]
    SLICE_X109Y119       LUT2 (Prop_lut2_I1_O)        0.045    -0.178 r  x_dff/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    rgb_dff/q_reg[1]_0
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.981    -0.759    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.109    -0.400    
    SLICE_X109Y119       FDSE (Hold_fdse_C_D)         0.092    -0.308    rgb_dff/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fpa_vga/char_color_2_reg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_dff/q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.561%)  route 0.136ns (39.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    fpa_vga/char_color_2_reg/clk_out1
    SLICE_X108Y119       FDRE                                         r  fpa_vga/char_color_2_reg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  fpa_vga/char_color_2_reg/q_reg[2]/Q
                         net (fo=1, routed)           0.136    -0.222    x_dff/q_reg[5]_5[2]
    SLICE_X109Y119       LUT2 (Prop_lut2_I1_O)        0.045    -0.177 r  x_dff/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    rgb_dff/q_reg[2]_0
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.981    -0.759    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[2]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.109    -0.400    
    SLICE_X109Y119       FDSE (Hold_fdse_C_D)         0.092    -0.308    rgb_dff/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ain_reg/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpa_vga/char_color_reg/q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.516%)  route 0.190ns (50.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.713    -0.518    ain_reg/clk_out1
    SLICE_X109Y113       FDRE                                         r  ain_reg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  ain_reg/q_reg[4]/Q
                         net (fo=13, routed)          0.190    -0.187    y_dff/q_reg[2]_0[0]
    SLICE_X108Y115       LUT6 (Prop_lut6_I4_O)        0.045    -0.142 r  y_dff/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.142    fpa_vga/char_color_reg/q_reg[3]_0
    SLICE_X108Y115       FDSE                                         r  fpa_vga/char_color_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.985    -0.755    fpa_vga/char_color_reg/clk_out1
    SLICE_X108Y115       FDSE                                         r  fpa_vga/char_color_reg/q_reg[3]/C
                         clock pessimism              0.251    -0.504    
                         clock uncertainty            0.109    -0.395    
    SLICE_X108Y115       FDSE (Hold_fdse_C_D)         0.121    -0.274    fpa_vga/char_color_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ain_reg/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpa_vga/char_color_reg/q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.254%)  route 0.192ns (50.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.713    -0.518    ain_reg/clk_out1
    SLICE_X109Y113       FDRE                                         r  ain_reg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  ain_reg/q_reg[4]/Q
                         net (fo=13, routed)          0.192    -0.185    y_dff/q_reg[2]_0[0]
    SLICE_X108Y115       LUT6 (Prop_lut6_I3_O)        0.045    -0.140 r  y_dff/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.140    fpa_vga/char_color_reg/q_reg[2]_0
    SLICE_X108Y115       FDSE                                         r  fpa_vga/char_color_reg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.985    -0.755    fpa_vga/char_color_reg/clk_out1
    SLICE_X108Y115       FDSE                                         r  fpa_vga/char_color_reg/q_reg[2]/C
                         clock pessimism              0.251    -0.504    
                         clock uncertainty            0.109    -0.395    
    SLICE_X108Y115       FDSE (Hold_fdse_C_D)         0.120    -0.275    fpa_vga/char_color_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 led_div/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.596    led_div/clk_out1
    SLICE_X113Y92        FDRE                                         r  led_div/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  led_div/q_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.347    led_div/q_reg_n_0_[11]
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  led_div/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    led_div/q_reg[8]_i_1_n_4
    SLICE_X113Y92        FDRE                                         r  led_div/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.833    led_div/clk_out1
    SLICE_X113Y92        FDRE                                         r  led_div/q_reg[11]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.109    -0.488    
    SLICE_X113Y92        FDRE (Hold_fdre_C_D)         0.105    -0.383    led_div/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 led_div/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.636    -0.595    led_div/clk_out1
    SLICE_X113Y93        FDRE                                         r  led_div/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  led_div/q_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.346    led_div/q_reg_n_0_[15]
    SLICE_X113Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  led_div/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.238    led_div/q_reg[12]_i_1_n_4
    SLICE_X113Y93        FDRE                                         r  led_div/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.908    -0.832    led_div/clk_out1
    SLICE_X113Y93        FDRE                                         r  led_div/q_reg[15]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.109    -0.487    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.105    -0.382    led_div/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 led_div/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.636    -0.595    led_div/clk_out1
    SLICE_X113Y94        FDRE                                         r  led_div/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  led_div/q_reg[19]/Q
                         net (fo=1, routed)           0.108    -0.346    led_div/q_reg_n_0_[19]
    SLICE_X113Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  led_div/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.238    led_div/q_reg[16]_i_1_n_4
    SLICE_X113Y94        FDRE                                         r  led_div/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.908    -0.832    led_div/clk_out1
    SLICE_X113Y94        FDRE                                         r  led_div/q_reg[19]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.109    -0.487    
    SLICE_X113Y94        FDRE (Hold_fdre_C_D)         0.105    -0.382    led_div/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 led_div/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.596    led_div/clk_out1
    SLICE_X113Y90        FDRE                                         r  led_div/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  led_div/q_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.347    led_div/q_reg_n_0_[3]
    SLICE_X113Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  led_div/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    led_div/q_reg[0]_i_1_n_4
    SLICE_X113Y90        FDRE                                         r  led_div/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.833    led_div/clk_out1
    SLICE_X113Y90        FDRE                                         r  led_div/q_reg[3]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.109    -0.488    
    SLICE_X113Y90        FDRE (Hold_fdre_C_D)         0.105    -0.383    led_div/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 led_div/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.596    led_div/clk_out1
    SLICE_X113Y91        FDRE                                         r  led_div/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  led_div/q_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.347    led_div/q_reg_n_0_[7]
    SLICE_X113Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  led_div/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    led_div/q_reg[4]_i_1_n_4
    SLICE_X113Y91        FDRE                                         r  led_div/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.833    led_div/clk_out1
    SLICE_X113Y91        FDRE                                         r  led_div/q_reg[7]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.109    -0.488    
    SLICE_X113Y91        FDRE (Hold_fdre_C_D)         0.105    -0.383    led_div/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.162ns,  Total Violation       -0.288ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        2.232ns  (logic 0.518ns (23.204%)  route 1.714ns (76.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 68.640 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 66.000 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.050    66.000    vga_control/CLK
    SLICE_X112Y115       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.518    66.518 r  vga_control/vcounter_reg[3]/Q
                         net (fo=9, routed)           1.714    68.233    y[3]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808    68.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.249    68.888    
                         clock uncertainty           -0.251    68.637    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    68.071    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         68.071    
                         arrival time                         -68.233    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        2.019ns  (logic 0.478ns (23.671%)  route 1.541ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 68.640 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 66.000 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.050    66.000    vga_control/CLK
    SLICE_X112Y115       FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.478    66.478 r  vga_control/vcounter_reg[4]/Q
                         net (fo=8, routed)           1.541    68.020    y[4]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808    68.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.249    68.888    
                         clock uncertainty           -0.251    68.637    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.743    67.894    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         67.894    
                         arrival time                         -68.020    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        1.988ns  (logic 0.456ns (22.940%)  route 1.532ns (77.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 68.640 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.667ns = ( 65.999 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.049    65.999    vga_control/CLK
    SLICE_X113Y116       FDRE                                         r  vga_control/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.456    66.455 r  vga_control/vcounter_reg[2]/Q
                         net (fo=10, routed)          1.532    67.987    y[2]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808    68.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.249    68.888    
                         clock uncertainty           -0.251    68.637    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    68.071    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         68.071    
                         arrival time                         -67.987    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        2.222ns  (logic 0.456ns (20.519%)  route 1.766ns (79.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 68.681 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDRE (Prop_fdre_C_Q)         0.456    66.454 r  vga_control/hcounter_reg[0]/Q
                         net (fo=10, routed)          1.766    68.221    x_dff/D[0]
    SLICE_X109Y116       FDRE                                         r  x_dff/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.850    68.681    x_dff/clk_out1
    SLICE_X109Y116       FDRE                                         r  x_dff/q_reg[0]/C
                         clock pessimism              0.249    68.930    
                         clock uncertainty           -0.251    68.679    
    SLICE_X109Y116       FDRE (Setup_fdre_C_D)       -0.067    68.612    x_dff/q_reg[0]
  -------------------------------------------------------------------
                         required time                         68.612    
                         arrival time                         -68.221    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        2.049ns  (logic 0.478ns (23.331%)  route 1.571ns (76.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 68.684 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.478    66.476 r  vga_control/hcounter_reg[4]/Q
                         net (fo=10, routed)          1.571    68.047    x_dff/D[4]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853    68.684    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[4]/C
                         clock pessimism              0.249    68.933    
                         clock uncertainty           -0.251    68.682    
    SLICE_X111Y116       FDRE (Setup_fdre_C_D)       -0.218    68.464    x_dff/q_reg[4]
  -------------------------------------------------------------------
                         required time                         68.464    
                         arrival time                         -68.047    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        2.190ns  (logic 0.518ns (23.653%)  route 1.672ns (76.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 68.684 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518    66.516 r  vga_control/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.672    68.188    x_dff/D[3]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853    68.684    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[3]/C
                         clock pessimism              0.249    68.933    
                         clock uncertainty           -0.251    68.682    
    SLICE_X111Y116       FDRE (Setup_fdre_C_D)       -0.058    68.624    x_dff/q_reg[3]
  -------------------------------------------------------------------
                         required time                         68.624    
                         arrival time                         -68.188    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        2.186ns  (logic 0.518ns (23.693%)  route 1.668ns (76.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 68.685 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.667ns = ( 65.999 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.049    65.999    vga_control/CLK
    SLICE_X112Y116       FDRE                                         r  vga_control/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.518    66.517 r  vga_control/vcounter_reg[5]/Q
                         net (fo=5, routed)           1.668    68.186    y_dff/D[5]
    SLICE_X111Y115       FDRE                                         r  y_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.854    68.685    y_dff/clk_out1
    SLICE_X111Y115       FDRE                                         r  y_dff/q_reg[5]/C
                         clock pessimism              0.249    68.934    
                         clock uncertainty           -0.251    68.683    
    SLICE_X111Y115       FDRE (Setup_fdre_C_D)       -0.058    68.625    y_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                         68.625    
                         arrival time                         -68.186    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        1.970ns  (logic 0.419ns (21.271%)  route 1.551ns (78.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 68.681 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.667ns = ( 65.999 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.049    65.999    vga_control/CLK
    SLICE_X110Y116       FDRE                                         r  vga_control/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.419    66.418 r  vga_control/vcounter_reg[9]/Q
                         net (fo=7, routed)           1.551    67.969    y_dff/D[9]
    SLICE_X109Y116       FDRE                                         r  y_dff/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.850    68.681    y_dff/clk_out1
    SLICE_X109Y116       FDRE                                         r  y_dff/q_reg[9]/C
                         clock pessimism              0.249    68.930    
                         clock uncertainty           -0.251    68.679    
    SLICE_X109Y116       FDRE (Setup_fdre_C_D)       -0.253    68.426    y_dff/q_reg[9]
  -------------------------------------------------------------------
                         required time                         68.426    
                         arrival time                         -67.969    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        1.955ns  (logic 0.419ns (21.427%)  route 1.536ns (78.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 68.684 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDRE (Prop_fdre_C_Q)         0.419    66.417 r  vga_control/hcounter_reg[1]/Q
                         net (fo=8, routed)           1.536    67.954    x_dff/D[1]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853    68.684    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[1]/C
                         clock pessimism              0.249    68.933    
                         clock uncertainty           -0.251    68.682    
    SLICE_X111Y116       FDRE (Setup_fdre_C_D)       -0.268    68.414    x_dff/q_reg[1]
  -------------------------------------------------------------------
                         required time                         68.414    
                         arrival time                         -67.954    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0_1 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        2.110ns  (logic 0.518ns (24.551%)  route 1.592ns (75.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 68.685 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518    66.516 r  vga_control/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.592    68.108    x_dff/D[8]
    SLICE_X111Y115       FDRE                                         r  x_dff/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.854    68.685    x_dff/clk_out1
    SLICE_X111Y115       FDRE                                         r  x_dff/q_reg[8]/C
                         clock pessimism              0.249    68.934    
                         clock uncertainty           -0.251    68.683    
    SLICE_X111Y115       FDRE (Setup_fdre_C_D)       -0.067    68.616    x_dff/q_reg[8]
  -------------------------------------------------------------------
                         required time                         68.616    
                         arrival time                         -68.108    
  -------------------------------------------------------------------
                         slack                                  0.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.285%)  route 0.725ns (83.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.713    -0.518    vga_control/CLK
    SLICE_X113Y116       FDRE                                         r  vga_control/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  vga_control/vcounter_reg[2]/Q
                         net (fo=10, routed)          0.725     0.348    y[2]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.998    -0.741    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.567    -0.174    
                         clock uncertainty            0.251     0.077    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.260    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.148ns (16.812%)  route 0.732ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.714    -0.517    vga_control/CLK
    SLICE_X112Y115       FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.148    -0.369 r  vga_control/vcounter_reg[4]/Q
                         net (fo=8, routed)           0.732     0.363    y[4]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.998    -0.741    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.567    -0.174    
                         clock uncertainty            0.251     0.077    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129     0.206    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.164ns (16.954%)  route 0.803ns (83.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.714    -0.517    vga_control/CLK
    SLICE_X112Y115       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  vga_control/vcounter_reg[3]/Q
                         net (fo=9, routed)           0.803     0.450    y[3]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.998    -0.741    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.567    -0.174    
                         clock uncertainty            0.251     0.077    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.260    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.164ns (19.394%)  route 0.682ns (80.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.713    -0.518    vga_control/CLK
    SLICE_X112Y116       FDRE                                         r  vga_control/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  vga_control/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.682     0.328    y_dff/D[6]
    SLICE_X111Y114       FDRE                                         r  y_dff/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.989    -0.751    y_dff/clk_out1
    SLICE_X111Y114       FDRE                                         r  y_dff/q_reg[6]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.251     0.068    
    SLICE_X111Y114       FDRE (Hold_fdre_C_D)         0.066     0.134    y_dff/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.141ns (16.480%)  route 0.715ns (83.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.713    -0.518    vga_control/CLK
    SLICE_X110Y116       FDRE                                         r  vga_control/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  vga_control/vcounter_reg[7]/Q
                         net (fo=6, routed)           0.715     0.338    y_dff/D[7]
    SLICE_X110Y115       FDRE                                         r  y_dff/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.988    -0.752    y_dff/clk_out1
    SLICE_X110Y115       FDRE                                         r  y_dff/q_reg[7]/C
                         clock pessimism              0.567    -0.185    
                         clock uncertainty            0.251     0.067    
    SLICE_X110Y115       FDRE (Hold_fdre_C_D)         0.066     0.133    y_dff/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.256%)  route 0.726ns (83.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.713    -0.518    vga_control/CLK
    SLICE_X110Y116       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  vga_control/vcounter_reg[8]/Q
                         net (fo=5, routed)           0.726     0.349    y_dff/D[8]
    SLICE_X110Y115       FDRE                                         r  y_dff/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.988    -0.752    y_dff/clk_out1
    SLICE_X110Y115       FDRE                                         r  y_dff/q_reg[8]/C
                         clock pessimism              0.567    -0.185    
                         clock uncertainty            0.251     0.067    
    SLICE_X110Y115       FDRE (Hold_fdre_C_D)         0.070     0.137    y_dff/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.141ns (16.200%)  route 0.729ns (83.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  vga_control/hcounter_reg[6]/Q
                         net (fo=9, routed)           0.729     0.351    x_dff/D[6]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.987    -0.753    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[6]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.251     0.066    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.071     0.137    x_dff/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.141ns (16.626%)  route 0.707ns (83.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.707     0.329    x_dff/D[2]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.987    -0.753    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[2]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.251     0.066    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.047     0.113    x_dff/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.164ns (18.592%)  route 0.718ns (81.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  vga_control/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.718     0.363    x_dff/D[7]
    SLICE_X111Y114       FDRE                                         r  x_dff/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.989    -0.751    x_dff/clk_out1
    SLICE_X111Y114       FDRE                                         r  x_dff/q_reg[7]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.251     0.068    
    SLICE_X111Y114       FDRE (Hold_fdre_C_D)         0.070     0.138    x_dff/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.141ns (15.994%)  route 0.741ns (84.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  vga_control/hcounter_reg[5]/Q
                         net (fo=8, routed)           0.741     0.363    x_dff/D[5]
    SLICE_X110Y115       FDRE                                         r  x_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.988    -0.752    x_dff/clk_out1
    SLICE_X110Y115       FDRE                                         r  x_dff/q_reg[5]/C
                         clock pessimism              0.567    -0.185    
                         clock uncertainty            0.251     0.067    
    SLICE_X110Y115       FDRE (Hold_fdre_C_D)         0.070     0.137    x_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.272ns  (logic 0.456ns (20.074%)  route 1.816ns (79.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[2]/Q
                         net (fo=4, routed)           1.816    31.598    U3/inst/srldly_0/data_i[11]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.249    32.255    
                         clock uncertainty           -0.247    32.008    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    31.969    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         31.969    
                         arrival time                         -31.598    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.076ns  (logic 0.419ns (20.187%)  route 1.657ns (79.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.419    29.746 r  rgb_dff/q_reg[4]/Q
                         net (fo=4, routed)           1.657    31.402    U3/inst/srldly_0/data_i[3]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.249    32.256    
                         clock uncertainty           -0.247    32.009    
    SLICE_X108Y122       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.211    31.798    U3/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         31.798    
                         arrival time                         -31.402    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.035ns  (logic 0.419ns (20.592%)  route 1.616ns (79.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.419    29.746 r  rgb_dff/q_reg[5]/Q
                         net (fo=4, routed)           1.616    31.361    U3/inst/srldly_0/data_i[5]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.249    32.256    
                         clock uncertainty           -0.247    32.009    
    SLICE_X108Y122       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.203    31.806    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         31.806    
                         arrival time                         -31.361    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.043ns  (logic 0.419ns (20.511%)  route 1.624ns (79.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.419    29.746 r  rgb_dff/q_reg[5]/Q
                         net (fo=4, routed)           1.624    31.369    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.249    32.256    
                         clock uncertainty           -0.247    32.009    
    SLICE_X108Y122       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.192    31.817    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         31.817    
                         arrival time                         -31.369    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.142ns  (logic 0.456ns (21.286%)  route 1.686ns (78.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[0]/Q
                         net (fo=4, routed)           1.686    31.469    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.249    32.253    
                         clock uncertainty           -0.247    32.006    
    SLICE_X108Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    31.962    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         31.962    
                         arrival time                         -31.469    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.138ns  (logic 0.456ns (21.332%)  route 1.682ns (78.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[0]/Q
                         net (fo=4, routed)           1.682    31.464    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.249    32.253    
                         clock uncertainty           -0.247    32.006    
    SLICE_X108Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    31.967    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         31.967    
                         arrival time                         -31.464    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        1.983ns  (logic 0.419ns (21.131%)  route 1.564ns (78.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.419    29.746 r  rgb_dff/q_reg[3]/Q
                         net (fo=4, routed)           1.564    31.310    U3/inst/srldly_0/data_i[14]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.249    32.255    
                         clock uncertainty           -0.247    32.008    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.194    31.814    U3/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         31.814    
                         arrival time                         -31.310    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.120ns  (logic 0.456ns (21.512%)  route 1.664ns (78.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           1.664    31.446    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.249    32.253    
                         clock uncertainty           -0.247    32.006    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    31.954    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         31.954    
                         arrival time                         -31.446    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.294%)  route 1.685ns (78.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           1.685    31.468    U3/inst/srldly_0/data_i[21]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.249    32.253    
                         clock uncertainty           -0.247    32.006    
    SLICE_X108Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    31.976    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         31.976    
                         arrival time                         -31.468    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.122ns  (logic 0.456ns (21.489%)  route 1.666ns (78.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[2]/Q
                         net (fo=4, routed)           1.666    31.449    U3/inst/srldly_0/data_i[12]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.249    32.255    
                         clock uncertainty           -0.247    32.008    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    31.964    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         31.964    
                         arrival time                         -31.449    
  -------------------------------------------------------------------
                         slack                                  0.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.141ns (15.416%)  route 0.774ns (84.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[0]/Q
                         net (fo=4, routed)           0.774     0.393    U3/inst/srldly_0/data_i[23]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.247     0.049    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.232    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.232    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.037%)  route 0.738ns (83.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[0]/Q
                         net (fo=4, routed)           0.738     0.357    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.247     0.049    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.166    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.128ns (15.426%)  route 0.702ns (84.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[4]/Q
                         net (fo=4, routed)           0.702     0.308    U3/inst/srldly_0/data_i[4]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.247     0.052    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.116    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.128ns (15.487%)  route 0.699ns (84.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[5]/Q
                         net (fo=4, routed)           0.699     0.304    U3/inst/srldly_0/data_i[9]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.247     0.050    
    SLICE_X108Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.106    U3/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.128ns (14.135%)  route 0.778ns (85.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[4]/Q
                         net (fo=4, routed)           0.778     0.384    U3/inst/srldly_0/data_i[7]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.247     0.052    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.182    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.946%)  route 0.743ns (84.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           0.743     0.362    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.247     0.049    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.158    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.141ns (16.171%)  route 0.731ns (83.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           0.731     0.350    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.247     0.049    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.143    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.128ns (15.575%)  route 0.694ns (84.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[5]/Q
                         net (fo=4, routed)           0.694     0.300    U3/inst/srldly_0/data_i[10]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.247     0.050    
    SLICE_X108Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     0.091    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.128ns (15.312%)  route 0.708ns (84.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[4]/Q
                         net (fo=4, routed)           0.708     0.314    U3/inst/srldly_0/data_i[8]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.247     0.050    
    SLICE_X108Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.099    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.141ns (15.672%)  route 0.759ns (84.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           0.759     0.378    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.247     0.049    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.158    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.272ns  (logic 0.456ns (20.074%)  route 1.816ns (79.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[2]/Q
                         net (fo=4, routed)           1.816    31.598    U3/inst/srldly_0/data_i[11]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.249    32.255    
                         clock uncertainty           -0.247    32.008    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    31.969    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         31.969    
                         arrival time                         -31.598    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.076ns  (logic 0.419ns (20.187%)  route 1.657ns (79.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.419    29.746 r  rgb_dff/q_reg[4]/Q
                         net (fo=4, routed)           1.657    31.402    U3/inst/srldly_0/data_i[3]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.249    32.256    
                         clock uncertainty           -0.247    32.009    
    SLICE_X108Y122       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.211    31.798    U3/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         31.798    
                         arrival time                         -31.402    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.035ns  (logic 0.419ns (20.592%)  route 1.616ns (79.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.419    29.746 r  rgb_dff/q_reg[5]/Q
                         net (fo=4, routed)           1.616    31.361    U3/inst/srldly_0/data_i[5]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.249    32.256    
                         clock uncertainty           -0.247    32.009    
    SLICE_X108Y122       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.203    31.806    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         31.806    
                         arrival time                         -31.361    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.043ns  (logic 0.419ns (20.511%)  route 1.624ns (79.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.419    29.746 r  rgb_dff/q_reg[5]/Q
                         net (fo=4, routed)           1.624    31.369    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.249    32.256    
                         clock uncertainty           -0.247    32.009    
    SLICE_X108Y122       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.192    31.817    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         31.817    
                         arrival time                         -31.369    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.142ns  (logic 0.456ns (21.286%)  route 1.686ns (78.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[0]/Q
                         net (fo=4, routed)           1.686    31.469    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.249    32.253    
                         clock uncertainty           -0.247    32.006    
    SLICE_X108Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    31.962    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         31.962    
                         arrival time                         -31.469    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.138ns  (logic 0.456ns (21.332%)  route 1.682ns (78.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[0]/Q
                         net (fo=4, routed)           1.682    31.464    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.249    32.253    
                         clock uncertainty           -0.247    32.006    
    SLICE_X108Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    31.967    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         31.967    
                         arrival time                         -31.464    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.505ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.983ns  (logic 0.419ns (21.131%)  route 1.564ns (78.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.419    29.746 r  rgb_dff/q_reg[3]/Q
                         net (fo=4, routed)           1.564    31.310    U3/inst/srldly_0/data_i[14]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.249    32.255    
                         clock uncertainty           -0.247    32.008    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.194    31.814    U3/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         31.814    
                         arrival time                         -31.310    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.120ns  (logic 0.456ns (21.512%)  route 1.664ns (78.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           1.664    31.446    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.249    32.253    
                         clock uncertainty           -0.247    32.006    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    31.954    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         31.954    
                         arrival time                         -31.446    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.294%)  route 1.685ns (78.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           1.685    31.468    U3/inst/srldly_0/data_i[21]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.249    32.253    
                         clock uncertainty           -0.247    32.006    
    SLICE_X108Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    31.976    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         31.976    
                         arrival time                         -31.468    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.122ns  (logic 0.456ns (21.489%)  route 1.666ns (78.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[2]/Q
                         net (fo=4, routed)           1.666    31.449    U3/inst/srldly_0/data_i[12]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.249    32.255    
                         clock uncertainty           -0.247    32.008    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    31.964    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         31.964    
                         arrival time                         -31.449    
  -------------------------------------------------------------------
                         slack                                  0.516    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.141ns (15.416%)  route 0.774ns (84.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[0]/Q
                         net (fo=4, routed)           0.774     0.393    U3/inst/srldly_0/data_i[23]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.247     0.049    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.232    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.232    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.037%)  route 0.738ns (83.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[0]/Q
                         net (fo=4, routed)           0.738     0.357    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.247     0.049    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.166    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.128ns (15.426%)  route 0.702ns (84.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[4]/Q
                         net (fo=4, routed)           0.702     0.308    U3/inst/srldly_0/data_i[4]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.247     0.052    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.116    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.128ns (15.487%)  route 0.699ns (84.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[5]/Q
                         net (fo=4, routed)           0.699     0.304    U3/inst/srldly_0/data_i[9]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.247     0.050    
    SLICE_X108Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.106    U3/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.128ns (14.135%)  route 0.778ns (85.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[4]/Q
                         net (fo=4, routed)           0.778     0.384    U3/inst/srldly_0/data_i[7]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.247     0.052    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.182    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.946%)  route 0.743ns (84.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           0.743     0.362    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.247     0.049    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.158    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.141ns (16.171%)  route 0.731ns (83.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           0.731     0.350    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.247     0.049    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.143    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.128ns (15.575%)  route 0.694ns (84.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[5]/Q
                         net (fo=4, routed)           0.694     0.300    U3/inst/srldly_0/data_i[10]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.247     0.050    
    SLICE_X108Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     0.091    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.128ns (15.312%)  route 0.708ns (84.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[4]/Q
                         net (fo=4, routed)           0.708     0.314    U3/inst/srldly_0/data_i[8]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.247     0.050    
    SLICE_X108Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.099    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.141ns (15.672%)  route 0.759ns (84.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           0.759     0.378    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.247     0.049    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.158    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.323ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[3]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X112Y117       FDRE (Setup_fdre_C_R)       -0.732    31.778    vga_control/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         31.778    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.323    

Slack (MET) :             27.323ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[4]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X112Y117       FDRE (Setup_fdre_C_R)       -0.732    31.778    vga_control/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         31.778    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.323    

Slack (MET) :             27.323ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[7]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X112Y117       FDRE (Setup_fdre_C_R)       -0.732    31.778    vga_control/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         31.778    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.323    

Slack (MET) :             27.323ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[8]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X112Y117       FDRE (Setup_fdre_C_R)       -0.732    31.778    vga_control/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         31.778    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.323    

Slack (MET) :             27.418ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[0]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.637    31.873    vga_control/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         31.873    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.418    

Slack (MET) :             27.418ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[10]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.637    31.873    vga_control/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         31.873    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.418    

Slack (MET) :             27.418ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[1]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.637    31.873    vga_control/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         31.873    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.418    

Slack (MET) :             27.418ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[9]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.637    31.873    vga_control/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         31.873    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.418    

Slack (MET) :             27.736ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.823ns (17.042%)  route 4.006ns (82.958%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.653     4.161    vga_control/hcounter[10]_i_1_n_0
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
                         clock pessimism              0.648    32.665    
                         clock uncertainty           -0.131    32.534    
    SLICE_X111Y117       FDRE (Setup_fdre_C_R)       -0.637    31.897    vga_control/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         31.897    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                 27.736    

Slack (MET) :             27.736ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.823ns (17.042%)  route 4.006ns (82.958%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.653     4.161    vga_control/hcounter[10]_i_1_n_0
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[5]/C
                         clock pessimism              0.648    32.665    
                         clock uncertainty           -0.131    32.534    
    SLICE_X111Y117       FDRE (Setup_fdre_C_R)       -0.637    31.897    vga_control/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         31.897    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                 27.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X111Y121       FDRE                                         r  U3/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.284    U3/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X112Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.239 r  U3/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.239    U3/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.131    -0.379    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.121    -0.258    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.754%)  route 0.106ns (36.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X110Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.106    -0.278    U3/inst/encb/q_m_reg[1]
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.045    -0.233 r  U3/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    U3/inst/encb/dout[1]
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[1]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.131    -0.381    
    SLICE_X112Y126       FDCE (Hold_fdce_C_D)         0.120    -0.261    U3/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.511%)  route 0.094ns (33.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 f  vga_control/hcounter_reg[5]/Q
                         net (fo=8, routed)           0.094    -0.284    vga_control/D[5]
    SLICE_X110Y117       LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  vga_control/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.239    vga_control/HS0
    SLICE_X110Y117       FDRE                                         r  vga_control/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.986    -0.754    vga_control/CLK
    SLICE_X110Y117       FDRE                                         r  vga_control/HS_reg/C
                         clock pessimism              0.248    -0.506    
                         clock uncertainty            0.131    -0.375    
    SLICE_X110Y117       FDRE (Hold_fdre_C_D)         0.091    -0.284    vga_control/HS_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X111Y124       FDRE                                         r  U3/inst/encb/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.095    -0.290    U3/inst/encb/q_m_reg[0]
    SLICE_X113Y124       LUT6 (Prop_lut6_I0_O)        0.045    -0.245 r  U3/inst/encb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    U3/inst/encb/dout[0]
    SLICE_X113Y124       FDCE                                         r  U3/inst/encb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encb/pix_clk
    SLICE_X113Y124       FDCE                                         r  U3/inst/encb/dout_reg[0]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.131    -0.382    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.092    -0.290    U3/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X111Y125       FDRE                                         r  U3/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.096    -0.289    U3/inst/encb/q_m_reg[5]
    SLICE_X113Y125       LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  U3/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    U3/inst/encb/dout[5]
    SLICE_X113Y125       FDCE                                         r  U3/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encb/pix_clk
    SLICE_X113Y125       FDCE                                         r  U3/inst/encb/dout_reg[5]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.131    -0.382    
    SLICE_X113Y125       FDCE (Hold_fdce_C_D)         0.091    -0.291    U3/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.130    -0.252    U3/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X112Y129       LUT5 (Prop_lut5_I1_O)        0.045    -0.207 r  U3/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    U3/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.131    -0.377    
    SLICE_X112Y129       FDCE (Hold_fdce_C_D)         0.120    -0.257    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.132    -0.250    U3/inst/encr/q_m_reg_reg_n_0_[1]
    SLICE_X112Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.205 r  U3/inst/encr/dout[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.205    U3/inst/encr/dout[1]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.131    -0.379    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.120    -0.259    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X111Y121       FDRE                                         r  U3/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.136    -0.246    U3/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  U3/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.201    U3/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y121       FDCE (Hold_fdce_C_D)         0.121    -0.257    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X110Y121       FDRE                                         r  U3/inst/encr/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.138    -0.244    U3/inst/encr/q_m_reg_reg_n_0_[6]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.045    -0.199 r  U3/inst/encr/dout[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.199    U3/inst/encr/dout[6]_i_1__1_n_0
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y121       FDCE (Hold_fdce_C_D)         0.121    -0.257    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U3/inst/encr/n1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X110Y122       FDRE                                         r  U3/inst/encr/n1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/n1d_reg[0]/Q
                         net (fo=4, routed)           0.109    -0.273    U3/inst/encr/n1d[0]
    SLICE_X111Y122       LUT6 (Prop_lut6_I1_O)        0.045    -0.228 r  U3/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.228    U3/inst/encr/q_m_1
    SLICE_X111Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.131    -0.379    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.092    -0.287    U3/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 2.173ns (30.661%)  route 4.914ns (69.339%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.642     6.098    bin_reg/q_reg[3]_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I4_O)        0.326     6.424 r  bin_reg/q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     6.424    result_reg/D[2]
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[2]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.029     9.230    result_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 2.173ns (31.107%)  route 4.813ns (68.893%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.541     5.996    bin_reg/q_reg[3]_0
    SLICE_X109Y112       LUT5 (Prop_lut5_I3_O)        0.326     6.322 r  bin_reg/q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.322    result_reg/D[4]
    SLICE_X109Y112       FDRE                                         r  result_reg/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X109Y112       FDRE                                         r  result_reg/q_reg[5]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.029     9.230    result_reg/q_reg[5]
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 2.173ns (31.153%)  route 4.802ns (68.847%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.530     5.986    bin_reg/q_reg[3]_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I4_O)        0.326     6.312 r  bin_reg/q[6]_i_1/O
                         net (fo=1, routed)           0.000     6.312    result_reg/D[5]
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[6]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.031     9.232    result_reg/q_reg[6]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.922ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.173ns (31.158%)  route 4.801ns (68.842%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.529     5.985    bin_reg/q_reg[3]_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I4_O)        0.326     6.311 r  bin_reg/q[7]_i_1/O
                         net (fo=1, routed)           0.000     6.311    result_reg/D[6]
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[7]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.032     9.233    result_reg/q_reg[7]
  -------------------------------------------------------------------
                         required time                          9.233    
                         arrival time                          -6.311    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.909ns  (logic 2.173ns (31.451%)  route 4.736ns (68.549%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.740     5.306    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I2_O)        0.150     5.456 r  bin_reg/q[7]_i_6/O
                         net (fo=7, routed)           0.464     5.920    result_reg/q_reg[4]_0
    SLICE_X109Y112       LUT5 (Prop_lut5_I0_O)        0.326     6.246 r  result_reg/q[4]_i_1/O
                         net (fo=1, routed)           0.000     6.246    result_reg/q[4]_i_1_n_0
    SLICE_X109Y112       FDRE                                         r  result_reg/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X109Y112       FDRE                                         r  result_reg/q_reg[4]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)        0.031     9.232    result_reg/q_reg[4]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -6.246    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.898ns  (logic 1.945ns (28.195%)  route 4.953ns (71.805%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 8.683 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.847     4.655    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I0_O)        0.124     4.779 r  bin_reg/q[1]_i_3/O
                         net (fo=1, routed)           0.417     5.197    bin_reg/q[1]_i_3_n_0
    SLICE_X106Y110       LUT5 (Prop_lut5_I0_O)        0.124     5.321 r  bin_reg/q[1]_i_2__0/O
                         net (fo=2, routed)           0.790     6.111    bin_reg/q[1]_i_2__0_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124     6.235 r  bin_reg/q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     6.235    result_reg/D[0]
    SLICE_X107Y113       FDRE                                         r  result_reg/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.852     8.683    result_reg/clk_out1
    SLICE_X107Y113       FDRE                                         r  result_reg/q_reg[0]/C
                         clock pessimism              0.625     9.309    
                         clock uncertainty           -0.109     9.200    
    SLICE_X107Y113       FDRE (Setup_fdre_C_D)        0.031     9.231    result_reg/q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.231    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.043ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.849ns  (logic 1.945ns (28.397%)  route 4.904ns (71.603%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 8.683 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.729     5.294    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I0_O)        0.124     5.418 r  bin_reg/q[2]_i_3/O
                         net (fo=2, routed)           0.644     6.062    bin_reg/q[2]_i_3_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I0_O)        0.124     6.186 r  bin_reg/q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.186    result_reg/D[1]
    SLICE_X107Y113       FDRE                                         r  result_reg/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.852     8.683    result_reg/clk_out1
    SLICE_X107Y113       FDRE                                         r  result_reg/q_reg[1]/C
                         clock pessimism              0.625     9.309    
                         clock uncertainty           -0.109     9.200    
    SLICE_X107Y113       FDRE (Setup_fdre_C_D)        0.029     9.229    result_reg/q_reg[1]
  -------------------------------------------------------------------
                         required time                          9.229    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                  3.043    

Slack (MET) :             3.107ns  (required time - arrival time)
  Source:                 bin_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.788ns  (logic 2.179ns (32.101%)  route 4.609ns (67.899%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 8.684 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.053    -0.663    bin_reg/clk_out1
    SLICE_X106Y110       FDRE                                         r  bin_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456    -0.207 r  bin_reg/q_reg[0]/Q
                         net (fo=9, routed)           0.981     0.774    bin_reg/q_reg_n_0_[0]
    SLICE_X108Y112       LUT4 (Prop_lut4_I0_O)        0.124     0.898 r  bin_reg/aOut1_carry_i_8/O
                         net (fo=1, routed)           0.000     0.898    fpa/big_1/S[0]
    SLICE_X108Y112       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.411 r  fpa/big_1/aOut1_carry/CO[3]
                         net (fo=28, routed)          0.961     2.372    bin_reg/CO[0]
    SLICE_X106Y112       LUT3 (Prop_lut3_I2_O)        0.153     2.525 r  bin_reg/q[7]_i_24/O
                         net (fo=1, routed)           0.956     3.481    bin_reg/q[7]_i_24_n_0
    SLICE_X106Y110       LUT6 (Prop_lut6_I0_O)        0.327     3.808 r  bin_reg/q[7]_i_16/O
                         net (fo=4, routed)           0.633     4.441    bin_reg/q[7]_i_16_n_0
    SLICE_X106Y109       LUT6 (Prop_lut6_I2_O)        0.124     4.565 r  bin_reg/q[7]_i_11/O
                         net (fo=4, routed)           0.729     5.294    bin_reg/q[7]_i_11_n_0
    SLICE_X106Y112       LUT5 (Prop_lut5_I4_O)        0.150     5.444 r  bin_reg/q[3]_i_2__0/O
                         net (fo=1, routed)           0.348     5.793    bin_reg/q[3]_i_2__0_n_0
    SLICE_X107Y112       LUT6 (Prop_lut6_I3_O)        0.332     6.125 r  bin_reg/q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     6.125    result_reg/D[3]
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853     8.684    result_reg/clk_out1
    SLICE_X107Y112       FDRE                                         r  result_reg/q_reg[3]/C
                         clock pessimism              0.625     9.310    
                         clock uncertainty           -0.109     9.201    
    SLICE_X107Y112       FDRE (Setup_fdre_C_D)        0.031     9.232    result_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                          9.232    
                         arrival time                          -6.125    
  -------------------------------------------------------------------
                         slack                                  3.107    

Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 x_dff/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 1.352ns (27.273%)  route 3.605ns (72.727%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.049    -0.667    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.419    -0.248 r  x_dff/q_reg[9]/Q
                         net (fo=28, routed)          1.014     0.766    x_dff/Q[3]
    SLICE_X109Y115       LUT4 (Prop_lut4_I0_O)        0.325     1.091 f  x_dff/q[5]_i_38/O
                         net (fo=11, routed)          0.636     1.727    x_dff/q_reg[9]_0
    SLICE_X111Y115       LUT6 (Prop_lut6_I1_O)        0.332     2.059 r  x_dff/q[5]_i_32/O
                         net (fo=1, routed)           0.469     2.528    y_dff/q_reg[5]_i_12_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I1_O)        0.124     2.652 r  y_dff/q[5]_i_19/O
                         net (fo=1, routed)           0.809     3.461    y_dff/q[5]_i_19_n_0
    SLICE_X107Y115       LUT2 (Prop_lut2_I1_O)        0.152     3.613 r  y_dff/q[5]_i_13/O
                         net (fo=1, routed)           0.677     4.290    y_dff_n_4
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808     8.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.584     9.224    
                         clock uncertainty           -0.109     9.115    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.768     8.347    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                          8.347    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 x_dff/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.058ns  (logic 1.324ns (26.177%)  route 3.734ns (73.823%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 8.640 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.049    -0.667    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y116       FDRE (Prop_fdre_C_Q)         0.419    -0.248 r  x_dff/q_reg[9]/Q
                         net (fo=28, routed)          1.014     0.766    x_dff/Q[3]
    SLICE_X109Y115       LUT4 (Prop_lut4_I0_O)        0.325     1.091 r  x_dff/q[5]_i_38/O
                         net (fo=11, routed)          0.843     1.934    y_dff/q_reg[5]_i_12_2
    SLICE_X111Y115       LUT6 (Prop_lut6_I2_O)        0.332     2.266 r  y_dff/q[5]_i_42/O
                         net (fo=1, routed)           0.495     2.761    y_dff/q[5]_i_42_n_0
    SLICE_X110Y115       LUT6 (Prop_lut6_I1_O)        0.124     2.885 r  y_dff/q[5]_i_25/O
                         net (fo=1, routed)           0.555     3.440    y_dff/q[5]_i_25_n_0
    SLICE_X107Y115       LUT2 (Prop_lut2_I0_O)        0.124     3.564 r  y_dff/q[5]_i_16/O
                         net (fo=1, routed)           0.827     4.391    y_dff_n_7
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808     8.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.584     9.224    
                         clock uncertainty           -0.109     9.115    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     8.549    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                          8.549    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  4.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fpa_vga/char_color_2_reg/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_dff/q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    fpa_vga/char_color_2_reg/clk_out1
    SLICE_X108Y119       FDRE                                         r  fpa_vga/char_color_2_reg/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  fpa_vga/char_color_2_reg/q_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.276    x_dff/q_reg[5]_5[0]
    SLICE_X109Y119       LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  x_dff/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    rgb_dff/q_reg[0]_0
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.981    -0.759    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.109    -0.400    
    SLICE_X109Y119       FDSE (Hold_fdse_C_D)         0.091    -0.309    rgb_dff/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 fpa_vga/char_color_2_reg/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_dff/q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    fpa_vga/char_color_2_reg/clk_out1
    SLICE_X108Y119       FDRE                                         r  fpa_vga/char_color_2_reg/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  fpa_vga/char_color_2_reg/q_reg[1]/Q
                         net (fo=1, routed)           0.135    -0.223    x_dff/q_reg[5]_5[1]
    SLICE_X109Y119       LUT2 (Prop_lut2_I1_O)        0.045    -0.178 r  x_dff/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    rgb_dff/q_reg[1]_0
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.981    -0.759    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.109    -0.400    
    SLICE_X109Y119       FDSE (Hold_fdse_C_D)         0.092    -0.308    rgb_dff/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 fpa_vga/char_color_2_reg/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_dff/q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.561%)  route 0.136ns (39.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    fpa_vga/char_color_2_reg/clk_out1
    SLICE_X108Y119       FDRE                                         r  fpa_vga/char_color_2_reg/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y119       FDRE (Prop_fdre_C_Q)         0.164    -0.358 r  fpa_vga/char_color_2_reg/q_reg[2]/Q
                         net (fo=1, routed)           0.136    -0.222    x_dff/q_reg[5]_5[2]
    SLICE_X109Y119       LUT2 (Prop_lut2_I1_O)        0.045    -0.177 r  x_dff/q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    rgb_dff/q_reg[2]_0
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.981    -0.759    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[2]/C
                         clock pessimism              0.250    -0.509    
                         clock uncertainty            0.109    -0.400    
    SLICE_X109Y119       FDSE (Hold_fdse_C_D)         0.092    -0.308    rgb_dff/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ain_reg/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpa_vga/char_color_reg/q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.516%)  route 0.190ns (50.484%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.713    -0.518    ain_reg/clk_out1
    SLICE_X109Y113       FDRE                                         r  ain_reg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  ain_reg/q_reg[4]/Q
                         net (fo=13, routed)          0.190    -0.187    y_dff/q_reg[2]_0[0]
    SLICE_X108Y115       LUT6 (Prop_lut6_I4_O)        0.045    -0.142 r  y_dff/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.142    fpa_vga/char_color_reg/q_reg[3]_0
    SLICE_X108Y115       FDSE                                         r  fpa_vga/char_color_reg/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.985    -0.755    fpa_vga/char_color_reg/clk_out1
    SLICE_X108Y115       FDSE                                         r  fpa_vga/char_color_reg/q_reg[3]/C
                         clock pessimism              0.251    -0.504    
                         clock uncertainty            0.109    -0.395    
    SLICE_X108Y115       FDSE (Hold_fdse_C_D)         0.121    -0.274    fpa_vga/char_color_reg/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 ain_reg/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpa_vga/char_color_reg/q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.254%)  route 0.192ns (50.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.713    -0.518    ain_reg/clk_out1
    SLICE_X109Y113       FDRE                                         r  ain_reg/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  ain_reg/q_reg[4]/Q
                         net (fo=13, routed)          0.192    -0.185    y_dff/q_reg[2]_0[0]
    SLICE_X108Y115       LUT6 (Prop_lut6_I3_O)        0.045    -0.140 r  y_dff/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.140    fpa_vga/char_color_reg/q_reg[2]_0
    SLICE_X108Y115       FDSE                                         r  fpa_vga/char_color_reg/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.985    -0.755    fpa_vga/char_color_reg/clk_out1
    SLICE_X108Y115       FDSE                                         r  fpa_vga/char_color_reg/q_reg[2]/C
                         clock pessimism              0.251    -0.504    
                         clock uncertainty            0.109    -0.395    
    SLICE_X108Y115       FDSE (Hold_fdse_C_D)         0.120    -0.275    fpa_vga/char_color_reg/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 led_div/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.596    led_div/clk_out1
    SLICE_X113Y92        FDRE                                         r  led_div/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  led_div/q_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.347    led_div/q_reg_n_0_[11]
    SLICE_X113Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  led_div/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    led_div/q_reg[8]_i_1_n_4
    SLICE_X113Y92        FDRE                                         r  led_div/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.833    led_div/clk_out1
    SLICE_X113Y92        FDRE                                         r  led_div/q_reg[11]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.109    -0.488    
    SLICE_X113Y92        FDRE (Hold_fdre_C_D)         0.105    -0.383    led_div/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 led_div/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.636    -0.595    led_div/clk_out1
    SLICE_X113Y93        FDRE                                         r  led_div/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  led_div/q_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.346    led_div/q_reg_n_0_[15]
    SLICE_X113Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  led_div/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.238    led_div/q_reg[12]_i_1_n_4
    SLICE_X113Y93        FDRE                                         r  led_div/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.908    -0.832    led_div/clk_out1
    SLICE_X113Y93        FDRE                                         r  led_div/q_reg[15]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.109    -0.487    
    SLICE_X113Y93        FDRE (Hold_fdre_C_D)         0.105    -0.382    led_div/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 led_div/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.636    -0.595    led_div/clk_out1
    SLICE_X113Y94        FDRE                                         r  led_div/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  led_div/q_reg[19]/Q
                         net (fo=1, routed)           0.108    -0.346    led_div/q_reg_n_0_[19]
    SLICE_X113Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.238 r  led_div/q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.238    led_div/q_reg[16]_i_1_n_4
    SLICE_X113Y94        FDRE                                         r  led_div/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.908    -0.832    led_div/clk_out1
    SLICE_X113Y94        FDRE                                         r  led_div/q_reg[19]/C
                         clock pessimism              0.236    -0.595    
                         clock uncertainty            0.109    -0.487    
    SLICE_X113Y94        FDRE (Hold_fdre_C_D)         0.105    -0.382    led_div/q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 led_div/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.596    led_div/clk_out1
    SLICE_X113Y90        FDRE                                         r  led_div/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  led_div/q_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.347    led_div/q_reg_n_0_[3]
    SLICE_X113Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  led_div/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    led_div/q_reg[0]_i_1_n_4
    SLICE_X113Y90        FDRE                                         r  led_div/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.833    led_div/clk_out1
    SLICE_X113Y90        FDRE                                         r  led_div/q_reg[3]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.109    -0.488    
    SLICE_X113Y90        FDRE (Hold_fdre_C_D)         0.105    -0.383    led_div/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 led_div/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_div/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.109ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.206ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.635    -0.596    led_div/clk_out1
    SLICE_X113Y91        FDRE                                         r  led_div/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y91        FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  led_div/q_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.347    led_div/q_reg_n_0_[7]
    SLICE_X113Y91        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  led_div/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    led_div/q_reg[4]_i_1_n_4
    SLICE_X113Y91        FDRE                                         r  led_div/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.907    -0.833    led_div/clk_out1
    SLICE_X113Y91        FDRE                                         r  led_div/q_reg[7]/C
                         clock pessimism              0.236    -0.596    
                         clock uncertainty            0.109    -0.488    
    SLICE_X113Y91        FDRE (Hold_fdre_C_D)         0.105    -0.383    led_div/q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.157ns,  Total Violation       -0.279ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        2.232ns  (logic 0.518ns (23.204%)  route 1.714ns (76.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 68.640 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 66.000 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.050    66.000    vga_control/CLK
    SLICE_X112Y115       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.518    66.518 r  vga_control/vcounter_reg[3]/Q
                         net (fo=9, routed)           1.714    68.233    y[3]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808    68.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.249    68.888    
                         clock uncertainty           -0.247    68.641    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    68.075    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         68.075    
                         arrival time                         -68.233    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.121ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        2.019ns  (logic 0.478ns (23.671%)  route 1.541ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 68.640 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 66.000 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.050    66.000    vga_control/CLK
    SLICE_X112Y115       FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.478    66.478 r  vga_control/vcounter_reg[4]/Q
                         net (fo=8, routed)           1.541    68.020    y[4]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808    68.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.249    68.888    
                         clock uncertainty           -0.247    68.641    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.743    67.898    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         67.898    
                         arrival time                         -68.020    
  -------------------------------------------------------------------
                         slack                                 -0.121    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        1.988ns  (logic 0.456ns (22.940%)  route 1.532ns (77.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 68.640 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.667ns = ( 65.999 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.049    65.999    vga_control/CLK
    SLICE_X113Y116       FDRE                                         r  vga_control/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.456    66.455 r  vga_control/vcounter_reg[2]/Q
                         net (fo=10, routed)          1.532    67.987    y[2]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808    68.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.249    68.888    
                         clock uncertainty           -0.247    68.641    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    68.075    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         68.075    
                         arrival time                         -67.987    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        2.222ns  (logic 0.456ns (20.519%)  route 1.766ns (79.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 68.681 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDRE (Prop_fdre_C_Q)         0.456    66.454 r  vga_control/hcounter_reg[0]/Q
                         net (fo=10, routed)          1.766    68.221    x_dff/D[0]
    SLICE_X109Y116       FDRE                                         r  x_dff/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.850    68.681    x_dff/clk_out1
    SLICE_X109Y116       FDRE                                         r  x_dff/q_reg[0]/C
                         clock pessimism              0.249    68.930    
                         clock uncertainty           -0.247    68.683    
    SLICE_X109Y116       FDRE (Setup_fdre_C_D)       -0.067    68.616    x_dff/q_reg[0]
  -------------------------------------------------------------------
                         required time                         68.616    
                         arrival time                         -68.221    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        2.049ns  (logic 0.478ns (23.331%)  route 1.571ns (76.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 68.684 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.478    66.476 r  vga_control/hcounter_reg[4]/Q
                         net (fo=10, routed)          1.571    68.047    x_dff/D[4]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853    68.684    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[4]/C
                         clock pessimism              0.249    68.933    
                         clock uncertainty           -0.247    68.686    
    SLICE_X111Y116       FDRE (Setup_fdre_C_D)       -0.218    68.468    x_dff/q_reg[4]
  -------------------------------------------------------------------
                         required time                         68.468    
                         arrival time                         -68.047    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        2.190ns  (logic 0.518ns (23.653%)  route 1.672ns (76.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 68.684 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518    66.516 r  vga_control/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.672    68.188    x_dff/D[3]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853    68.684    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[3]/C
                         clock pessimism              0.249    68.933    
                         clock uncertainty           -0.247    68.686    
    SLICE_X111Y116       FDRE (Setup_fdre_C_D)       -0.058    68.628    x_dff/q_reg[3]
  -------------------------------------------------------------------
                         required time                         68.628    
                         arrival time                         -68.188    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        2.186ns  (logic 0.518ns (23.693%)  route 1.668ns (76.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 68.685 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.667ns = ( 65.999 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.049    65.999    vga_control/CLK
    SLICE_X112Y116       FDRE                                         r  vga_control/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.518    66.517 r  vga_control/vcounter_reg[5]/Q
                         net (fo=5, routed)           1.668    68.186    y_dff/D[5]
    SLICE_X111Y115       FDRE                                         r  y_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.854    68.685    y_dff/clk_out1
    SLICE_X111Y115       FDRE                                         r  y_dff/q_reg[5]/C
                         clock pessimism              0.249    68.934    
                         clock uncertainty           -0.247    68.687    
    SLICE_X111Y115       FDRE (Setup_fdre_C_D)       -0.058    68.629    y_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                         68.629    
                         arrival time                         -68.186    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        1.970ns  (logic 0.419ns (21.271%)  route 1.551ns (78.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 68.681 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.667ns = ( 65.999 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.049    65.999    vga_control/CLK
    SLICE_X110Y116       FDRE                                         r  vga_control/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.419    66.418 r  vga_control/vcounter_reg[9]/Q
                         net (fo=7, routed)           1.551    67.969    y_dff/D[9]
    SLICE_X109Y116       FDRE                                         r  y_dff/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.850    68.681    y_dff/clk_out1
    SLICE_X109Y116       FDRE                                         r  y_dff/q_reg[9]/C
                         clock pessimism              0.249    68.930    
                         clock uncertainty           -0.247    68.683    
    SLICE_X109Y116       FDRE (Setup_fdre_C_D)       -0.253    68.430    y_dff/q_reg[9]
  -------------------------------------------------------------------
                         required time                         68.430    
                         arrival time                         -67.969    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        1.955ns  (logic 0.419ns (21.427%)  route 1.536ns (78.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 68.684 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDRE (Prop_fdre_C_Q)         0.419    66.417 r  vga_control/hcounter_reg[1]/Q
                         net (fo=8, routed)           1.536    67.954    x_dff/D[1]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853    68.684    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[1]/C
                         clock pessimism              0.249    68.933    
                         clock uncertainty           -0.247    68.686    
    SLICE_X111Y116       FDRE (Setup_fdre_C_D)       -0.268    68.418    x_dff/q_reg[1]
  -------------------------------------------------------------------
                         required time                         68.418    
                         arrival time                         -67.954    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0_1 rise@66.667ns)
  Data Path Delay:        2.110ns  (logic 0.518ns (24.551%)  route 1.592ns (75.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 68.685 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518    66.516 r  vga_control/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.592    68.108    x_dff/D[8]
    SLICE_X111Y115       FDRE                                         r  x_dff/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.854    68.685    x_dff/clk_out1
    SLICE_X111Y115       FDRE                                         r  x_dff/q_reg[8]/C
                         clock pessimism              0.249    68.934    
                         clock uncertainty           -0.247    68.687    
    SLICE_X111Y115       FDRE (Setup_fdre_C_D)       -0.067    68.620    x_dff/q_reg[8]
  -------------------------------------------------------------------
                         required time                         68.620    
                         arrival time                         -68.108    
  -------------------------------------------------------------------
                         slack                                  0.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.285%)  route 0.725ns (83.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.713    -0.518    vga_control/CLK
    SLICE_X113Y116       FDRE                                         r  vga_control/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  vga_control/vcounter_reg[2]/Q
                         net (fo=10, routed)          0.725     0.348    y[2]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.998    -0.741    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.567    -0.174    
                         clock uncertainty            0.247     0.073    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.256    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.148ns (16.812%)  route 0.732ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.714    -0.517    vga_control/CLK
    SLICE_X112Y115       FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.148    -0.369 r  vga_control/vcounter_reg[4]/Q
                         net (fo=8, routed)           0.732     0.363    y[4]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.998    -0.741    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.567    -0.174    
                         clock uncertainty            0.247     0.073    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129     0.202    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.164ns (16.954%)  route 0.803ns (83.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.714    -0.517    vga_control/CLK
    SLICE_X112Y115       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  vga_control/vcounter_reg[3]/Q
                         net (fo=9, routed)           0.803     0.450    y[3]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.998    -0.741    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.567    -0.174    
                         clock uncertainty            0.247     0.073    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.256    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         -0.256    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.164ns (19.394%)  route 0.682ns (80.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.713    -0.518    vga_control/CLK
    SLICE_X112Y116       FDRE                                         r  vga_control/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  vga_control/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.682     0.328    y_dff/D[6]
    SLICE_X111Y114       FDRE                                         r  y_dff/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.989    -0.751    y_dff/clk_out1
    SLICE_X111Y114       FDRE                                         r  y_dff/q_reg[6]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.247     0.063    
    SLICE_X111Y114       FDRE (Hold_fdre_C_D)         0.066     0.129    y_dff/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.141ns (16.480%)  route 0.715ns (83.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.713    -0.518    vga_control/CLK
    SLICE_X110Y116       FDRE                                         r  vga_control/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  vga_control/vcounter_reg[7]/Q
                         net (fo=6, routed)           0.715     0.338    y_dff/D[7]
    SLICE_X110Y115       FDRE                                         r  y_dff/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.988    -0.752    y_dff/clk_out1
    SLICE_X110Y115       FDRE                                         r  y_dff/q_reg[7]/C
                         clock pessimism              0.567    -0.185    
                         clock uncertainty            0.247     0.062    
    SLICE_X110Y115       FDRE (Hold_fdre_C_D)         0.066     0.128    y_dff/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.256%)  route 0.726ns (83.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.713    -0.518    vga_control/CLK
    SLICE_X110Y116       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  vga_control/vcounter_reg[8]/Q
                         net (fo=5, routed)           0.726     0.349    y_dff/D[8]
    SLICE_X110Y115       FDRE                                         r  y_dff/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.988    -0.752    y_dff/clk_out1
    SLICE_X110Y115       FDRE                                         r  y_dff/q_reg[8]/C
                         clock pessimism              0.567    -0.185    
                         clock uncertainty            0.247     0.062    
    SLICE_X110Y115       FDRE (Hold_fdre_C_D)         0.070     0.132    y_dff/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.141ns (16.200%)  route 0.729ns (83.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  vga_control/hcounter_reg[6]/Q
                         net (fo=9, routed)           0.729     0.351    x_dff/D[6]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.987    -0.753    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[6]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.247     0.061    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.071     0.132    x_dff/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.141ns (16.626%)  route 0.707ns (83.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.707     0.329    x_dff/D[2]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.987    -0.753    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[2]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.247     0.061    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.047     0.108    x_dff/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.164ns (18.592%)  route 0.718ns (81.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  vga_control/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.718     0.363    x_dff/D[7]
    SLICE_X111Y114       FDRE                                         r  x_dff/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.989    -0.751    x_dff/clk_out1
    SLICE_X111Y114       FDRE                                         r  x_dff/q_reg[7]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.247     0.063    
    SLICE_X111Y114       FDRE (Hold_fdre_C_D)         0.070     0.133    x_dff/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.141ns (15.994%)  route 0.741ns (84.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  vga_control/hcounter_reg[5]/Q
                         net (fo=8, routed)           0.741     0.363    x_dff/D[5]
    SLICE_X110Y115       FDRE                                         r  x_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.988    -0.752    x_dff/clk_out1
    SLICE_X110Y115       FDRE                                         r  x_dff/q_reg[5]/C
                         clock pessimism              0.567    -0.185    
                         clock uncertainty            0.247     0.062    
    SLICE_X110Y115       FDRE (Hold_fdre_C_D)         0.070     0.132    x_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.162ns,  Total Violation       -0.288ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        2.232ns  (logic 0.518ns (23.204%)  route 1.714ns (76.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 68.640 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 66.000 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.050    66.000    vga_control/CLK
    SLICE_X112Y115       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.518    66.518 r  vga_control/vcounter_reg[3]/Q
                         net (fo=9, routed)           1.714    68.233    y[3]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808    68.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.249    68.888    
                         clock uncertainty           -0.251    68.637    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    68.071    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         68.071    
                         arrival time                         -68.233    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        2.019ns  (logic 0.478ns (23.671%)  route 1.541ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 68.640 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.666ns = ( 66.000 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.050    66.000    vga_control/CLK
    SLICE_X112Y115       FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.478    66.478 r  vga_control/vcounter_reg[4]/Q
                         net (fo=8, routed)           1.541    68.020    y[4]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808    68.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.249    68.888    
                         clock uncertainty           -0.251    68.637    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.743    67.894    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         67.894    
                         arrival time                         -68.020    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        1.988ns  (logic 0.456ns (22.940%)  route 1.532ns (77.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 68.640 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.667ns = ( 65.999 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.049    65.999    vga_control/CLK
    SLICE_X113Y116       FDRE                                         r  vga_control/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.456    66.455 r  vga_control/vcounter_reg[2]/Q
                         net (fo=10, routed)          1.532    67.987    y[2]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.808    68.640    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.249    68.888    
                         clock uncertainty           -0.251    68.637    
    RAMB18_X5Y46         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    68.071    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         68.071    
                         arrival time                         -67.987    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        2.222ns  (logic 0.456ns (20.519%)  route 1.766ns (79.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 68.681 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDRE (Prop_fdre_C_Q)         0.456    66.454 r  vga_control/hcounter_reg[0]/Q
                         net (fo=10, routed)          1.766    68.221    x_dff/D[0]
    SLICE_X109Y116       FDRE                                         r  x_dff/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.850    68.681    x_dff/clk_out1
    SLICE_X109Y116       FDRE                                         r  x_dff/q_reg[0]/C
                         clock pessimism              0.249    68.930    
                         clock uncertainty           -0.251    68.679    
    SLICE_X109Y116       FDRE (Setup_fdre_C_D)       -0.067    68.612    x_dff/q_reg[0]
  -------------------------------------------------------------------
                         required time                         68.612    
                         arrival time                         -68.221    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        2.049ns  (logic 0.478ns (23.331%)  route 1.571ns (76.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 68.684 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.478    66.476 r  vga_control/hcounter_reg[4]/Q
                         net (fo=10, routed)          1.571    68.047    x_dff/D[4]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853    68.684    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[4]/C
                         clock pessimism              0.249    68.933    
                         clock uncertainty           -0.251    68.682    
    SLICE_X111Y116       FDRE (Setup_fdre_C_D)       -0.218    68.464    x_dff/q_reg[4]
  -------------------------------------------------------------------
                         required time                         68.464    
                         arrival time                         -68.047    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        2.190ns  (logic 0.518ns (23.653%)  route 1.672ns (76.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 68.684 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518    66.516 r  vga_control/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.672    68.188    x_dff/D[3]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853    68.684    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[3]/C
                         clock pessimism              0.249    68.933    
                         clock uncertainty           -0.251    68.682    
    SLICE_X111Y116       FDRE (Setup_fdre_C_D)       -0.058    68.624    x_dff/q_reg[3]
  -------------------------------------------------------------------
                         required time                         68.624    
                         arrival time                         -68.188    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        2.186ns  (logic 0.518ns (23.693%)  route 1.668ns (76.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 68.685 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.667ns = ( 65.999 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.049    65.999    vga_control/CLK
    SLICE_X112Y116       FDRE                                         r  vga_control/vcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.518    66.517 r  vga_control/vcounter_reg[5]/Q
                         net (fo=5, routed)           1.668    68.186    y_dff/D[5]
    SLICE_X111Y115       FDRE                                         r  y_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.854    68.685    y_dff/clk_out1
    SLICE_X111Y115       FDRE                                         r  y_dff/q_reg[5]/C
                         clock pessimism              0.249    68.934    
                         clock uncertainty           -0.251    68.683    
    SLICE_X111Y115       FDRE (Setup_fdre_C_D)       -0.058    68.625    y_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                         68.625    
                         arrival time                         -68.186    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 vga_control/vcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        1.970ns  (logic 0.419ns (21.271%)  route 1.551ns (78.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 68.681 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.667ns = ( 65.999 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.049    65.999    vga_control/CLK
    SLICE_X110Y116       FDRE                                         r  vga_control/vcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.419    66.418 r  vga_control/vcounter_reg[9]/Q
                         net (fo=7, routed)           1.551    67.969    y_dff/D[9]
    SLICE_X109Y116       FDRE                                         r  y_dff/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.850    68.681    y_dff/clk_out1
    SLICE_X109Y116       FDRE                                         r  y_dff/q_reg[9]/C
                         clock pessimism              0.249    68.930    
                         clock uncertainty           -0.251    68.679    
    SLICE_X109Y116       FDRE (Setup_fdre_C_D)       -0.253    68.426    y_dff/q_reg[9]
  -------------------------------------------------------------------
                         required time                         68.426    
                         arrival time                         -67.969    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        1.955ns  (logic 0.419ns (21.427%)  route 1.536ns (78.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 68.684 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y117       FDRE (Prop_fdre_C_Q)         0.419    66.417 r  vga_control/hcounter_reg[1]/Q
                         net (fo=8, routed)           1.536    67.954    x_dff/D[1]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.853    68.684    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[1]/C
                         clock pessimism              0.249    68.933    
                         clock uncertainty           -0.251    68.682    
    SLICE_X111Y116       FDRE (Setup_fdre_C_D)       -0.268    68.414    x_dff/q_reg[1]
  -------------------------------------------------------------------
                         required time                         68.414    
                         arrival time                         -67.954    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_clk_wiz_0 rise@70.000ns - clk_out2_clk_wiz_0 rise@66.667ns)
  Data Path Delay:        2.110ns  (logic 0.518ns (24.551%)  route 1.592ns (75.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.315ns = ( 68.685 - 70.000 ) 
    Source Clock Delay      (SCD):    -0.668ns = ( 65.998 - 66.667 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    H16                                               0.000    66.667 r  sysclk (IN)
                         net (fo=0)                   0.000    66.667    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    68.117 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    69.402    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    61.643 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    63.849    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    63.950 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    65.998    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.518    66.516 r  vga_control/hcounter_reg[8]/Q
                         net (fo=8, routed)           1.592    68.108    x_dff/D[8]
    SLICE_X111Y115       FDRE                                         r  x_dff/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     70.000    70.000 r  
    H16                                               0.000    70.000 r  sysclk (IN)
                         net (fo=0)                   0.000    70.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    71.380 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.542    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.728 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.740    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    66.831 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          1.854    68.685    x_dff/clk_out1
    SLICE_X111Y115       FDRE                                         r  x_dff/q_reg[8]/C
                         clock pessimism              0.249    68.934    
                         clock uncertainty           -0.251    68.683    
    SLICE_X111Y115       FDRE (Setup_fdre_C_D)       -0.067    68.616    x_dff/q_reg[8]
  -------------------------------------------------------------------
                         required time                         68.616    
                         arrival time                         -68.108    
  -------------------------------------------------------------------
                         slack                                  0.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.141ns (16.285%)  route 0.725ns (83.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.713    -0.518    vga_control/CLK
    SLICE_X113Y116       FDRE                                         r  vga_control/vcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  vga_control/vcounter_reg[2]/Q
                         net (fo=10, routed)          0.725     0.348    y[2]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.998    -0.741    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.567    -0.174    
                         clock uncertainty            0.251     0.077    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.260    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.148ns (16.812%)  route 0.732ns (83.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.714    -0.517    vga_control/CLK
    SLICE_X112Y115       FDRE                                         r  vga_control/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.148    -0.369 r  vga_control/vcounter_reg[4]/Q
                         net (fo=8, routed)           0.732     0.363    y[4]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.998    -0.741    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.567    -0.174    
                         clock uncertainty            0.251     0.077    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129     0.206    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            q_reg[5]_i_12/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.164ns (16.954%)  route 0.803ns (83.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.714    -0.517    vga_control/CLK
    SLICE_X112Y115       FDRE                                         r  vga_control/vcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  vga_control/vcounter_reg[3]/Q
                         net (fo=9, routed)           0.803     0.450    y[3]
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.998    -0.741    clk_100
    RAMB18_X5Y46         RAMB18E1                                     r  q_reg[5]_i_12/CLKARDCLK
                         clock pessimism              0.567    -0.174    
                         clock uncertainty            0.251     0.077    
    RAMB18_X5Y46         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.260    q_reg[5]_i_12
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.164ns (19.394%)  route 0.682ns (80.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.713    -0.518    vga_control/CLK
    SLICE_X112Y116       FDRE                                         r  vga_control/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  vga_control/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.682     0.328    y_dff/D[6]
    SLICE_X111Y114       FDRE                                         r  y_dff/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.989    -0.751    y_dff/clk_out1
    SLICE_X111Y114       FDRE                                         r  y_dff/q_reg[6]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.251     0.068    
    SLICE_X111Y114       FDRE (Hold_fdre_C_D)         0.066     0.134    y_dff/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.141ns (16.480%)  route 0.715ns (83.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.713    -0.518    vga_control/CLK
    SLICE_X110Y116       FDRE                                         r  vga_control/vcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  vga_control/vcounter_reg[7]/Q
                         net (fo=6, routed)           0.715     0.338    y_dff/D[7]
    SLICE_X110Y115       FDRE                                         r  y_dff/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.988    -0.752    y_dff/clk_out1
    SLICE_X110Y115       FDRE                                         r  y_dff/q_reg[7]/C
                         clock pessimism              0.567    -0.185    
                         clock uncertainty            0.251     0.067    
    SLICE_X110Y115       FDRE (Hold_fdre_C_D)         0.066     0.133    y_dff/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga_control/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            y_dff/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.256%)  route 0.726ns (83.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.713    -0.518    vga_control/CLK
    SLICE_X110Y116       FDRE                                         r  vga_control/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y116       FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  vga_control/vcounter_reg[8]/Q
                         net (fo=5, routed)           0.726     0.349    y_dff/D[8]
    SLICE_X110Y115       FDRE                                         r  y_dff/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.988    -0.752    y_dff/clk_out1
    SLICE_X110Y115       FDRE                                         r  y_dff/q_reg[8]/C
                         clock pessimism              0.567    -0.185    
                         clock uncertainty            0.251     0.067    
    SLICE_X110Y115       FDRE (Hold_fdre_C_D)         0.070     0.137    y_dff/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.141ns (16.200%)  route 0.729ns (83.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  vga_control/hcounter_reg[6]/Q
                         net (fo=9, routed)           0.729     0.351    x_dff/D[6]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.987    -0.753    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[6]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.251     0.066    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.071     0.137    x_dff/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.141ns (16.626%)  route 0.707ns (83.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.707     0.329    x_dff/D[2]
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.987    -0.753    x_dff/clk_out1
    SLICE_X111Y116       FDRE                                         r  x_dff/q_reg[2]/C
                         clock pessimism              0.567    -0.186    
                         clock uncertainty            0.251     0.066    
    SLICE_X111Y116       FDRE (Hold_fdre_C_D)         0.047     0.113    x_dff/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.329    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.164ns (18.592%)  route 0.718ns (81.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y117       FDRE (Prop_fdre_C_Q)         0.164    -0.355 r  vga_control/hcounter_reg[7]/Q
                         net (fo=7, routed)           0.718     0.363    x_dff/D[7]
    SLICE_X111Y114       FDRE                                         r  x_dff/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.989    -0.751    x_dff/clk_out1
    SLICE_X111Y114       FDRE                                         r  x_dff/q_reg[7]/C
                         clock pessimism              0.567    -0.184    
                         clock uncertainty            0.251     0.068    
    SLICE_X111Y114       FDRE (Hold_fdre_C_D)         0.070     0.138    x_dff/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            x_dff/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.141ns (15.994%)  route 0.741ns (84.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  vga_control/hcounter_reg[5]/Q
                         net (fo=8, routed)           0.741     0.363    x_dff/D[5]
    SLICE_X110Y115       FDRE                                         r  x_dff/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.988    -0.752    x_dff/clk_out1
    SLICE_X110Y115       FDRE                                         r  x_dff/q_reg[5]/C
                         clock pessimism              0.567    -0.185    
                         clock uncertainty            0.251     0.067    
    SLICE_X110Y115       FDRE (Hold_fdre_C_D)         0.070     0.137    x_dff/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.272ns  (logic 0.456ns (20.074%)  route 1.816ns (79.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[2]/Q
                         net (fo=4, routed)           1.816    31.598    U3/inst/srldly_0/data_i[11]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.249    32.255    
                         clock uncertainty           -0.251    32.004    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    31.965    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         31.965    
                         arrival time                         -31.598    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.076ns  (logic 0.419ns (20.187%)  route 1.657ns (79.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.419    29.746 r  rgb_dff/q_reg[4]/Q
                         net (fo=4, routed)           1.657    31.402    U3/inst/srldly_0/data_i[3]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.249    32.256    
                         clock uncertainty           -0.251    32.005    
    SLICE_X108Y122       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.211    31.794    U3/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         31.794    
                         arrival time                         -31.402    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.035ns  (logic 0.419ns (20.592%)  route 1.616ns (79.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.419    29.746 r  rgb_dff/q_reg[5]/Q
                         net (fo=4, routed)           1.616    31.361    U3/inst/srldly_0/data_i[5]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.249    32.256    
                         clock uncertainty           -0.251    32.005    
    SLICE_X108Y122       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.203    31.802    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         31.802    
                         arrival time                         -31.361    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.043ns  (logic 0.419ns (20.511%)  route 1.624ns (79.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.419    29.746 r  rgb_dff/q_reg[5]/Q
                         net (fo=4, routed)           1.624    31.369    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.249    32.256    
                         clock uncertainty           -0.251    32.005    
    SLICE_X108Y122       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.192    31.813    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         31.813    
                         arrival time                         -31.369    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.142ns  (logic 0.456ns (21.286%)  route 1.686ns (78.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[0]/Q
                         net (fo=4, routed)           1.686    31.469    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.249    32.253    
                         clock uncertainty           -0.251    32.002    
    SLICE_X108Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    31.958    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         31.958    
                         arrival time                         -31.469    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.138ns  (logic 0.456ns (21.332%)  route 1.682ns (78.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[0]/Q
                         net (fo=4, routed)           1.682    31.464    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.249    32.253    
                         clock uncertainty           -0.251    32.002    
    SLICE_X108Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    31.963    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         31.963    
                         arrival time                         -31.464    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        1.983ns  (logic 0.419ns (21.131%)  route 1.564ns (78.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.419    29.746 r  rgb_dff/q_reg[3]/Q
                         net (fo=4, routed)           1.564    31.310    U3/inst/srldly_0/data_i[14]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.249    32.255    
                         clock uncertainty           -0.251    32.004    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.194    31.810    U3/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         31.810    
                         arrival time                         -31.310    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.120ns  (logic 0.456ns (21.512%)  route 1.664ns (78.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           1.664    31.446    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.249    32.253    
                         clock uncertainty           -0.251    32.002    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    31.950    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         31.950    
                         arrival time                         -31.446    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.294%)  route 1.685ns (78.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           1.685    31.468    U3/inst/srldly_0/data_i[21]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.249    32.253    
                         clock uncertainty           -0.251    32.002    
    SLICE_X108Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    31.972    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         31.972    
                         arrival time                         -31.468    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0_1 rise@30.000ns)
  Data Path Delay:        2.122ns  (logic 0.456ns (21.489%)  route 1.666ns (78.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[2]/Q
                         net (fo=4, routed)           1.666    31.449    U3/inst/srldly_0/data_i[12]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.249    32.255    
                         clock uncertainty           -0.251    32.004    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    31.960    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         31.960    
                         arrival time                         -31.449    
  -------------------------------------------------------------------
                         slack                                  0.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.141ns (15.416%)  route 0.774ns (84.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[0]/Q
                         net (fo=4, routed)           0.774     0.393    U3/inst/srldly_0/data_i[23]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.251     0.054    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.237    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.037%)  route 0.738ns (83.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[0]/Q
                         net (fo=4, routed)           0.738     0.357    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.251     0.054    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.171    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.128ns (15.426%)  route 0.702ns (84.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[4]/Q
                         net (fo=4, routed)           0.702     0.308    U3/inst/srldly_0/data_i[4]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.251     0.057    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.121    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.128ns (15.487%)  route 0.699ns (84.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[5]/Q
                         net (fo=4, routed)           0.699     0.304    U3/inst/srldly_0/data_i[9]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.251     0.055    
    SLICE_X108Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.111    U3/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.128ns (14.135%)  route 0.778ns (85.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[4]/Q
                         net (fo=4, routed)           0.778     0.384    U3/inst/srldly_0/data_i[7]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.251     0.057    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.187    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.946%)  route 0.743ns (84.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           0.743     0.362    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.251     0.054    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.163    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.141ns (16.171%)  route 0.731ns (83.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           0.731     0.350    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.251     0.054    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.148    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.128ns (15.575%)  route 0.694ns (84.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[5]/Q
                         net (fo=4, routed)           0.694     0.300    U3/inst/srldly_0/data_i[10]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.251     0.055    
    SLICE_X108Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     0.096    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.128ns (15.312%)  route 0.708ns (84.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[4]/Q
                         net (fo=4, routed)           0.708     0.314    U3/inst/srldly_0/data_i[8]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.251     0.055    
    SLICE_X108Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.104    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.141ns (15.672%)  route 0.759ns (84.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           0.759     0.378    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.251     0.054    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.163    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.323ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[3]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X112Y117       FDRE (Setup_fdre_C_R)       -0.732    31.778    vga_control/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         31.778    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.323    

Slack (MET) :             27.323ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[4]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X112Y117       FDRE (Setup_fdre_C_R)       -0.732    31.778    vga_control/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         31.778    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.323    

Slack (MET) :             27.323ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[7]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X112Y117       FDRE (Setup_fdre_C_R)       -0.732    31.778    vga_control/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         31.778    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.323    

Slack (MET) :             27.323ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X112Y117       FDRE                                         r  vga_control/hcounter_reg[8]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X112Y117       FDRE (Setup_fdre_C_R)       -0.732    31.778    vga_control/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                         31.778    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.323    

Slack (MET) :             27.418ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[0]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.637    31.873    vga_control/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         31.873    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.418    

Slack (MET) :             27.418ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[10]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.637    31.873    vga_control/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         31.873    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.418    

Slack (MET) :             27.418ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[1]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.637    31.873    vga_control/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         31.873    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.418    

Slack (MET) :             27.418ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 0.823ns (16.064%)  route 4.300ns (83.936%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.947     4.455    vga_control/hcounter[10]_i_1_n_0
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X113Y117       FDRE                                         r  vga_control/hcounter_reg[9]/C
                         clock pessimism              0.624    32.641    
                         clock uncertainty           -0.131    32.510    
    SLICE_X113Y117       FDRE (Setup_fdre_C_R)       -0.637    31.873    vga_control/hcounter_reg[9]
  -------------------------------------------------------------------
                         required time                         31.873    
                         arrival time                          -4.455    
  -------------------------------------------------------------------
                         slack                                 27.418    

Slack (MET) :             27.736ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.823ns (17.042%)  route 4.006ns (82.958%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.653     4.161    vga_control/hcounter[10]_i_1_n_0
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
                         clock pessimism              0.648    32.665    
                         clock uncertainty           -0.131    32.534    
    SLICE_X111Y117       FDRE (Setup_fdre_C_R)       -0.637    31.897    vga_control/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         31.897    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                 27.736    

Slack (MET) :             27.736ns  (required time - arrival time)
  Source:                 vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 0.823ns (17.042%)  route 4.006ns (82.958%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 32.017 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.048    -0.668    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.456    -0.212 f  vga_control/hcounter_reg[2]/Q
                         net (fo=7, routed)           2.170     1.958    vga_control/D[2]
    SLICE_X112Y116       LUT6 (Prop_lut6_I3_O)        0.124     2.082 r  vga_control/vcounter[10]_i_4/O
                         net (fo=2, routed)           0.668     2.750    vga_control/vcounter[10]_i_4_n_0
    SLICE_X113Y116       LUT6 (Prop_lut6_I5_O)        0.124     2.874 r  vga_control/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.515     3.389    vga_control/vcounter[10]_i_2_n_0
    SLICE_X113Y116       LUT2 (Prop_lut2_I0_O)        0.119     3.508 r  vga_control/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.653     4.161    vga_control/hcounter[10]_i_1_n_0
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.852    32.017    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[5]/C
                         clock pessimism              0.648    32.665    
                         clock uncertainty           -0.131    32.534    
    SLICE_X111Y117       FDRE (Setup_fdre_C_R)       -0.637    31.897    vga_control/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         31.897    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                 27.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X111Y121       FDRE                                         r  U3/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.098    -0.284    U3/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X112Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.239 r  U3/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.239    U3/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[3]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.131    -0.379    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.121    -0.258    U3/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.754%)  route 0.106ns (36.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.706    -0.525    U3/inst/encb/pix_clk
    SLICE_X110Y126       FDRE                                         r  U3/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  U3/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.106    -0.278    U3/inst/encb/q_m_reg[1]
    SLICE_X112Y126       LUT6 (Prop_lut6_I0_O)        0.045    -0.233 r  U3/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    U3/inst/encb/dout[1]
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.979    -0.761    U3/inst/encb/pix_clk
    SLICE_X112Y126       FDCE                                         r  U3/inst/encb/dout_reg[1]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.131    -0.381    
    SLICE_X112Y126       FDCE (Hold_fdce_C_D)         0.120    -0.261    U3/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 vga_control/hcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            vga_control/HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.511%)  route 0.094ns (33.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.712    -0.519    vga_control/CLK
    SLICE_X111Y117       FDRE                                         r  vga_control/hcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y117       FDRE (Prop_fdre_C_Q)         0.141    -0.378 f  vga_control/hcounter_reg[5]/Q
                         net (fo=8, routed)           0.094    -0.284    vga_control/D[5]
    SLICE_X110Y117       LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  vga_control/HS_i_1/O
                         net (fo=1, routed)           0.000    -0.239    vga_control/HS0
    SLICE_X110Y117       FDRE                                         r  vga_control/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.986    -0.754    vga_control/CLK
    SLICE_X110Y117       FDRE                                         r  vga_control/HS_reg/C
                         clock pessimism              0.248    -0.506    
                         clock uncertainty            0.131    -0.375    
    SLICE_X110Y117       FDRE (Hold_fdre_C_D)         0.091    -0.284    vga_control/HS_reg
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.152%)  route 0.095ns (33.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X111Y124       FDRE                                         r  U3/inst/encb/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.095    -0.290    U3/inst/encb/q_m_reg[0]
    SLICE_X113Y124       LUT6 (Prop_lut6_I0_O)        0.045    -0.245 r  U3/inst/encb/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    U3/inst/encb/dout[0]
    SLICE_X113Y124       FDCE                                         r  U3/inst/encb/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encb/pix_clk
    SLICE_X113Y124       FDCE                                         r  U3/inst/encb/dout_reg[0]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.131    -0.382    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.092    -0.290    U3/inst/encb/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 U3/inst/encb/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encb/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.917%)  route 0.096ns (34.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.705    -0.526    U3/inst/encb/pix_clk
    SLICE_X111Y125       FDRE                                         r  U3/inst/encb/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  U3/inst/encb/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.096    -0.289    U3/inst/encb/q_m_reg[5]
    SLICE_X113Y125       LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  U3/inst/encb/dout[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    U3/inst/encb/dout[5]
    SLICE_X113Y125       FDCE                                         r  U3/inst/encb/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/encb/pix_clk
    SLICE_X113Y125       FDCE                                         r  U3/inst/encb/dout_reg[5]/C
                         clock pessimism              0.249    -0.513    
                         clock uncertainty            0.131    -0.382    
    SLICE_X113Y125       FDCE (Hold_fdce_C_D)         0.091    -0.291    U3/inst/encb/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 U3/inst/encg/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encg/pix_clk
    SLICE_X111Y128       FDRE                                         r  U3/inst/encg/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encg/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.130    -0.252    U3/inst/encg/q_m_reg_reg_n_0_[0]
    SLICE_X112Y129       LUT5 (Prop_lut5_I1_O)        0.045    -0.207 r  U3/inst/encg/dout[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    U3/inst/encg/dout[0]_i_1__0_n_0
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.983    -0.757    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.249    -0.508    
                         clock uncertainty            0.131    -0.377    
    SLICE_X112Y129       FDCE (Hold_fdce_C_D)         0.120    -0.257    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.132    -0.250    U3/inst/encr/q_m_reg_reg_n_0_[1]
    SLICE_X112Y122       LUT5 (Prop_lut5_I1_O)        0.045    -0.205 r  U3/inst/encr/dout[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.205    U3/inst/encr/dout[1]_i_1__1_n_0
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X112Y122       FDCE                                         r  U3/inst/encr/dout_reg[1]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.131    -0.379    
    SLICE_X112Y122       FDCE (Hold_fdce_C_D)         0.120    -0.259    U3/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X111Y121       FDRE                                         r  U3/inst/encr/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.136    -0.246    U3/inst/encr/q_m_reg_reg_n_0_[2]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.045    -0.201 r  U3/inst/encr/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.201    U3/inst/encr/dout[2]_i_1__1_n_0
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y121       FDCE (Hold_fdce_C_D)         0.121    -0.257    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U3/inst/encr/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.403%)  route 0.138ns (42.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X110Y121       FDRE                                         r  U3/inst/encr/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.138    -0.244    U3/inst/encr/q_m_reg_reg_n_0_[6]
    SLICE_X112Y121       LUT5 (Prop_lut5_I4_O)        0.045    -0.199 r  U3/inst/encr/dout[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.199    U3/inst/encr/dout[6]_i_1__1_n_0
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y121       FDCE (Hold_fdce_C_D)         0.121    -0.257    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U3/inst/encr/n1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.708    -0.523    U3/inst/encr/pix_clk
    SLICE_X110Y122       FDRE                                         r  U3/inst/encr/n1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  U3/inst/encr/n1d_reg[0]/Q
                         net (fo=4, routed)           0.109    -0.273    U3/inst/encr/n1d[0]
    SLICE_X111Y122       LUT6 (Prop_lut6_I1_O)        0.045    -0.228 r  U3/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.228    U3/inst/encr/q_m_1
    SLICE_X111Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X111Y122       FDRE                                         r  U3/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.131    -0.379    
    SLICE_X111Y122       FDRE (Hold_fdre_C_D)         0.092    -0.287    U3/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.272ns  (logic 0.456ns (20.074%)  route 1.816ns (79.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[2]/Q
                         net (fo=4, routed)           1.816    31.598    U3/inst/srldly_0/data_i[11]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.249    32.255    
                         clock uncertainty           -0.251    32.004    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    31.965    U3/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         31.965    
                         arrival time                         -31.598    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.076ns  (logic 0.419ns (20.187%)  route 1.657ns (79.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.419    29.746 r  rgb_dff/q_reg[4]/Q
                         net (fo=4, routed)           1.657    31.402    U3/inst/srldly_0/data_i[3]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.249    32.256    
                         clock uncertainty           -0.251    32.005    
    SLICE_X108Y122       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.211    31.794    U3/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         31.794    
                         arrival time                         -31.402    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.035ns  (logic 0.419ns (20.592%)  route 1.616ns (79.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.419    29.746 r  rgb_dff/q_reg[5]/Q
                         net (fo=4, routed)           1.616    31.361    U3/inst/srldly_0/data_i[5]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.249    32.256    
                         clock uncertainty           -0.251    32.005    
    SLICE_X108Y122       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.203    31.802    U3/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         31.802    
                         arrival time                         -31.361    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.043ns  (logic 0.419ns (20.511%)  route 1.624ns (79.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 32.008 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.419    29.746 r  rgb_dff/q_reg[5]/Q
                         net (fo=4, routed)           1.624    31.369    U3/inst/srldly_0/data_i[6]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.843    32.008    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.249    32.256    
                         clock uncertainty           -0.251    32.005    
    SLICE_X108Y122       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.192    31.813    U3/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         31.813    
                         arrival time                         -31.369    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.142ns  (logic 0.456ns (21.286%)  route 1.686ns (78.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[0]/Q
                         net (fo=4, routed)           1.686    31.469    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.249    32.253    
                         clock uncertainty           -0.251    32.002    
    SLICE_X108Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    31.958    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         31.958    
                         arrival time                         -31.469    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.138ns  (logic 0.456ns (21.332%)  route 1.682ns (78.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[0]/Q
                         net (fo=4, routed)           1.682    31.464    U3/inst/srldly_0/data_i[19]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.249    32.253    
                         clock uncertainty           -0.251    32.002    
    SLICE_X108Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    31.963    U3/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         31.963    
                         arrival time                         -31.464    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        1.983ns  (logic 0.419ns (21.131%)  route 1.564ns (78.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.419    29.746 r  rgb_dff/q_reg[3]/Q
                         net (fo=4, routed)           1.564    31.310    U3/inst/srldly_0/data_i[14]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[27].srl16_i/CLK
                         clock pessimism              0.249    32.255    
                         clock uncertainty           -0.251    32.004    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.194    31.810    U3/inst/srldly_0/srl[27].srl16_i
  -------------------------------------------------------------------
                         required time                         31.810    
                         arrival time                         -31.310    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.120ns  (logic 0.456ns (21.512%)  route 1.664ns (78.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           1.664    31.446    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.249    32.253    
                         clock uncertainty           -0.251    32.002    
    SLICE_X108Y125       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    31.950    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         31.950    
                         arrival time                         -31.446    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.141ns  (logic 0.456ns (21.294%)  route 1.685ns (78.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 32.005 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           1.685    31.468    U3/inst/srldly_0/data_i[21]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.840    32.005    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.249    32.253    
                         clock uncertainty           -0.251    32.002    
    SLICE_X108Y124       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    31.972    U3/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         31.972    
                         arrival time                         -31.468    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 rgb_dff/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out1_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.122ns  (logic 0.456ns (21.489%)  route 1.666ns (78.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 32.007 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.673ns = ( 29.327 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    H16                                               0.000    30.000 r  sysclk (IN)
                         net (fo=0)                   0.000    30.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    31.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    32.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    24.977 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    27.183    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    27.284 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          2.043    29.327    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.456    29.783 r  rgb_dff/q_reg[2]/Q
                         net (fo=4, routed)           1.666    31.449    U3/inst/srldly_0/data_i[12]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.842    32.007    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.249    32.255    
                         clock uncertainty           -0.251    32.004    
    SLICE_X108Y123       SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    31.960    U3/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         31.960    
                         arrival time                         -31.449    
  -------------------------------------------------------------------
                         slack                                  0.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.141ns (15.416%)  route 0.774ns (84.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[0]/Q
                         net (fo=4, routed)           0.774     0.393    U3/inst/srldly_0/data_i[23]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.251     0.054    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.237    U3/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.037%)  route 0.738ns (83.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[0]/Q
                         net (fo=4, routed)           0.738     0.357    U3/inst/srldly_0/data_i[20]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.251     0.054    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.171    U3/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.128ns (15.426%)  route 0.702ns (84.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[4]/Q
                         net (fo=4, routed)           0.702     0.308    U3/inst/srldly_0/data_i[4]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.251     0.057    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.121    U3/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.128ns (15.487%)  route 0.699ns (84.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[5]/Q
                         net (fo=4, routed)           0.699     0.304    U3/inst/srldly_0/data_i[9]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.251     0.055    
    SLICE_X108Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.111    U3/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.111    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.128ns (14.135%)  route 0.778ns (85.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[4]/Q
                         net (fo=4, routed)           0.778     0.384    U3/inst/srldly_0/data_i[7]
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.978    -0.762    U3/inst/srldly_0/pix_clk
    SLICE_X108Y122       SRL16E                                       r  U3/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.251     0.057    
    SLICE_X108Y122       SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     0.187    U3/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.141ns (15.946%)  route 0.743ns (84.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           0.743     0.362    U3/inst/srldly_0/data_i[22]
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y124       SRL16E                                       r  U3/inst/srldly_0/srl[35].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.251     0.054    
    SLICE_X108Y124       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.163    U3/inst/srldly_0/srl[35].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.141ns (16.171%)  route 0.731ns (83.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           0.731     0.350    U3/inst/srldly_0/data_i[26]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[39].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.251     0.054    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.148    U3/inst/srldly_0/srl[39].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.148    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.128ns (15.575%)  route 0.694ns (84.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[5]/Q
                         net (fo=4, routed)           0.694     0.300    U3/inst/srldly_0/data_i[10]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.251     0.055    
    SLICE_X108Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     0.096    U3/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.128ns (15.312%)  route 0.708ns (84.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.128    -0.394 r  rgb_dff/q_reg[4]/Q
                         net (fo=4, routed)           0.708     0.314    U3/inst/srldly_0/data_i[8]
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.976    -0.764    U3/inst/srldly_0/pix_clk
    SLICE_X108Y123       SRL16E                                       r  U3/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.567    -0.197    
                         clock uncertainty            0.251     0.055    
    SLICE_X108Y123       SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     0.104    U3/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rgb_dff/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.141ns (15.672%)  route 0.759ns (84.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout1_buf/O
                         net (fo=91, routed)          0.709    -0.522    rgb_dff/clk_out1
    SLICE_X109Y119       FDSE                                         r  rgb_dff/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDSE (Prop_fdse_C_Q)         0.141    -0.381 r  rgb_dff/q_reg[1]/Q
                         net (fo=4, routed)           0.759     0.378    U3/inst/srldly_0/data_i[25]
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.975    -0.765    U3/inst/srldly_0/pix_clk
    SLICE_X108Y125       SRL16E                                       r  U3/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.567    -0.198    
                         clock uncertainty            0.251     0.054    
    SLICE_X108Y125       SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.163    U3/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.915ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.456ns (16.196%)  route 2.360ns (83.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 32.011 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.360     2.143    U3/inst/encg/AR[0]
    SLICE_X109Y129       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    32.011    U3/inst/encg/pix_clk
    SLICE_X109Y129       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    32.595    
                         clock uncertainty           -0.131    32.464    
    SLICE_X109Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.059    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.059    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                 29.915    

Slack (MET) :             29.915ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.456ns (16.196%)  route 2.360ns (83.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 32.011 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.360     2.143    U3/inst/encg/AR[0]
    SLICE_X109Y129       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    32.011    U3/inst/encg/pix_clk
    SLICE_X109Y129       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    32.595    
                         clock uncertainty           -0.131    32.464    
    SLICE_X109Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.059    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.059    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                 29.915    

Slack (MET) :             30.069ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.456ns (17.110%)  route 2.209ns (82.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.209     1.993    U3/inst/encg/AR[0]
    SLICE_X111Y130       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X111Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                 30.069    

Slack (MET) :             30.069ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.456ns (17.110%)  route 2.209ns (82.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.209     1.993    U3/inst/encg/AR[0]
    SLICE_X111Y130       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X111Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                 30.069    

Slack (MET) :             30.197ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.456ns (17.971%)  route 2.081ns (82.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.081     1.865    U3/inst/encg/AR[0]
    SLICE_X110Y129       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y129       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X110Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 30.197    

Slack (MET) :             30.197ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.456ns (17.971%)  route 2.081ns (82.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.081     1.865    U3/inst/encg/AR[0]
    SLICE_X110Y129       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y129       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X110Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 30.197    

Slack (MET) :             30.248ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.456ns (18.026%)  route 2.074ns (81.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.074     1.857    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.361    32.106    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.106    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                 30.248    

Slack (MET) :             30.290ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.456ns (18.026%)  route 2.074ns (81.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.074     1.857    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.319    32.148    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                 30.290    

Slack (MET) :             30.387ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.456ns (19.069%)  route 1.935ns (80.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.935     1.719    U3/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y129       FDCE (Recov_fdce_C_CLR)     -0.361    32.106    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         32.106    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                 30.387    

Slack (MET) :             30.429ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.456ns (19.069%)  route 1.935ns (80.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.935     1.719    U3/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y129       FDCE (Recov_fdce_C_CLR)     -0.319    32.148    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                 30.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.469%)  route 0.144ns (50.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.144    -0.237    U3/inst/encr/AR[0]
    SLICE_X109Y120       FDCE                                         f  U3/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.980    -0.760    U3/inst/encr/pix_clk
    SLICE_X109Y120       FDCE                                         r  U3/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.271    -0.489    
    SLICE_X109Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    U3/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.057%)  route 0.202ns (58.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.202    -0.179    U3/inst/encr/AR[0]
    SLICE_X106Y120       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.980    -0.760    U3/inst/encr/pix_clk
    SLICE_X106Y120       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.271    -0.489    
    SLICE_X106Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.260    -0.121    U3/inst/encr/AR[0]
    SLICE_X107Y119       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X107Y119       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X107Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.794%)  route 0.264ns (65.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.264    -0.117    U3/inst/encr/AR[0]
    SLICE_X106Y119       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X106Y119       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X106Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.463    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.915ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.456ns (16.196%)  route 2.360ns (83.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 32.011 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.360     2.143    U3/inst/encg/AR[0]
    SLICE_X109Y129       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    32.011    U3/inst/encg/pix_clk
    SLICE_X109Y129       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    32.595    
                         clock uncertainty           -0.131    32.464    
    SLICE_X109Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.059    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.059    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                 29.915    

Slack (MET) :             29.915ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.456ns (16.196%)  route 2.360ns (83.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 32.011 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.360     2.143    U3/inst/encg/AR[0]
    SLICE_X109Y129       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    32.011    U3/inst/encg/pix_clk
    SLICE_X109Y129       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    32.595    
                         clock uncertainty           -0.131    32.464    
    SLICE_X109Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.059    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.059    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                 29.915    

Slack (MET) :             30.069ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.456ns (17.110%)  route 2.209ns (82.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.209     1.993    U3/inst/encg/AR[0]
    SLICE_X111Y130       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X111Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                 30.069    

Slack (MET) :             30.069ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.456ns (17.110%)  route 2.209ns (82.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.209     1.993    U3/inst/encg/AR[0]
    SLICE_X111Y130       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X111Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                 30.069    

Slack (MET) :             30.197ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.456ns (17.971%)  route 2.081ns (82.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.081     1.865    U3/inst/encg/AR[0]
    SLICE_X110Y129       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y129       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X110Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 30.197    

Slack (MET) :             30.197ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.456ns (17.971%)  route 2.081ns (82.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.081     1.865    U3/inst/encg/AR[0]
    SLICE_X110Y129       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y129       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X110Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 30.197    

Slack (MET) :             30.248ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.456ns (18.026%)  route 2.074ns (81.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.074     1.857    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.361    32.106    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.106    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                 30.248    

Slack (MET) :             30.290ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.456ns (18.026%)  route 2.074ns (81.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.074     1.857    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.319    32.148    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                 30.290    

Slack (MET) :             30.387ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.456ns (19.069%)  route 1.935ns (80.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.935     1.719    U3/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y129       FDCE (Recov_fdce_C_CLR)     -0.361    32.106    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         32.106    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                 30.387    

Slack (MET) :             30.429ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.456ns (19.069%)  route 1.935ns (80.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.935     1.719    U3/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y129       FDCE (Recov_fdce_C_CLR)     -0.319    32.148    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                 30.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.469%)  route 0.144ns (50.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.144    -0.237    U3/inst/encr/AR[0]
    SLICE_X109Y120       FDCE                                         f  U3/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.980    -0.760    U3/inst/encr/pix_clk
    SLICE_X109Y120       FDCE                                         r  U3/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.271    -0.489    
                         clock uncertainty            0.131    -0.358    
    SLICE_X109Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.450    U3/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.445    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.445    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.445    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.445    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.445    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.445    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.057%)  route 0.202ns (58.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.202    -0.179    U3/inst/encr/AR[0]
    SLICE_X106Y120       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.980    -0.760    U3/inst/encr/pix_clk
    SLICE_X106Y120       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.271    -0.489    
                         clock uncertainty            0.131    -0.358    
    SLICE_X106Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.450    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.260    -0.121    U3/inst/encr/AR[0]
    SLICE_X107Y119       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X107Y119       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.131    -0.357    
    SLICE_X107Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.794%)  route 0.264ns (65.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.264    -0.117    U3/inst/encr/AR[0]
    SLICE_X106Y119       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X106Y119       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.131    -0.357    
    SLICE_X106Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.332    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.915ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.456ns (16.196%)  route 2.360ns (83.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 32.011 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.360     2.143    U3/inst/encg/AR[0]
    SLICE_X109Y129       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    32.011    U3/inst/encg/pix_clk
    SLICE_X109Y129       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    32.595    
                         clock uncertainty           -0.131    32.464    
    SLICE_X109Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.059    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.059    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                 29.915    

Slack (MET) :             29.915ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.456ns (16.196%)  route 2.360ns (83.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 32.011 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.360     2.143    U3/inst/encg/AR[0]
    SLICE_X109Y129       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    32.011    U3/inst/encg/pix_clk
    SLICE_X109Y129       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    32.595    
                         clock uncertainty           -0.131    32.464    
    SLICE_X109Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.059    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.059    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                 29.915    

Slack (MET) :             30.069ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.456ns (17.110%)  route 2.209ns (82.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.209     1.993    U3/inst/encg/AR[0]
    SLICE_X111Y130       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X111Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                 30.069    

Slack (MET) :             30.069ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.456ns (17.110%)  route 2.209ns (82.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.209     1.993    U3/inst/encg/AR[0]
    SLICE_X111Y130       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X111Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                 30.069    

Slack (MET) :             30.197ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.456ns (17.971%)  route 2.081ns (82.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.081     1.865    U3/inst/encg/AR[0]
    SLICE_X110Y129       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y129       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X110Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 30.197    

Slack (MET) :             30.197ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.456ns (17.971%)  route 2.081ns (82.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.081     1.865    U3/inst/encg/AR[0]
    SLICE_X110Y129       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y129       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X110Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.062    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.062    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 30.197    

Slack (MET) :             30.248ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.456ns (18.026%)  route 2.074ns (81.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.074     1.857    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.361    32.106    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.106    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                 30.248    

Slack (MET) :             30.290ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.456ns (18.026%)  route 2.074ns (81.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.074     1.857    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.319    32.148    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                 30.290    

Slack (MET) :             30.387ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.456ns (19.069%)  route 1.935ns (80.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.935     1.719    U3/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y129       FDCE (Recov_fdce_C_CLR)     -0.361    32.106    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         32.106    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                 30.387    

Slack (MET) :             30.429ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.456ns (19.069%)  route 1.935ns (80.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.935     1.719    U3/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.131    32.467    
    SLICE_X112Y129       FDCE (Recov_fdce_C_CLR)     -0.319    32.148    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.148    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                 30.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.469%)  route 0.144ns (50.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.144    -0.237    U3/inst/encr/AR[0]
    SLICE_X109Y120       FDCE                                         f  U3/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.980    -0.760    U3/inst/encr/pix_clk
    SLICE_X109Y120       FDCE                                         r  U3/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.271    -0.489    
                         clock uncertainty            0.131    -0.358    
    SLICE_X109Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.450    U3/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.445    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.445    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.445    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.445    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.445    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.249    -0.509    
                         clock uncertainty            0.131    -0.378    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.445    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.057%)  route 0.202ns (58.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.202    -0.179    U3/inst/encr/AR[0]
    SLICE_X106Y120       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.980    -0.760    U3/inst/encr/pix_clk
    SLICE_X106Y120       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.271    -0.489    
                         clock uncertainty            0.131    -0.358    
    SLICE_X106Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.450    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.260    -0.121    U3/inst/encr/AR[0]
    SLICE_X107Y119       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X107Y119       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.131    -0.357    
    SLICE_X107Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.794%)  route 0.264ns (65.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.264    -0.117    U3/inst/encr/AR[0]
    SLICE_X106Y119       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X106Y119       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.271    -0.488    
                         clock uncertainty            0.131    -0.357    
    SLICE_X106Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.449    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.332    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       29.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.920ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.456ns (16.196%)  route 2.360ns (83.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 32.011 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.360     2.143    U3/inst/encg/AR[0]
    SLICE_X109Y129       FDCE                                         f  U3/inst/encg/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    32.011    U3/inst/encg/pix_clk
    SLICE_X109Y129       FDCE                                         r  U3/inst/encg/cnt_reg[1]/C
                         clock pessimism              0.584    32.595    
                         clock uncertainty           -0.127    32.468    
    SLICE_X109Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.063    U3/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         32.063    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                 29.920    

Slack (MET) :             29.920ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.456ns (16.196%)  route 2.360ns (83.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 32.011 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.360     2.143    U3/inst/encg/AR[0]
    SLICE_X109Y129       FDCE                                         f  U3/inst/encg/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.846    32.011    U3/inst/encg/pix_clk
    SLICE_X109Y129       FDCE                                         r  U3/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.584    32.595    
                         clock uncertainty           -0.127    32.468    
    SLICE_X109Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.063    U3/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         32.063    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                 29.920    

Slack (MET) :             30.073ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.456ns (17.110%)  route 2.209ns (82.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.209     1.993    U3/inst/encg/AR[0]
    SLICE_X111Y130       FDCE                                         f  U3/inst/encg/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/dout_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X111Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.066    U3/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                 30.073    

Slack (MET) :             30.073ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.456ns (17.110%)  route 2.209ns (82.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.209     1.993    U3/inst/encg/AR[0]
    SLICE_X111Y130       FDCE                                         f  U3/inst/encg/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X111Y130       FDCE                                         r  U3/inst/encg/dout_reg[5]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X111Y130       FDCE (Recov_fdce_C_CLR)     -0.405    32.066    U3/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -1.993    
  -------------------------------------------------------------------
                         slack                                 30.073    

Slack (MET) :             30.201ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.456ns (17.971%)  route 2.081ns (82.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.081     1.865    U3/inst/encg/AR[0]
    SLICE_X110Y129       FDCE                                         f  U3/inst/encg/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y129       FDCE                                         r  U3/inst/encg/cnt_reg[2]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X110Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.066    U3/inst/encg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 30.201    

Slack (MET) :             30.201ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.537ns  (logic 0.456ns (17.971%)  route 2.081ns (82.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.081     1.865    U3/inst/encg/AR[0]
    SLICE_X110Y129       FDCE                                         f  U3/inst/encg/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X110Y129       FDCE                                         r  U3/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X110Y129       FDCE (Recov_fdce_C_CLR)     -0.405    32.066    U3/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         32.066    
                         arrival time                          -1.865    
  -------------------------------------------------------------------
                         slack                                 30.201    

Slack (MET) :             30.253ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.456ns (18.026%)  route 2.074ns (81.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.074     1.857    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[8]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.361    32.110    U3/inst/encg/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         32.110    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                 30.253    

Slack (MET) :             30.295ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.456ns (18.026%)  route 2.074ns (81.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          2.074     1.857    U3/inst/encg/AR[0]
    SLICE_X112Y130       FDCE                                         f  U3/inst/encg/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y130       FDCE                                         r  U3/inst/encg/dout_reg[1]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X112Y130       FDCE (Recov_fdce_C_CLR)     -0.319    32.152    U3/inst/encg/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         32.152    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                 30.295    

Slack (MET) :             30.391ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.456ns (19.069%)  route 1.935ns (80.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.935     1.719    U3/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  U3/inst/encg/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[9]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X112Y129       FDCE (Recov_fdce_C_CLR)     -0.361    32.110    U3/inst/encg/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         32.110    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                 30.391    

Slack (MET) :             30.433ns  (required time - arrival time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encg/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk_out2_clk_wiz_0_1 rise@33.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.456ns (19.069%)  route 1.935ns (80.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 32.014 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         2.044    -0.672    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.456    -0.216 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          1.935     1.719    U3/inst/encg/AR[0]
    SLICE_X112Y129       FDCE                                         f  U3/inst/encg/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     33.333    33.333 r  
    H16                                               0.000    33.333 r  sysclk (IN)
                         net (fo=0)                   0.000    33.333    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    34.714 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.876    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    28.061 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    30.074    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    30.165 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         1.849    32.014    U3/inst/encg/pix_clk
    SLICE_X112Y129       FDCE                                         r  U3/inst/encg/dout_reg[0]/C
                         clock pessimism              0.584    32.598    
                         clock uncertainty           -0.127    32.471    
    SLICE_X112Y129       FDCE (Recov_fdce_C_CLR)     -0.319    32.152    U3/inst/encg/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         32.152    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                 30.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.469%)  route 0.144ns (50.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.144    -0.237    U3/inst/encr/AR[0]
    SLICE_X109Y120       FDCE                                         f  U3/inst/encr/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.980    -0.760    U3/inst/encr/pix_clk
    SLICE_X109Y120       FDCE                                         r  U3/inst/encr/cnt_reg[4]/C
                         clock pessimism              0.271    -0.489    
    SLICE_X109Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    U3/inst/encr/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[0]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[2]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[6]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[7]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[8]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.196    -0.185    U3/inst/encr/AR[0]
    SLICE_X112Y121       FDCE                                         f  U3/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.982    -0.758    U3/inst/encr/pix_clk
    SLICE_X112Y121       FDCE                                         r  U3/inst/encr/dout_reg[9]/C
                         clock pessimism              0.249    -0.509    
    SLICE_X112Y121       FDCE (Remov_fdce_C_CLR)     -0.067    -0.576    U3/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.057%)  route 0.202ns (58.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.202    -0.179    U3/inst/encr/AR[0]
    SLICE_X106Y120       FDCE                                         f  U3/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.980    -0.760    U3/inst/encr/pix_clk
    SLICE_X106Y120       FDCE                                         r  U3/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.271    -0.489    
    SLICE_X106Y120       FDCE (Remov_fdce_C_CLR)     -0.092    -0.581    U3/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.172%)  route 0.260ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.260    -0.121    U3/inst/encr/AR[0]
    SLICE_X107Y119       FDCE                                         f  U3/inst/encr/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X107Y119       FDCE                                         r  U3/inst/encr/cnt_reg[1]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X107Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    U3/inst/encr/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 U3/inst/rst_q2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            U3/inst/encr/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.794%)  route 0.264ns (65.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.709    -0.522    U3/inst/pix_clk
    SLICE_X111Y120       FDPE                                         r  U3/inst/rst_q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y120       FDPE (Prop_fdpe_C_Q)         0.141    -0.381 f  U3/inst/rst_q2_reg/Q
                         net (fo=50, routed)          0.264    -0.117    U3/inst/encr/AR[0]
    SLICE_X106Y119       FDCE                                         f  U3/inst/encr/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    U2/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  U2/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    U2/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  U2/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    U2/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  U2/inst/clkout2_buf/O
                         net (fo=190, routed)         0.981    -0.759    U3/inst/encr/pix_clk
    SLICE_X106Y119       FDCE                                         r  U3/inst/encr/cnt_reg[2]/C
                         clock pessimism              0.271    -0.488    
    SLICE_X106Y119       FDCE (Remov_fdce_C_CLR)     -0.092    -0.580    U3/inst/encr/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.463    





