Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\vladi\Desktop\PR2_Safr\SEG_Decoder.v" into library work
Parsing module <SEG_Decoder>.
Analyzing Verilog file "C:\Users\vladi\Desktop\PR2_Safr\Divider.v" into library work
Parsing module <Divider>.
Analyzing Verilog file "C:\Users\vladi\Desktop\PR2_Safr\Filter.v" into library work
Parsing module <Filter>.
Analyzing Verilog file "C:\Users\vladi\Desktop\PR2_Safr\EL_Decoder.v" into library work
Parsing module <EL_Decoder>.
Analyzing Verilog file "C:\Users\vladi\Desktop\PR2_Safr\Dysplay.v" into library work
Parsing module <Dysplay>.
Analyzing Verilog file "C:\Users\vladi\Desktop\PR2_Safr\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <Filter>.
WARNING:HDLCompiler:413 - "C:\Users\vladi\Desktop\PR2_Safr\Filter.v" Line 20: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <EL_Decoder>.

Elaborating module <Dysplay>.

Elaborating module <Divider>.
WARNING:HDLCompiler:413 - "C:\Users\vladi\Desktop\PR2_Safr\Divider.v" Line 17: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <SEG_Decoder>.
WARNING:HDLCompiler:413 - "C:\Users\vladi\Desktop\PR2_Safr\Top.v" Line 31: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "C:\Users\vladi\Desktop\PR2_Safr\Top.v" Line 34: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:91 - "C:\Users\vladi\Desktop\PR2_Safr\Top.v" Line 38: Signal <BIT> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\vladi\Desktop\PR2_Safr\Top.v" Line 39: Signal <EL> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\vladi\Desktop\PR2_Safr\Top.v" Line 40: Signal <EL> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\vladi\Desktop\PR2_Safr\Top.v" Line 41: Signal <EL> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\vladi\Desktop\PR2_Safr\Top.v" Line 42: Signal <EL> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "C:\Users\vladi\Desktop\PR2_Safr\Top.v".
    Found 2-bit register for signal <BIT>.
    Found 4-bit register for signal <NOM>.
    Found 2-bit adder for signal <BIT[1]_GND_1_o_add_2_OUT> created at line 31.
    Found 4-bit adder for signal <NOM[3]_GND_1_o_add_4_OUT> created at line 34.
    Found 1-bit 4-to-1 multiplexer for signal <LED0> created at line 38.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Top> synthesized.

Synthesizing Unit <Filter>.
    Related source file is "C:\Users\vladi\Desktop\PR2_Safr\Filter.v".
        CNTR_WIDTH = 4'b0100
    Found 1-bit register for signal <BTN_D>.
    Found 1-bit register for signal <BTN_S1>.
    Found 1-bit register for signal <BTN_S2>.
    Found 1-bit register for signal <BTN_CEO>.
    Found 4-bit register for signal <FLTR_CNT>.
    Found 4-bit adder for signal <FLTR_CNT[3]_GND_2_o_add_1_OUT> created at line 20.
    Found 1-bit comparator equal for signal <BTN_S1_BTN_S2_equal_1_o> created at line 17
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Filter> synthesized.

Synthesizing Unit <EL_Decoder>.
    Related source file is "C:\Users\vladi\Desktop\PR2_Safr\EL_Decoder.v".
    Found 16x4-bit Read Only RAM for signal <Y>
    Summary:
	inferred   1 RAM(s).
Unit <EL_Decoder> synthesized.

Synthesizing Unit <Dysplay>.
    Related source file is "C:\Users\vladi\Desktop\PR2_Safr\Dysplay.v".
    Found 2-bit register for signal <NUM>.
    Found 3-bit register for signal <AN>.
    Found 4-bit register for signal <ToDysplay>.
    Found finite state machine <FSM_0> for signal <NUM>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 3                                              |
    | Inputs             | 0                                              |
    | Outputs            | 5                                              |
    | Clock              | CEO (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Dysplay> synthesized.

Synthesizing Unit <Divider>.
    Related source file is "C:\Users\vladi\Desktop\PR2_Safr\Divider.v".
        N = 10'b0001100100
    Found 10-bit register for signal <STATE>.
    Found 10-bit adder for signal <STATE[9]_GND_5_o_add_0_OUT> created at line 17.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Divider> synthesized.

Synthesizing Unit <SEG_Decoder>.
    Related source file is "C:\Users\vladi\Desktop\PR2_Safr\SEG_Decoder.v".
    Found 16x7-bit Read Only RAM for signal <SEG>
    Summary:
	inferred   1 RAM(s).
Unit <SEG_Decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit single-port Read Only RAM                    : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 2-bit adder                                           : 1
 4-bit adder                                           : 2
# Registers                                            : 10
 1-bit register                                        : 4
 10-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 3
# Comparators                                          : 1
 1-bit comparator equal                                : 1
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Divider>.
The following registers are absorbed into counter <STATE>: 1 register on signal <STATE>.
Unit <Divider> synthesized (advanced).

Synthesizing (advanced) Unit <EL_Decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Y> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <NOM>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Y>             |          |
    -----------------------------------------------------------------------
Unit <EL_Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <Filter>.
The following registers are absorbed into counter <FLTR_CNT>: 1 register on signal <FLTR_CNT>.
Unit <Filter> synthesized (advanced).

Synthesizing (advanced) Unit <SEG_Decoder>.
INFO:Xst:3231 - The small RAM <Mram_SEG> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <NUM>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SEG>           |          |
    -----------------------------------------------------------------------
Unit <SEG_Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <Top>.
The following registers are absorbed into counter <BIT>: 1 register on signal <BIT>.
The following registers are absorbed into counter <NOM>: 1 register on signal <NOM>.
Unit <Top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit single-port distributed Read Only RAM        : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 4
 10-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 2
# Registers                                            : 11
 Flip-Flops                                            : 11
# Comparators                                          : 1
 1-bit comparator equal                                : 1
# Multiplexers                                         : 3
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <CL3/FSM_0> on signal <NUM[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 10    | 100
-------------------

Optimizing unit <Top> ...

Optimizing unit <Filter> ...

Optimizing unit <Dysplay> ...
WARNING:Xst:1710 - FF/Latch <CL3/CL1/STATE_9> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CL3/CL1/STATE_8> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CL3/CL1/STATE_7> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 58
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 3
#      LUT2                        : 3
#      LUT3                        : 5
#      LUT4                        : 13
#      LUT5                        : 7
#      LUT6                        : 8
#      MUXCY                       : 6
#      XORCY                       : 7
# FlipFlops/Latches                : 31
#      FDC                         : 17
#      FDCE                        : 6
#      FDE                         : 7
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              31  out of  126800     0%  
 Number of Slice LUTs:                   44  out of  63400     0%  
    Number used as Logic:                44  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     46
   Number with an unused Flip Flop:      15  out of     46    32%  
   Number with an unused LUT:             2  out of     46     4%  
   Number of fully used LUT-FF pairs:    29  out of     46    63%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    210     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
CLK                                | BUFGP                    | 21    |
CL3/CEO(CL3/CL1/out1:O)            | NONE(*)(CL3/NUM_FSM_FFd3)| 10    |
-----------------------------------+--------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.236ns (Maximum Frequency: 447.167MHz)
   Minimum input arrival time before clock: 1.117ns
   Maximum output required time after clock: 1.979ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.236ns (frequency: 447.167MHz)
  Total number of paths / destination ports: 230 / 26
-------------------------------------------------------------------------
Delay:               2.236ns (Levels of Logic = 9)
  Source:            CL3/CL1/STATE_2 (FF)
  Destination:       CL3/CL1/STATE_6 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: CL3/CL1/STATE_2 to CL3/CL1/STATE_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.361   0.521  CL3/CL1/STATE_2 (CL3/CL1/STATE_2)
     LUT3:I0->O            5   0.097   0.314  CL3/CL1/GND_5_o_GND_5_o_equal_2_o<9>11 (CL3/CL1/GND_5_o_GND_5_o_equal_2_o<9>1)
     LUT5:I4->O            1   0.097   0.000  CL3/CL1/Mcount_STATE_lut<0> (CL3/CL1/Mcount_STATE_lut<0>)
     MUXCY:S->O            1   0.353   0.000  CL3/CL1/Mcount_STATE_cy<0> (CL3/CL1/Mcount_STATE_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  CL3/CL1/Mcount_STATE_cy<1> (CL3/CL1/Mcount_STATE_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  CL3/CL1/Mcount_STATE_cy<2> (CL3/CL1/Mcount_STATE_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  CL3/CL1/Mcount_STATE_cy<3> (CL3/CL1/Mcount_STATE_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  CL3/CL1/Mcount_STATE_cy<4> (CL3/CL1/Mcount_STATE_cy<4>)
     MUXCY:CI->O           0   0.023   0.000  CL3/CL1/Mcount_STATE_cy<5> (CL3/CL1/Mcount_STATE_cy<5>)
     XORCY:CI->O           1   0.370   0.000  CL3/CL1/Mcount_STATE_xor<6> (CL3/CL1/Mcount_STATE6)
     FDC:D                     0.008          CL3/CL1/STATE_6
    ----------------------------------------
    Total                      2.236ns (1.401ns logic, 0.835ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CL3/CEO'
  Clock period: 1.268ns (frequency: 788.892MHz)
  Total number of paths / destination ports: 30 / 17
-------------------------------------------------------------------------
Delay:               1.268ns (Levels of Logic = 1)
  Source:            CL3/NUM_FSM_FFd1 (FF)
  Destination:       CL3/ToDysplay_3 (FF)
  Source Clock:      CL3/CEO rising
  Destination Clock: CL3/CEO rising

  Data Path: CL3/NUM_FSM_FFd1 to CL3/ToDysplay_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.361   0.407  CL3/NUM_FSM_FFd1 (CL3/NUM_FSM_FFd1)
     LUT3:I1->O            7   0.097   0.307  CL3/_n0031_inv1 (CL3/_n0031_inv)
     FDE:CE                    0.095          CL3/AN_0
    ----------------------------------------
    Total                      1.268ns (0.553ns logic, 0.715ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              0.735ns (Levels of Logic = 1)
  Source:            BTNR (PAD)
  Destination:       NOM_0 (FF)
  Destination Clock: CLK rising

  Data Path: BTNR to NOM_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   0.001   0.385  BTNR_IBUF (BTNR_IBUF)
     FDCE:CLR                  0.349          NOM_0
    ----------------------------------------
    Total                      0.735ns (0.350ns logic, 0.385ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CL3/CEO'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              1.117ns (Levels of Logic = 2)
  Source:            BTNR (PAD)
  Destination:       CL3/ToDysplay_3 (FF)
  Destination Clock: CL3/CEO rising

  Data Path: BTNR to CL3/ToDysplay_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   0.001   0.617  BTNR_IBUF (BTNR_IBUF)
     LUT3:I0->O            7   0.097   0.307  CL3/_n0031_inv1 (CL3/_n0031_inv)
     FDE:CE                    0.095          CL3/AN_0
    ----------------------------------------
    Total                      1.117ns (0.193ns logic, 0.924ns route)
                                       (17.3% logic, 82.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CL3/CEO'
  Total number of paths / destination ports: 31 / 10
-------------------------------------------------------------------------
Offset:              1.322ns (Levels of Logic = 2)
  Source:            CL3/ToDysplay_0 (FF)
  Destination:       SEG<6> (PAD)
  Source Clock:      CL3/CEO rising

  Data Path: CL3/ToDysplay_0 to SEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.361   0.584  CL3/ToDysplay_0 (CL3/ToDysplay_0)
     LUT4:I0->O            1   0.097   0.279  CL3/CL2/Mram_SEG111 (SEG_1_OBUF)
     OBUF:I->O                 0.000          SEG_1_OBUF (SEG<1>)
    ----------------------------------------
    Total                      1.322ns (0.458ns logic, 0.864ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 18 / 1
-------------------------------------------------------------------------
Offset:              1.979ns (Levels of Logic = 3)
  Source:            NOM_3 (FF)
  Destination:       LED0 (PAD)
  Source Clock:      CLK rising

  Data Path: NOM_3 to LED0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.361   0.584  NOM_3 (NOM_3)
     LUT4:I0->O            2   0.097   0.561  CL2/Mram_Y111 (CL2/Mram_Y1)
     LUT6:I2->O            1   0.097   0.279  Mmux_LED011 (LED0_OBUF)
     OBUF:I->O                 0.000          LED0_OBUF (LED0)
    ----------------------------------------
    Total                      1.979ns (0.555ns logic, 1.424ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CL3/CEO
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CL3/CEO        |    1.268|         |         |         |
CLK            |    1.712|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.236|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.51 secs
 
--> 

Total memory usage is 409688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    3 (   0 filtered)

