# Generated by Yosys 0.38 (git sha1 4ccebd097, gcc 11.2.1 -fPIC -Os)
autoidx 1038
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10"
module \BOOT_CLOCK
  parameter \PERIOD 25
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:12.14-12.15"
  wire output 1 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10"
module \BRAM2x18_SDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 2
  parameter \CFG_ENABLE_D 2
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:563.27-563.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:564.28-564.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:565.11-565.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:567.27-567.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:570.30-570.34"
  wire width 2 input 7 \B1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:568.27-568.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:569.11-569.15"
  wire input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:572.27-572.33"
  wire width 11 input 8 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:573.28-573.34"
  wire width 18 output 9 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:574.11-574.15"
  wire input 10 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:560.11-560.15"
  wire input 11 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:561.11-561.15"
  wire input 12 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:576.27-576.33"
  wire width 11 input 13 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:579.30-579.34"
  wire width 2 input 16 \D1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:577.27-577.33"
  wire width 18 input 14 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:578.11-578.15"
  wire input 15 \D1EN
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10"
module \BRAM2x18_TDP
  parameter \CFG_ABITS 11
  parameter \CFG_DBITS 18
  parameter \CFG_ENABLE_B 2
  parameter \CFG_ENABLE_D 2
  parameter \CFG_ENABLE_F 2
  parameter \CFG_ENABLE_H 2
  parameter \CLKPOL2 1
  parameter \CLKPOL3 1
  parameter \INIT0 18432'x
  parameter \INIT1 18432'x
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:137.27-137.33"
  wire width 11 input 1 \A1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:138.28-138.34"
  wire width 18 output 2 \A1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:139.11-139.15"
  wire input 3 \A1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:141.27-141.33"
  wire width 11 input 4 \B1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:144.30-144.34"
  wire width 2 input 7 \B1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:142.27-142.33"
  wire width 18 input 5 \B1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:143.11-143.15"
  wire input 6 \B1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:146.27-146.33"
  wire width 11 input 8 \C1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:147.28-147.34"
  wire width 18 output 9 \C1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:148.11-148.15"
  wire input 10 \C1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:132.11-132.15"
  wire input 11 \CLK1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:133.11-133.15"
  wire input 12 \CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:134.11-134.15"
  wire input 13 \CLK3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:135.11-135.15"
  wire input 14 \CLK4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:150.27-150.33"
  wire width 11 input 15 \D1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:153.30-153.34"
  wire width 2 input 18 \D1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:151.27-151.33"
  wire width 18 input 16 \D1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:152.11-152.15"
  wire input 17 \D1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:155.27-155.33"
  wire width 11 input 19 \E1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:156.28-156.34"
  wire width 18 output 20 \E1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:157.11-157.15"
  wire input 21 \E1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:159.27-159.33"
  wire width 11 input 22 \F1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:162.30-162.34"
  wire width 2 input 25 \F1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:160.27-160.33"
  wire width 18 input 23 \F1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:161.11-161.15"
  wire input 24 \F1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:164.27-164.33"
  wire width 11 input 26 \G1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:165.28-165.34"
  wire width 18 output 27 \G1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:166.11-166.15"
  wire input 28 \G1EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:168.27-168.33"
  wire width 11 input 29 \H1ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:171.30-171.34"
  wire width 2 input 32 \H1BE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:169.27-169.33"
  wire width 18 input 30 \H1DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:170.11-170.15"
  wire input 31 \H1EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10"
module \CARRY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:27.15-27.18"
  wire input 3 \CIN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:29.16-29.20"
  wire output 5 \COUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:26.15-26.16"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:28.16-28.17"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:25.15-25.16"
  wire input 1 \P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10"
module \CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:42.15-42.16"
  wire input 1 \I
  attribute \clkbuf_driver 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:44.16-44.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10"
module \DFFNRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:61.15-61.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:57.15-57.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:59.15-59.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:62.14-62.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:58.15-58.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10"
module \DFFRE
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:79.15-79.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:75.15-75.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:77.15-77.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:80.14-80.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:76.15-76.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10"
module \DSP19X2
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF1_0 10'0000000000
  parameter \COEFF1_1 10'0000000000
  parameter \COEFF1_2 10'0000000000
  parameter \COEFF1_3 10'0000000000
  parameter \COEFF2_0 10'0000000000
  parameter \COEFF2_1 10'0000000000
  parameter \COEFF2_2 10'0000000000
  parameter \COEFF2_3 10'0000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:105.21-105.23"
  wire width 10 input 1 \A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:109.21-109.23"
  wire width 10 input 5 \A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:116.21-116.28"
  wire width 5 input 11 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:106.21-106.23"
  wire width 9 input 2 \B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:110.21-110.23"
  wire width 9 input 6 \B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:114.15-114.18"
  wire input 9 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:108.22-108.28"
  wire width 9 output 4 \DLY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:112.22-112.28"
  wire width 9 output 8 \DLY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:117.21-117.29"
  wire width 3 input 12 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:118.15-118.23"
  wire input 13 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:115.15-115.20"
  wire input 10 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:123.15-123.20"
  wire input 18 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:121.15-121.23"
  wire input 16 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:122.21-122.32"
  wire width 5 input 17 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:124.15-124.23"
  wire input 19 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:119.15-119.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:120.15-120.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:107.23-107.25"
  wire width 19 output 3 \Z1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:111.23-111.25"
  wire width 19 output 7 \Z2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10"
module \DSP38
  parameter \DSP_MODE "MULTIPLY_ACCUMULATE"
  parameter \COEFF_0 20'00000000000000000000
  parameter \COEFF_1 20'00000000000000000000
  parameter \COEFF_2 20'00000000000000000000
  parameter \COEFF_3 20'00000000000000000000
  parameter \OUTPUT_REG_EN "TRUE"
  parameter \INPUT_REG_EN "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:145.22-145.23"
  wire width 20 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:147.21-147.28"
  wire width 6 input 3 \ACC_FIR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:146.22-146.23"
  wire width 18 input 2 \B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:151.15-151.18"
  wire input 6 \CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:149.21-149.26"
  wire width 18 output 5 \DLY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:153.21-153.29"
  wire width 3 input 8 \FEEDBACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:154.15-154.23"
  wire input 9 \LOAD_ACC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:152.15-152.20"
  wire input 7 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:157.15-157.20"
  wire input 12 \ROUND
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:155.15-155.23"
  wire input 10 \SATURATE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:156.21-156.32"
  wire width 6 input 11 \SHIFT_RIGHT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:158.15-158.23"
  wire input 13 \SUBTRACT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:159.15-159.25"
  wire input 14 \UNSIGNED_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:160.15-160.25"
  wire input 15 \UNSIGNED_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:148.23-148.24"
  wire width 38 output 4 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-176.10"
module \FCLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:173.15-173.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:174.16-174.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:186.1-233.10"
module \FIFO18KX2
  parameter \DATA_WRITE_WIDTH1 18
  parameter \DATA_READ_WIDTH1 18
  parameter \FIFO_TYPE1 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH1 11'00000000100
  parameter \PROG_FULL_THRESH1 11'11111111010
  parameter \DATA_WRITE_WIDTH2 18
  parameter \DATA_READ_WIDTH2 18
  parameter \FIFO_TYPE2 "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH2 11'00000000100
  parameter \PROG_FULL_THRESH2 11'11111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:209.14-209.27"
  wire output 10 \ALMOST_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:226.14-226.27"
  wire output 25 \ALMOST_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:210.14-210.26"
  wire output 11 \ALMOST_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:227.14-227.26"
  wire output 26 \ALMOST_FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:207.14-207.20"
  wire output 8 \EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:224.14-224.20"
  wire output 23 \EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:208.14-208.19"
  wire output 9 \FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:225.14-225.19"
  wire output 24 \FULL2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:213.14-213.23"
  wire output 14 \OVERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:230.14-230.23"
  wire output 29 \OVERFLOW2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:211.14-211.25"
  wire output 12 \PROG_EMPTY1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:228.14-228.25"
  wire output 27 \PROG_EMPTY2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:212.14-212.24"
  wire output 13 \PROG_FULL1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.14-229.24"
  wire output 28 \PROG_FULL2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:202.15-202.22"
  wire input 3 \RD_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:219.15-219.22"
  wire input 18 \RD_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:206.39-206.47"
  wire width 18 output 7 \RD_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:223.39-223.47"
  wire width 18 output 22 \RD_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:204.15-204.21"
  wire input 5 \RD_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:221.15-221.21"
  wire input 20 \RD_EN2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:198.15-198.21"
  wire input 1 \RESET1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:215.15-215.21"
  wire input 16 \RESET2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:214.14-214.24"
  wire output 15 \UNDERFLOW1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:231.14-231.24"
  wire output 30 \UNDERFLOW2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:200.15-200.22"
  wire input 2 \WR_CLK1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:217.15-217.22"
  wire input 17 \WR_CLK2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:205.39-205.47"
  wire width 18 input 6 \WR_DATA1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:222.39-222.47"
  wire width 18 input 21 \WR_DATA2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:203.15-203.21"
  wire input 4 \WR_EN1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:220.15-220.21"
  wire input 19 \WR_EN2
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:243.1-268.10"
module \FIFO36K
  parameter \DATA_WRITE_WIDTH 36
  parameter \DATA_READ_WIDTH 36
  parameter \FIFO_TYPE "SYNCHRONOUS"
  parameter \PROG_EMPTY_THRESH 12'000000000100
  parameter \PROG_FULL_THRESH 12'111111111010
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:261.14-261.26"
  wire output 10 \ALMOST_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:262.14-262.25"
  wire output 11 \ALMOST_FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:259.14-259.19"
  wire output 8 \EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:260.14-260.18"
  wire output 9 \FULL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:265.14-265.22"
  wire output 14 \OVERFLOW
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:263.14-263.24"
  wire output 12 \PROG_EMPTY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.14-264.23"
  wire output 13 \PROG_FULL
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:254.15-254.21"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:258.38-258.45"
  wire width 36 output 7 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:256.15-256.20"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:250.15-250.20"
  wire input 1 \RESET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:266.14-266.23"
  wire output 15 \UNDERFLOW
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:252.15-252.21"
  wire input 2 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:257.38-257.45"
  wire width 36 input 6 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:255.15-255.20"
  wire input 4 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:300.1-311.10"
module \I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:308.15-308.17"
  wire input 2 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:307.15-307.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:309.16-309.17"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:278.1-290.10"
module \I_BUF_DS
  parameter \WEAK_KEEPER "NONE"
  parameter \IOSTANDARD "DEFAULT"
  parameter \DIFFERENTIAL_TERMINATION "TRUE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:287.15-287.17"
  wire input 3 \EN
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:286.15-286.18"
  wire input 2 \I_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:284.15-284.18"
  wire input 1 \I_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:288.14-288.15"
  wire output 4 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:321.1-329.10"
module \I_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:326.15-326.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:322.15-322.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:324.15-324.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:327.20-327.21"
  wire width 2 output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:323.15-323.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:339.1-351.10"
module \I_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:348.15-348.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:344.15-344.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:345.15-345.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:343.15-343.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:346.22-346.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:342.15-342.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:349.16-349.17"
  wire output 7 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:361.1-365.10"
module \I_FAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:362.15-362.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:363.16-363.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:375.1-394.10"
module \I_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  parameter \DPA_MODE "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:382.15-382.26"
  wire input 3 \BITSLIP_ADJ
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:385.15-385.21"
  wire input 5 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:386.16-386.23"
  wire output 6 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:380.15-380.16"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:388.16-388.26"
  wire output 8 \DATA_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:390.16-390.25"
  wire output 10 \DPA_ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:389.16-389.24"
  wire output 9 \DPA_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:383.15-383.17"
  wire input 4 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:392.15-392.22"
  wire input 12 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:391.15-391.23"
  wire input 11 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:387.28-387.29"
  wire width 4 output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:381.15-381.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1050.1-1055.10"
module \LATCH
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1051.9-1051.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1052.9-1052.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1053.10-1053.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1063.1-1068.10"
module \LATCHN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1064.9-1064.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1065.9-1065.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1066.10-1066.11"
  wire output 3 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1106.1-1112.10"
module \LATCHNR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1107.9-1107.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1108.9-1108.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1109.10-1109.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1110.9-1110.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1121.1-1127.10"
module \LATCHNS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1122.9-1122.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1123.9-1123.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1124.10-1124.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1125.9-1125.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:265.1-285.10"
module \LATCHNSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:266.9-266.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:267.9-267.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:268.9-268.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:269.10-269.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:270.9-270.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:271.9-271.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1077.1-1083.10"
module \LATCHR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1078.9-1078.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1079.9-1079.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1080.10-1080.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1081.9-1081.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1091.1-1097.10"
module \LATCHS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1092.9-1092.10"
  wire input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1093.9-1093.10"
  wire input 2 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1094.10-1094.11"
  wire output 4 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1095.9-1095.10"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:223.1-243.10"
module \LATCHSRE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:224.9-224.10"
  wire input 4 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:225.9-225.10"
  wire input 6 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:226.9-226.10"
  wire input 5 \G
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:227.10-227.11"
  wire output 1 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:228.9-228.10"
  wire input 3 \R
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:229.9-229.10"
  wire input 2 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:404.1-410.10"
module \LUT1
  parameter \INIT_VALUE 2'00
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:407.15-407.16"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:408.16-408.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:420.1-426.10"
module \LUT2
  parameter \INIT_VALUE 4'0000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:423.21-423.22"
  wire width 2 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:424.16-424.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:436.1-442.10"
module \LUT3
  parameter \INIT_VALUE 8'00000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:439.21-439.22"
  wire width 3 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:440.16-440.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:452.1-458.10"
module \LUT4
  parameter \INIT_VALUE 16'0000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:455.21-455.22"
  wire width 4 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:456.16-456.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:468.1-474.10"
module \LUT5
  parameter \INIT_VALUE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:471.21-471.22"
  wire width 5 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:472.16-472.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:484.1-490.10"
module \LUT6
  parameter \INIT_VALUE 64'0000000000000000000000000000000000000000000000000000000000000000
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:487.21-487.22"
  wire width 6 input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:488.16-488.17"
  wire output 2 \Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:571.1-584.10"
module \O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:580.15-580.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:582.16-582.17"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:548.1-561.10"
module \O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:556.15-556.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:559.16-559.17"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:557.15-557.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:524.1-538.10"
module \O_BUFT_DS
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:531.15-531.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:536.16-536.19"
  wire output 4 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.16-534.19"
  wire output 3 \O_P
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:532.15-532.16"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:500.1-514.10"
module \O_BUF_DS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:508.15-508.16"
  wire input 1 \I
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:512.16-512.19"
  wire output 3 \O_N
  attribute \iopad_external_pin 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:510.16-510.19"
  wire output 2 \O_P
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:594.1-602.10"
module \O_DDR
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:599.15-599.16"
  wire input 4 \C
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:595.21-595.22"
  wire width 2 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:597.15-597.16"
  wire input 3 \E
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:600.14-600.15"
  wire output 5 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:596.15-596.16"
  wire input 2 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:612.1-624.10"
module \O_DELAY
  parameter \DELAY 0
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:621.15-621.21"
  wire input 6 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:617.15-617.22"
  wire input 3 \DLY_ADJ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:618.15-618.25"
  wire input 4 \DLY_INCDEC
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:616.15-616.23"
  wire input 2 \DLY_LOAD
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:619.22-619.35"
  wire width 6 output 5 \DLY_TAP_VALUE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:615.15-615.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:622.16-622.17"
  wire output 7 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:634.1-638.10"
module \O_FAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:635.15-635.16"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:636.16-636.17"
  wire output 2 \O
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:667.1-684.10"
module \O_SERDES
  parameter \DATA_RATE "SDR"
  parameter \WIDTH 4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:679.15-679.35"
  wire input 8 \CHANNEL_BOND_SYNC_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:680.16-680.37"
  wire output 9 \CHANNEL_BOND_SYNC_OUT
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:675.15-675.21"
  wire input 4 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:671.27-671.28"
  wire width 4 input 1 \D
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:673.15-673.25"
  wire input 3 \DATA_VALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:676.15-676.20"
  wire input 5 \OE_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:677.16-677.22"
  wire output 6 \OE_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:682.15-682.22"
  wire input 11 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:681.15-681.23"
  wire input 10 \PLL_LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:678.16-678.17"
  wire output 7 \Q
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:672.15-672.18"
  wire input 2 \RST
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:648.1-657.10"
module \O_SERDES_CLK
  parameter \DATA_RATE "SDR"
  parameter \CLOCK_PHASE 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:652.15-652.21"
  wire input 1 \CLK_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:653.14-653.24"
  wire output 2 \OUTPUT_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:655.15-655.22"
  wire input 4 \PLL_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:654.15-654.23"
  wire input 3 \PLL_LOCK
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:694.1-712.10"
module \PLL
  parameter \DEV_FAMILY "VIRGO"
  parameter \DIVIDE_CLK_IN_BY_2 "FALSE"
  parameter \PLL_MULT 16
  parameter \PLL_DIV 1
  parameter \PLL_MULT_FRAC 0
  parameter \PLL_POST_DIV 17
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:704.15-704.21"
  wire input 2 \CLK_IN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:705.16-705.23"
  wire output 3 \CLK_OUT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:706.16-706.28"
  wire output 4 \CLK_OUT_DIV2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:707.16-707.28"
  wire output 5 \CLK_OUT_DIV3
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:708.16-708.28"
  wire output 6 \CLK_OUT_DIV4
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:709.16-709.24"
  wire output 7 \FAST_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:710.16-710.20"
  wire output 8 \LOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:702.15-702.21"
  wire input 1 \PLL_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:89.1-111.10"
module \RS_DSP3
  parameter \MODE_BITS 93'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \DSP_CLK ""
  parameter \DSP_RST ""
  parameter \DSP_RST_POL ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:90.24-90.25"
  wire width 20 input 1 \a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:92.24-92.31"
  wire width 6 input 3 \acc_fir
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:91.24-91.25"
  wire width 18 input 2 \b
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:97.23-97.26"
  wire input 6 \clk
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:94.24-94.29"
  wire width 18 output 5 \dly_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:100.23-100.31"
  wire width 3 input 8 \feedback
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:101.23-101.31"
  wire input 9 \load_acc
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:98.23-98.28"
  wire input 7 \reset
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:104.23-104.31"
  wire input 12 \subtract
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:102.23-102.33"
  wire input 10 \unsigned_a
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:103.23-103.33"
  wire input 11 \unsigned_b
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:93.24-93.25"
  wire width 38 output 4 \z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:722.1-736.10"
module \SOC_FPGA_INTF_AHB_M
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:724.22-724.27"
  wire width 32 input 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:725.21-725.27"
  wire width 3 input 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:734.15-734.19"
  wire input 12 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:726.21-726.26"
  wire width 4 input 4 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:731.23-731.29"
  wire width 32 output 9 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:732.16-732.22"
  wire output 10 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:723.15-723.24"
  wire input 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:733.16-733.21"
  wire output 11 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:727.21-727.26"
  wire width 3 input 5 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:728.21-728.27"
  wire width 3 input 6 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:729.22-729.28"
  wire width 32 input 7 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:730.15-730.22"
  wire input 8 \HWWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:746.1-763.10"
module \SOC_FPGA_INTF_AHB_S
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:748.23-748.28"
  wire width 32 output 2 \HADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:749.22-749.28"
  wire width 3 output 3 \HBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:761.15-761.19"
  wire input 15 \HCLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:750.16-750.25"
  wire output 4 \HMASTLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:752.22-752.27"
  wire width 4 output 6 \HPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:753.22-753.28"
  wire width 32 input 7 \HRDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:751.15-751.21"
  wire input 5 \HREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:747.16-747.25"
  wire output 1 \HRESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:754.15-754.20"
  wire input 8 \HRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:755.16-755.20"
  wire output 9 \HSEL
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:756.22-756.27"
  wire width 3 output 10 \HSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:757.22-757.28"
  wire width 2 output 11 \HTRANS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:758.22-758.26"
  wire width 4 output 12 \HWBE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:759.23-759.29"
  wire width 32 output 13 \HWDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:760.16-760.22"
  wire output 14 \HWRITE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:773.1-812.10"
module \SOC_FPGA_INTF_AXI_M0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:809.15-809.22"
  wire input 36 \M0_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:774.22-774.31"
  wire width 32 input 1 \M0_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:775.21-775.31"
  wire width 2 input 2 \M0_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:776.21-776.31"
  wire width 4 input 3 \M0_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:810.16-810.28"
  wire output 37 \M0_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:777.21-777.28"
  wire width 4 input 4 \M0_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:778.21-778.29"
  wire width 3 input 5 \M0_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:779.15-779.24"
  wire input 6 \M0_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:780.21-780.30"
  wire width 3 input 7 \M0_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:781.16-781.26"
  wire output 8 \M0_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:782.21-782.30"
  wire width 3 input 9 \M0_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:783.15-783.25"
  wire input 10 \M0_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:784.22-784.31"
  wire width 32 input 11 \M0_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:785.21-785.31"
  wire width 2 input 12 \M0_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:786.21-786.31"
  wire width 4 input 13 \M0_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:787.21-787.28"
  wire width 4 input 14 \M0_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:788.21-788.29"
  wire width 3 input 15 \M0_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:789.15-789.24"
  wire input 16 \M0_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:790.21-790.30"
  wire width 3 input 17 \M0_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:791.16-791.26"
  wire output 18 \M0_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:792.21-792.30"
  wire width 3 input 19 \M0_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:793.15-793.25"
  wire input 20 \M0_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:794.22-794.28"
  wire width 4 output 21 \M0_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:795.15-795.24"
  wire input 22 \M0_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:796.22-796.30"
  wire width 2 output 23 \M0_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:797.16-797.25"
  wire output 24 \M0_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:798.23-798.31"
  wire width 64 output 25 \M0_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:799.22-799.28"
  wire width 4 output 26 \M0_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:800.16-800.24"
  wire output 27 \M0_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:801.15-801.24"
  wire input 28 \M0_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:802.22-802.30"
  wire width 2 output 29 \M0_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:803.16-803.25"
  wire output 30 \M0_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:804.22-804.30"
  wire width 64 input 31 \M0_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:805.15-805.23"
  wire input 32 \M0_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:806.16-806.25"
  wire output 33 \M0_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:807.21-807.29"
  wire width 8 input 34 \M0_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:808.15-808.24"
  wire input 35 \M0_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:822.1-861.10"
module \SOC_FPGA_INTF_AXI_M1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:858.15-858.22"
  wire input 36 \M1_ACLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:823.22-823.31"
  wire width 32 input 1 \M1_ARADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:824.21-824.31"
  wire width 2 input 2 \M1_ARBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:825.21-825.31"
  wire width 4 input 3 \M1_ARCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:859.16-859.28"
  wire output 37 \M1_ARESETN_I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:826.21-826.28"
  wire width 4 input 4 \M1_ARID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:827.21-827.29"
  wire width 3 input 5 \M1_ARLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:828.15-828.24"
  wire input 6 \M1_ARLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.21-829.30"
  wire width 3 input 7 \M1_ARPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:830.16-830.26"
  wire output 8 \M1_ARREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:831.21-831.30"
  wire width 3 input 9 \M1_ARSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:832.15-832.25"
  wire input 10 \M1_ARVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:833.22-833.31"
  wire width 32 input 11 \M1_AWADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:834.21-834.31"
  wire width 2 input 12 \M1_AWBURST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:835.21-835.31"
  wire width 4 input 13 \M1_AWCACHE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:836.21-836.28"
  wire width 4 input 14 \M1_AWID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:837.21-837.29"
  wire width 3 input 15 \M1_AWLEN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:838.15-838.24"
  wire input 16 \M1_AWLOCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:839.21-839.30"
  wire width 3 input 17 \M1_AWPROT
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:840.16-840.26"
  wire output 18 \M1_AWREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:841.21-841.30"
  wire width 3 input 19 \M1_AWSIZE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:842.15-842.25"
  wire input 20 \M1_AWVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:843.22-843.28"
  wire width 4 output 21 \M1_BID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:844.15-844.24"
  wire input 22 \M1_BREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845.22-845.30"
  wire width 2 output 23 \M1_BRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:846.16-846.25"
  wire output 24 \M1_BVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:847.23-847.31"
  wire width 64 output 25 \M1_RDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:848.22-848.28"
  wire width 4 output 26 \M1_RID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:849.16-849.24"
  wire output 27 \M1_RLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:850.15-850.24"
  wire input 28 \M1_RREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:851.22-851.30"
  wire width 2 output 29 \M1_RRESP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:852.16-852.25"
  wire output 30 \M1_RVALID
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:853.22-853.30"
  wire width 64 input 31 \M1_WDATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:854.15-854.23"
  wire input 32 \M1_WLAST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:855.16-855.25"
  wire output 33 \M1_WREADY
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:856.21-856.29"
  wire width 8 input 34 \M1_WSTRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:857.15-857.24"
  wire input 35 \M1_WVALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:871.1-877.10"
module \SOC_FPGA_INTF_DMA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:873.22-873.29"
  wire width 4 output 2 \DMA_ACK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:874.15-874.22"
  wire input 3 \DMA_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:872.21-872.28"
  wire width 4 input 1 \DMA_REQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:875.15-875.24"
  wire input 4 \DMA_RST_N
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:887.1-893.10"
module \SOC_FPGA_INTF_IRQ
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:890.15-890.22"
  wire input 3 \IRQ_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:891.15-891.24"
  wire input 4 \IRQ_RST_N
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:889.23-889.30"
  wire width 16 output 2 \IRQ_SET
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:888.22-888.29"
  wire width 16 input 1 \IRQ_SRC
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:903.1-911.10"
module \SOC_FPGA_INTF_JTAG
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:909.15-909.27"
  wire input 6 \BOOT_JTAG_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:904.15-904.28"
  wire input 1 \BOOT_JTAG_TCK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:905.14-905.27"
  wire output 2 \BOOT_JTAG_TDI
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:906.15-906.28"
  wire input 3 \BOOT_JTAG_TDO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:907.14-907.27"
  wire output 4 \BOOT_JTAG_TMS
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:908.14-908.29"
  wire output 5 \BOOT_JTAG_TRSTN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:921.1-929.10"
module \SOC_FPGA_TEMPERATURE
  parameter \INITIAL_TEMPERATURE 25
  parameter \TEMPERATURE_FILE ""
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:927.14-927.19"
  wire output 3 \ERROR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:925.20-925.31"
  wire width 8 output 1 \TEMPERATURE
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:926.14-926.19"
  wire output 2 \VALID
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:7.1-110.10"
module \TDP_BRAM18
  parameter \INITP_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INITP_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_00 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_01 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_02 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_03 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_04 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_05 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_06 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_07 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_08 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_09 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_0F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_10 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_11 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_12 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_13 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_14 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_15 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_16 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_17 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_18 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_19 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_1F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_20 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_21 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_22 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_23 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_24 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_25 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_26 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_27 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_28 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_29 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_2F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_30 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_31 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_32 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_33 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_34 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_35 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_36 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_37 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_38 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_39 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3A 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3B 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3C 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3D 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3E 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_3F 256'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \READ_WIDTH_A 0
  parameter \READ_WIDTH_B 0
  parameter \WRITE_WIDTH_A 0
  parameter \WRITE_WIDTH_B 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:14.23-14.28"
  wire width 14 input 5 \ADDRA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:15.23-15.28"
  wire width 14 input 6 \ADDRB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:22.22-22.33"
  wire width 2 input 13 \BYTEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:23.22-23.33"
  wire width 2 input 14 \BYTEENABLEB
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:9.16-9.22"
  wire input 1 \CLOCKA
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:11.16-11.22"
  wire input 2 \CLOCKB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:28.24-28.33"
  wire width 16 output 15 \READDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:30.23-30.33"
  wire width 2 output 17 \READDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:29.24-29.33"
  wire width 16 output 16 \READDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:31.23-31.33"
  wire width 2 output 18 \READDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:12.16-12.27"
  wire input 3 \READENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:13.16-13.27"
  wire input 4 \READENABLEB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:16.23-16.33"
  wire width 16 input 7 \WRITEDATAA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:18.22-18.33"
  wire width 2 input 9 \WRITEDATAAP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:17.23-17.33"
  wire width 16 input 8 \WRITEDATAB
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:19.22-19.33"
  wire width 2 input 10 \WRITEDATABP
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:20.16-20.28"
  wire input 11 \WRITEENABLEA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:21.16-21.28"
  wire input 12 \WRITEENABLEB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:939.1-994.10"
module \TDP_RAM18KX2
  parameter \INIT1 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT1_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A1 18
  parameter \WRITE_WIDTH_B1 18
  parameter \READ_WIDTH_A1 18
  parameter \READ_WIDTH_B1 18
  parameter \INIT2 16384'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT2_PARITY 2048'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A2 18
  parameter \WRITE_WIDTH_B2 18
  parameter \READ_WIDTH_A2 18
  parameter \READ_WIDTH_B2 18
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:963.22-963.29"
  wire width 14 input 9 \ADDR_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:983.22-983.29"
  wire width 14 input 27 \ADDR_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:964.22-964.29"
  wire width 14 input 10 \ADDR_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:984.22-984.29"
  wire width 14 input 28 \ADDR_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:961.21-961.26"
  wire width 2 input 7 \BE_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:981.21-981.26"
  wire width 2 input 25 \BE_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:962.21-962.26"
  wire width 2 input 8 \BE_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:982.21-982.26"
  wire width 2 input 26 \BE_B2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:958.15-958.21"
  wire input 5 \CLK_A1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:978.15-978.21"
  wire input 23 \CLK_A2
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:960.15-960.21"
  wire input 6 \CLK_B1
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:980.15-980.21"
  wire input 24 \CLK_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:969.21-969.29"
  wire width 16 output 15 \RDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:989.21-989.29"
  wire width 16 output 33 \RDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:971.21-971.29"
  wire width 16 output 17 \RDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:991.21-991.29"
  wire width 16 output 35 \RDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:955.15-955.21"
  wire input 3 \REN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:975.15-975.21"
  wire input 21 \REN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:956.15-956.21"
  wire input 4 \REN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:976.15-976.21"
  wire input 22 \REN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:970.20-970.30"
  wire width 2 output 16 \RPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:990.20-990.30"
  wire width 2 output 34 \RPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:972.20-972.30"
  wire width 2 output 18 \RPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:992.20-992.30"
  wire width 2 output 36 \RPARITY_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:965.22-965.30"
  wire width 16 input 11 \WDATA_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:985.22-985.30"
  wire width 16 input 29 \WDATA_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:967.22-967.30"
  wire width 16 input 13 \WDATA_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:987.22-987.30"
  wire width 16 input 31 \WDATA_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:953.15-953.21"
  wire input 1 \WEN_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:973.15-973.21"
  wire input 19 \WEN_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:954.15-954.21"
  wire input 2 \WEN_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:974.15-974.21"
  wire input 20 \WEN_B2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:966.21-966.31"
  wire width 2 input 12 \WPARITY_A1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:986.21-986.31"
  wire width 2 input 30 \WPARITY_A2
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:968.21-968.31"
  wire width 2 input 14 \WPARITY_B1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:988.21-988.31"
  wire width 2 input 32 \WPARITY_B2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1004.1-1033.10"
module \TDP_RAM36K
  parameter \INIT 32768'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \INIT_PARITY 4096'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  parameter \WRITE_WIDTH_A 36
  parameter \READ_WIDTH_A 36
  parameter \WRITE_WIDTH_B 36
  parameter \READ_WIDTH_B 36
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1022.22-1022.28"
  wire width 15 input 9 \ADDR_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1023.22-1023.28"
  wire width 15 input 10 \ADDR_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1020.21-1020.25"
  wire width 4 input 7 \BE_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1021.21-1021.25"
  wire width 4 input 8 \BE_B
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1017.15-1017.20"
  wire input 5 \CLK_A
  attribute \clkbuf_sink 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1019.15-1019.20"
  wire input 6 \CLK_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1028.21-1028.28"
  wire width 32 output 15 \RDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1030.21-1030.28"
  wire width 32 output 17 \RDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1014.15-1014.20"
  wire input 3 \REN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1015.15-1015.20"
  wire input 4 \REN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1029.20-1029.29"
  wire width 4 output 16 \RPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.20-1031.29"
  wire width 4 output 18 \RPARITY_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1024.22-1024.29"
  wire width 32 input 11 \WDATA_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1026.22-1026.29"
  wire width 32 input 13 \WDATA_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1012.15-1012.20"
  wire input 1 \WEN_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1013.15-1013.20"
  wire input 2 \WEN_B
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1025.21-1025.30"
  wire width 4 input 12 \WPARITY_A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1027.21-1027.30"
  wire width 4 input 14 \WPARITY_B
end
attribute \dynports 1
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10"
module \_$_mem_v2_asymmetric
  parameter \CFG_ABITS 10
  parameter \CFG_DBITS 36
  parameter \CFG_ENABLE_B 4
  parameter \READ_ADDR_WIDTH 11
  parameter \READ_DATA_WIDTH 16
  parameter \WRITE_ADDR_WIDTH 10
  parameter \WRITE_DATA_WIDTH 32
  parameter \ABITS 0
  parameter \MEMID 0
  parameter \INIT 36864'x
  parameter \OFFSET 0
  parameter \RD_ARST_VALUE 0
  parameter \RD_CE_OVER_SRST 0
  parameter \RD_CLK_ENABLE 0
  parameter \RD_CLK_POLARITY 0
  parameter \RD_COLLISION_X_MASK 0
  parameter \RD_PORTS 0
  parameter \RD_SRST_VALUE 0
  parameter \RD_TRANSPARENCY_MASK 0
  parameter \RD_WIDE_CONTINUATION 0
  parameter \SIZE 0
  parameter \WIDTH 0
  parameter \WR_CLK_ENABLE 0
  parameter \WR_CLK_POLARITY 0
  parameter \WR_PORTS 0
  parameter \WR_PRIORITY_MASK 0
  parameter \WR_WIDE_CONTINUATION 0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:998.27-998.34"
  wire width 10 input 1 \RD_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:995.11-995.18"
  wire input 2 \RD_ARST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:993.11-993.17"
  wire input 3 \RD_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:999.28-999.35"
  wire width 36 output 4 \RD_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1000.11-1000.16"
  wire input 5 \RD_EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:996.11-996.18"
  wire input 6 \RD_SRST
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1002.27-1002.34"
  wire width 10 input 7 \WR_ADDR
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:994.11-994.17"
  wire input 8 \WR_CLK
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1003.27-1003.34"
  wire width 36 input 9 \WR_DATA
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:1004.30-1004.35"
  wire width 4 input 10 \WR_EN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:11.1-16.10"
module \buff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:13.12-13.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:12.12-12.13"
  wire output 1 \Q
end
attribute \dynports 1
attribute \top 1
attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:62.1-156.10"
module \dragonball_wbmaster_top
  parameter \adr_hi 9
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
  wire $abc$359$li09_li09
  wire $abc$359$li10_li10
  wire $abc$359$li27_li27
  wire $abc$359$li28_li28
  wire $abc$359$li29_li29
  wire $clk_buf_$ibuf_clk
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_10
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_12
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_14
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_16
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_18
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_2
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_20
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_22
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_24
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_26
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_28
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_30
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_4
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_6
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153.21-153.31"
  wire $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_8
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:81.21-81.22"
  wire offset 1 $ibuf_a[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:81.21-81.22"
  wire offset 2 $ibuf_a[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:81.21-81.22"
  wire offset 3 $ibuf_a[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:81.21-81.22"
  wire offset 4 $ibuf_a[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:81.21-81.22"
  wire offset 5 $ibuf_a[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:81.21-81.22"
  wire offset 6 $ibuf_a[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:81.21-81.22"
  wire offset 7 $ibuf_a[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:81.21-81.22"
  wire offset 8 $ibuf_a[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:81.21-81.22"
  wire offset 9 $ibuf_a[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:99.21-99.26"
  wire $ibuf_ack_i
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:79.21-79.24"
  wire $ibuf_clk
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:82.21-82.25"
  wire $ibuf_cs_n
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire $ibuf_d[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire offset 10 $ibuf_d[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire offset 11 $ibuf_d[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire offset 12 $ibuf_d[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire offset 13 $ibuf_d[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire offset 14 $ibuf_d[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire offset 15 $ibuf_d[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire offset 1 $ibuf_d[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire offset 2 $ibuf_d[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire offset 3 $ibuf_d[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire offset 4 $ibuf_d[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire offset 5 $ibuf_d[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire offset 6 $ibuf_d[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire offset 7 $ibuf_d[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire offset 8 $ibuf_d[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire offset 9 $ibuf_d[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire $ibuf_dat_i[0]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire offset 10 $ibuf_dat_i[10]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire offset 11 $ibuf_dat_i[11]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire offset 12 $ibuf_dat_i[12]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire offset 13 $ibuf_dat_i[13]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire offset 14 $ibuf_dat_i[14]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire offset 15 $ibuf_dat_i[15]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire offset 1 $ibuf_dat_i[1]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire offset 2 $ibuf_dat_i[2]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire offset 3 $ibuf_dat_i[3]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire offset 4 $ibuf_dat_i[4]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire offset 5 $ibuf_dat_i[5]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire offset 6 $ibuf_dat_i[6]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire offset 7 $ibuf_dat_i[7]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire offset 8 $ibuf_dat_i[8]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire offset 9 $ibuf_dat_i[9]
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:100.21-100.26"
  wire $ibuf_err_i
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:84.21-84.26"
  wire $ibuf_lwe_n
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:85.21-85.25"
  wire $ibuf_oe_n
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:80.21-80.28"
  wire $ibuf_reset_n
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:84.28-84.33"
  wire $ibuf_uwe_n
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:94.21-94.26"
  wire offset 1 $obuf_adr_o[1]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:94.21-94.26"
  wire offset 2 $obuf_adr_o[2]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:94.21-94.26"
  wire offset 3 $obuf_adr_o[3]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:94.21-94.26"
  wire offset 4 $obuf_adr_o[4]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:94.21-94.26"
  wire offset 5 $obuf_adr_o[5]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:94.21-94.26"
  wire offset 6 $obuf_adr_o[6]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:94.21-94.26"
  wire offset 7 $obuf_adr_o[7]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:94.21-94.26"
  wire offset 8 $obuf_adr_o[8]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:94.21-94.26"
  wire offset 9 $obuf_adr_o[9]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:92.21-92.26"
  wire $obuf_cyc_o
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:86.21-86.28"
  wire $obuf_dtack_n
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:95.21-95.26"
  wire $obuf_sel_o[0]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:95.21-95.26"
  wire offset 1 $obuf_sel_o[1]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:96.21-96.25"
  wire $obuf_we_o
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:81.21-81.22"
  wire width 9 offset 1 input 3 \a
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:99.21-99.26"
  wire input 20 \ack_i
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:94.21-94.26"
  wire width 9 offset 1 output 15 \adr_o
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:87.21-87.25"
  wire output 10 \berr
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:79.21-79.24"
  wire input 1 \clk
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:90.21-90.26"
  wire output 11 \clk_o
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:82.21-82.25"
  wire input 4 \cs_n
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:92.21-92.26"
  wire output 13 \cyc_o
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:83.21-83.22"
  wire width 16 inout 5 \d
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:98.21-98.26"
  wire width 16 input 19 \dat_i
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:97.21-97.26"
  wire width 16 output 18 \dat_o
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:110.18-110.23"
  wire \dtack
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:86.21-86.28"
  wire output 9 \dtack_n
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:100.21-100.26"
  wire input 21 \err_i
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:84.21-84.26"
  wire input 6 \lwe_n
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:85.21-85.25"
  wire input 8 \oe_n
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:80.21-80.28"
  wire input 2 \reset_n
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:91.21-91.26"
  wire output 12 \rst_o
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24"
  wire \sdat_i[0]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24"
  wire offset 10 \sdat_i[10]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24"
  wire offset 11 \sdat_i[11]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24"
  wire offset 12 \sdat_i[12]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24"
  wire offset 13 \sdat_i[13]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24"
  wire offset 14 \sdat_i[14]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24"
  wire offset 15 \sdat_i[15]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24"
  wire offset 1 \sdat_i[1]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24"
  wire offset 2 \sdat_i[2]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24"
  wire offset 3 \sdat_i[3]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24"
  wire offset 4 \sdat_i[4]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24"
  wire offset 5 \sdat_i[5]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24"
  wire offset 6 \sdat_i[6]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24"
  wire offset 7 \sdat_i[7]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24"
  wire offset 8 \sdat_i[8]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:111.18-111.24"
  wire offset 9 \sdat_i[9]
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:95.21-95.26"
  wire width 2 output 16 \sel_o
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:93.21-93.26"
  wire output 14 \stb_o
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:84.28-84.33"
  wire input 7 \uwe_n
  attribute \keep 1
  attribute \src "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:96.21-96.25"
  wire output 17 \we_o
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_360
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_a[1]
    connect \E 1'1
    connect \Q $obuf_adr_o[1]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_361
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_a[2]
    connect \E 1'1
    connect \Q $obuf_adr_o[2]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_362
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_a[3]
    connect \E 1'1
    connect \Q $obuf_adr_o[3]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_363
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_a[4]
    connect \E 1'1
    connect \Q $obuf_adr_o[4]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_364
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_a[5]
    connect \E 1'1
    connect \Q $obuf_adr_o[5]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_365
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_a[6]
    connect \E 1'1
    connect \Q $obuf_adr_o[6]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_366
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_a[7]
    connect \E 1'1
    connect \Q $obuf_adr_o[7]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_367
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_a[8]
    connect \E 1'1
    connect \Q $obuf_adr_o[8]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_368
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_a[9]
    connect \E 1'1
    connect \Q $obuf_adr_o[9]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_369
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$359$li09_li09
    connect \E 1'1
    connect \Q $obuf_cyc_o
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_370
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$359$li10_li10
    connect \E 1'1
    connect \Q \dtack
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_371
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_dat_i[0]
    connect \E 1'1
    connect \Q \sdat_i[0]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_372
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_dat_i[1]
    connect \E 1'1
    connect \Q \sdat_i[1]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_373
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_dat_i[2]
    connect \E 1'1
    connect \Q \sdat_i[2]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_374
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_dat_i[3]
    connect \E 1'1
    connect \Q \sdat_i[3]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_375
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_dat_i[4]
    connect \E 1'1
    connect \Q \sdat_i[4]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_376
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_dat_i[5]
    connect \E 1'1
    connect \Q \sdat_i[5]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_377
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_dat_i[6]
    connect \E 1'1
    connect \Q \sdat_i[6]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_378
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_dat_i[7]
    connect \E 1'1
    connect \Q \sdat_i[7]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_379
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_dat_i[8]
    connect \E 1'1
    connect \Q \sdat_i[8]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_380
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_dat_i[9]
    connect \E 1'1
    connect \Q \sdat_i[9]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_381
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_dat_i[10]
    connect \E 1'1
    connect \Q \sdat_i[10]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_382
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_dat_i[11]
    connect \E 1'1
    connect \Q \sdat_i[11]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_383
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_dat_i[12]
    connect \E 1'1
    connect \Q \sdat_i[12]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_384
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_dat_i[13]
    connect \E 1'1
    connect \Q \sdat_i[13]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_385
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_dat_i[14]
    connect \E 1'1
    connect \Q \sdat_i[14]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_386
    connect \C $clk_buf_$ibuf_clk
    connect \D $ibuf_dat_i[15]
    connect \E 1'1
    connect \Q \sdat_i[15]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_387
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$359$li27_li27
    connect \E 1'1
    connect \Q $obuf_sel_o[0]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_388
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$359$li28_li28
    connect \E 1'1
    connect \Q $obuf_sel_o[1]
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:28.11-28.67"
  cell \DFFRE $abc$359$auto_389
    connect \C $clk_buf_$ibuf_clk
    connect \D $abc$359$li29_li29
    connect \E 1'1
    connect \Q $obuf_we_o
    connect \R $ibuf_reset_n
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$940$auto_941
    parameter \INIT_VALUE 4'0111
    connect \A { $ibuf_uwe_n $ibuf_lwe_n }
    connect \Y $abc$359$li29_li29
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$940$auto_942
    parameter \INIT_VALUE 4'0111
    connect \A { $ibuf_oe_n $ibuf_uwe_n }
    connect \Y $abc$359$li28_li28
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$940$auto_943
    parameter \INIT_VALUE 4'0111
    connect \A { $ibuf_oe_n $ibuf_lwe_n }
    connect \Y $abc$359$li27_li27
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$940$auto_944
    parameter \INIT_VALUE 4'0100
    connect \A { $ibuf_ack_i \dtack }
    connect \Y $abc$359$li10_li10
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69"
  cell \LUT4 $abc$940$auto_945
    parameter \INIT_VALUE 16'0000000000000001
    connect \A { $ibuf_err_i $ibuf_cs_n $ibuf_ack_i \dtack }
    connect \Y $abc$359$li09_li09
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69"
  cell \LUT2 $abc$940$auto_946
    parameter \INIT_VALUE 4'0001
    connect \A { $ibuf_cs_n $ibuf_oe_n }
    connect \Y $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
  end
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69"
  cell \LUT1 $abc$940$auto_947
    parameter \INIT_VALUE 2'01
    connect \A \dtack
    connect \Y $obuf_dtack_n
  end
  attribute \keep 1
  cell \CLK_BUF $clkbuf$dragonball_wbmaster_top.$ibuf_clk
    connect \I $ibuf_clk
    connect \O $clk_buf_$ibuf_clk
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_1
    connect \I $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
    connect \O $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_11
    connect \I $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
    connect \O $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_10
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_13
    connect \I $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
    connect \O $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_12
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_15
    connect \I $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
    connect \O $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_14
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_17
    connect \I $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
    connect \O $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_16
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_19
    connect \I $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
    connect \O $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_18
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_21
    connect \I $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
    connect \O $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_20
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_23
    connect \I $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
    connect \O $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_22
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_25
    connect \I $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
    connect \O $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_24
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_27
    connect \I $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
    connect \O $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_26
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_29
    connect \I $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
    connect \O $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_28
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_3
    connect \I $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
    connect \O $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_2
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_31
    connect \I $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
    connect \O $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_30
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_5
    connect \I $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
    connect \O $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_4
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_7
    connect \I $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
    connect \O $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_6
  end
  attribute \keep 1
  cell \O_FAB $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_9
    connect \I $abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
    connect \O $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_8
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_a
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [0]
    connect \O $ibuf_a[1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_a_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [1]
    connect \O $ibuf_a[2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_a_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [2]
    connect \O $ibuf_a[3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_a_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [3]
    connect \O $ibuf_a[4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_a_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [4]
    connect \O $ibuf_a[5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_a_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [5]
    connect \O $ibuf_a[6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_a_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [6]
    connect \O $ibuf_a[7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_a_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [7]
    connect \O $ibuf_a[8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_a_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \a [8]
    connect \O $ibuf_a[9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_ack_i
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \ack_i
    connect \O $ibuf_ack_i
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_clk
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \clk
    connect \O $ibuf_clk
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_cs_n
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \cs_n
    connect \O $ibuf_cs_n
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_d
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \d [0]
    connect \O $ibuf_d[0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_d_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \d [1]
    connect \O $ibuf_d[1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_d_10
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \d [10]
    connect \O $ibuf_d[10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_d_11
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \d [11]
    connect \O $ibuf_d[11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_d_12
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \d [12]
    connect \O $ibuf_d[12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_d_13
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \d [13]
    connect \O $ibuf_d[13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_d_14
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \d [14]
    connect \O $ibuf_d[14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_d_15
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \d [15]
    connect \O $ibuf_d[15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_d_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \d [2]
    connect \O $ibuf_d[2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_d_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \d [3]
    connect \O $ibuf_d[3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_d_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \d [4]
    connect \O $ibuf_d[4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_d_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \d [5]
    connect \O $ibuf_d[5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_d_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \d [6]
    connect \O $ibuf_d[6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_d_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \d [7]
    connect \O $ibuf_d[7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_d_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \d [8]
    connect \O $ibuf_d[8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_d_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \d [9]
    connect \O $ibuf_d[9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_dat_i
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dat_i [0]
    connect \O $ibuf_dat_i[0]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_dat_i_1
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dat_i [1]
    connect \O $ibuf_dat_i[1]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_dat_i_10
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dat_i [10]
    connect \O $ibuf_dat_i[10]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_dat_i_11
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dat_i [11]
    connect \O $ibuf_dat_i[11]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_dat_i_12
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dat_i [12]
    connect \O $ibuf_dat_i[12]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_dat_i_13
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dat_i [13]
    connect \O $ibuf_dat_i[13]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_dat_i_14
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dat_i [14]
    connect \O $ibuf_dat_i[14]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_dat_i_15
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dat_i [15]
    connect \O $ibuf_dat_i[15]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_dat_i_2
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dat_i [2]
    connect \O $ibuf_dat_i[2]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_dat_i_3
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dat_i [3]
    connect \O $ibuf_dat_i[3]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_dat_i_4
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dat_i [4]
    connect \O $ibuf_dat_i[4]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_dat_i_5
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dat_i [5]
    connect \O $ibuf_dat_i[5]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_dat_i_6
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dat_i [6]
    connect \O $ibuf_dat_i[6]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_dat_i_7
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dat_i [7]
    connect \O $ibuf_dat_i[7]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_dat_i_8
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dat_i [8]
    connect \O $ibuf_dat_i[8]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_dat_i_9
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \dat_i [9]
    connect \O $ibuf_dat_i[9]
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_err_i
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \err_i
    connect \O $ibuf_err_i
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_lwe_n
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \lwe_n
    connect \O $ibuf_lwe_n
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_oe_n
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \oe_n
    connect \O $ibuf_oe_n
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_reset_n
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \reset_n
    connect \O $ibuf_reset_n
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81"
  cell \I_BUF $ibuf$dragonball_wbmaster_top.$ibuf_uwe_n
    parameter \WEAK_KEEPER "NONE"
    connect \EN 1'1
    connect \I \uwe_n
    connect \O $ibuf_uwe_n
  end
  attribute \keep 1
  cell \O_BUFT $o_buft_$auto_126
    connect \I \sdat_i[0]
    connect \O \dat_o
    connect \T $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y
  end
  attribute \keep 1
  cell \O_BUFT $o_buft_$auto_127
    connect \I \sdat_i[1]
    connect \O \dat_o
    connect \T $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_2
  end
  attribute \keep 1
  cell \O_BUFT $o_buft_$auto_128
    connect \I \sdat_i[2]
    connect \O \dat_o
    connect \T $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_4
  end
  attribute \keep 1
  cell \O_BUFT $o_buft_$auto_129
    connect \I \sdat_i[3]
    connect \O \dat_o
    connect \T $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_6
  end
  attribute \keep 1
  cell \O_BUFT $o_buft_$auto_130
    connect \I \sdat_i[4]
    connect \O \dat_o
    connect \T $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_8
  end
  attribute \keep 1
  cell \O_BUFT $o_buft_$auto_131
    connect \I \sdat_i[5]
    connect \O \dat_o
    connect \T $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_10
  end
  attribute \keep 1
  cell \O_BUFT $o_buft_$auto_132
    connect \I \sdat_i[6]
    connect \O \dat_o
    connect \T $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_12
  end
  attribute \keep 1
  cell \O_BUFT $o_buft_$auto_133
    connect \I \sdat_i[7]
    connect \O \dat_o
    connect \T $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_14
  end
  attribute \keep 1
  cell \O_BUFT $o_buft_$auto_134
    connect \I \sdat_i[8]
    connect \O \dat_o
    connect \T $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_16
  end
  attribute \keep 1
  cell \O_BUFT $o_buft_$auto_135
    connect \I \sdat_i[9]
    connect \O \dat_o
    connect \T $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_18
  end
  attribute \keep 1
  cell \O_BUFT $o_buft_$auto_136
    connect \I \sdat_i[10]
    connect \O \dat_o
    connect \T $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_20
  end
  attribute \keep 1
  cell \O_BUFT $o_buft_$auto_137
    connect \I \sdat_i[11]
    connect \O \dat_o
    connect \T $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_22
  end
  attribute \keep 1
  cell \O_BUFT $o_buft_$auto_138
    connect \I \sdat_i[12]
    connect \O \dat_o
    connect \T $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_24
  end
  attribute \keep 1
  cell \O_BUFT $o_buft_$auto_139
    connect \I \sdat_i[13]
    connect \O \dat_o
    connect \T $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_26
  end
  attribute \keep 1
  cell \O_BUFT $o_buft_$auto_140
    connect \I \sdat_i[14]
    connect \O \dat_o
    connect \T $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_28
  end
  attribute \keep 1
  cell \O_BUFT $o_buft_$auto_141
    connect \I \sdat_i[15]
    connect \O \dat_o
    connect \T $f2g_tx_oe_A_$abc$264$and$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/wbif_68k/results_dir/.././rtl/dragonball_wbmaster_top.v:153$16_Y_30
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_adr_o
    connect \I $obuf_adr_o[1]
    connect \O \adr_o [0]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_adr_o_1
    connect \I $obuf_adr_o[2]
    connect \O \adr_o [1]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_adr_o_2
    connect \I $obuf_adr_o[3]
    connect \O \adr_o [2]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_adr_o_3
    connect \I $obuf_adr_o[4]
    connect \O \adr_o [3]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_adr_o_4
    connect \I $obuf_adr_o[5]
    connect \O \adr_o [4]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_adr_o_5
    connect \I $obuf_adr_o[6]
    connect \O \adr_o [5]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_adr_o_6
    connect \I $obuf_adr_o[7]
    connect \O \adr_o [6]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_adr_o_7
    connect \I $obuf_adr_o[8]
    connect \O \adr_o [7]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_adr_o_8
    connect \I $obuf_adr_o[9]
    connect \O \adr_o [8]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_berr
    connect \I $ibuf_err_i
    connect \O \berr
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_clk_o
    connect \I $ibuf_clk
    connect \O \clk_o
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_cyc_o
    connect \I $obuf_cyc_o
    connect \O \cyc_o
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_dtack_n
    connect \I $obuf_dtack_n
    connect \O \dtack_n
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_rst_o
    connect \I $ibuf_reset_n
    connect \O \rst_o
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_sel_o
    connect \I $obuf_sel_o[0]
    connect \O \sel_o [0]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_sel_o_1
    connect \I $obuf_sel_o[1]
    connect \O \sel_o [1]
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_stb_o
    connect \I $obuf_cyc_o
    connect \O \stb_o
    connect \T 1'1
  end
  attribute \keep 1
  attribute \module_not_derived 1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44"
  cell \O_BUFT $obuf$dragonball_wbmaster_top.$obuf_we_o
    connect \I $obuf_we_o
    connect \O \we_o
    connect \T 1'1
  end
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:31.1-38.10"
module \gclkbuff
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:32.12-32.13"
  wire input 1 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:33.12-33.13"
  wire output 2 \Z
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:4.1-9.10"
module \inv
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:6.12-6.13"
  wire input 2 \A
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:5.12-5.13"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:18.1-22.10"
module \logic_0
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:19.12-19.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:24.1-28.10"
module \logic_1
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/common/cells_sim.v:25.12-25.13"
  wire output 1 \a
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:8.1-15.12"
module \rs__CLK_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:9.13-9.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:10.13-10.14"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:54.1-64.10"
module \rs__IO_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:56.13-56.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:58.13-58.15"
  wire inout 3 \IO
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:59.13-59.14"
  wire output 4 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:57.13-57.14"
  wire input 2 \T
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:23.3-34.10"
module \rs__I_BUF
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:27.12-27.14"
  wire input 2 \EN
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:26.12-26.13"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:28.13-28.14"
  wire output 3 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:41.1-48.10"
module \rs__O_BUF
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:42.9-42.10"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:43.10-43.11"
  wire output 2 \O
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:70.1-80.10"
module \rs__O_BUFT
  parameter \WEAK_KEEPER "NONE"
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:73.13-73.14"
  wire input 1 \I
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:75.13-75.14"
  wire output 3 \O
  attribute \src "/nfs_eda_sw/softwares/Raptor/instl_dir/08_07_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v:74.13-74.14"
  wire input 2 \T
end
