Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun 23 19:20:30 2025
| Host         : DESKTOP-789A4L0 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/convex_hull_accel_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                        Instance                                       |                                              Module                                              | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| bd_0_wrapper                                                                          |                                                                                            (top) |      19517 |      18696 |     512 |  309 | 16431 |      0 |      2 |          8 |
|   bd_0_i                                                                              |                                                                                             bd_0 |      19517 |      18696 |     512 |  309 | 16431 |      0 |      2 |          8 |
|     hls_inst                                                                          |                                                                                  bd_0_hls_inst_0 |      19517 |      18696 |     512 |  309 | 16431 |      0 |      2 |          8 |
|       (hls_inst)                                                                      |                                                                                  bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       inst                                                                            |                                                                bd_0_hls_inst_0_convex_hull_accel |      19517 |      18696 |     512 |  309 | 16431 |      0 |      2 |          8 |
|         (inst)                                                                        |                                                                bd_0_hls_inst_0_convex_hull_accel |        133 |        129 |       0 |    4 |   715 |      0 |      0 |          2 |
|         control_r_s_axi_U                                                             |                                                bd_0_hls_inst_0_convex_hull_accel_control_r_s_axi |        111 |        111 |       0 |    0 |   171 |      0 |      0 |          0 |
|         control_s_axi_U                                                               |                                                  bd_0_hls_inst_0_convex_hull_accel_control_s_axi |        165 |        165 |       0 |    0 |   152 |      0 |      0 |          0 |
|         gmem0_m_axi_U                                                                 |                                                    bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi |        662 |        579 |       0 |   83 |   854 |      0 |      1 |          0 |
|           bus_read                                                                    |                                               bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_read |        380 |        380 |       0 |    0 |   592 |      0 |      0 |          0 |
|             fifo_burst                                                                |                               bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_fifo__parameterized2 |         17 |         17 |       0 |    0 |    13 |      0 |      0 |          0 |
|               (fifo_burst)                                                            |                               bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_fifo__parameterized2 |         15 |         15 |       0 |    0 |    12 |      0 |      0 |          0 |
|               U_fifo_srl                                                              |                                bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_srl__parameterized1 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|             fifo_rctl                                                                 |                            bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_fifo__parameterized2_33 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|             rreq_burst_conv                                                           |                                    bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_burst_converter |        314 |        314 |       0 |    0 |   500 |      0 |      0 |          0 |
|               (rreq_burst_conv)                                                       |                                    bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_burst_converter |        174 |        174 |       0 |    0 |   335 |      0 |      0 |          0 |
|               rs_req                                                                  |                                          bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_reg_slice |        140 |        140 |       0 |    0 |   165 |      0 |      0 |          0 |
|             rs_rdata                                                                  |                          bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_reg_slice__parameterized2 |         40 |         40 |       0 |    0 |    71 |      0 |      0 |          0 |
|           bus_write                                                                   |                                              bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_write |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             rs_resp                                                                   |                          bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_reg_slice__parameterized1 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|           load_unit                                                                   |                                               bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_load |        280 |        197 |       0 |   83 |   259 |      0 |      1 |          0 |
|             (load_unit)                                                               |                                               bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_load |          0 |          0 |       0 |    0 |   118 |      0 |      0 |          0 |
|             buff_rdata                                                                |                               bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_fifo__parameterized5 |         87 |         87 |       0 |    0 |    36 |      0 |      1 |          0 |
|               (buff_rdata)                                                            |                               bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_fifo__parameterized5 |         35 |         35 |       0 |    0 |    28 |      0 |      0 |          0 |
|               U_fifo_mem                                                              |                                bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_mem__parameterized0 |         52 |         52 |       0 |    0 |     8 |      0 |      1 |          0 |
|             bus_wide_gen.rreq_offset                                                  |                               bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_fifo__parameterized4 |         41 |         37 |       0 |    4 |    16 |      0 |      0 |          0 |
|               (bus_wide_gen.rreq_offset)                                              |                               bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_fifo__parameterized4 |          6 |          6 |       0 |    0 |    12 |      0 |      0 |          0 |
|               U_fifo_srl                                                              |                                bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_srl__parameterized3 |         35 |         31 |       0 |    4 |     4 |      0 |      0 |          0 |
|             fifo_rreq                                                                 |                               bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_fifo__parameterized0 |        152 |         73 |       0 |   79 |    89 |      0 |      0 |          0 |
|               (fifo_rreq)                                                             |                               bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_fifo__parameterized0 |         12 |         12 |       0 |    0 |    10 |      0 |      0 |          0 |
|               U_fifo_srl                                                              |                                bd_0_hls_inst_0_convex_hull_accel_gmem0_m_axi_srl__parameterized0 |        140 |         61 |       0 |   79 |    79 |      0 |      0 |          0 |
|         gmem1_m_axi_U                                                                 |                                                    bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi |        922 |        700 |       0 |  222 |  1202 |      0 |      1 |          0 |
|           bus_read                                                                    |                                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_read |          4 |          4 |       0 |    0 |     5 |      0 |      0 |          0 |
|             rs_rdata                                                                  |                          bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_reg_slice__parameterized2 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |          0 |
|           bus_write                                                                   |                                              bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_write |        587 |        479 |       0 |  108 |   850 |      0 |      0 |          0 |
|             (bus_write)                                                               |                                              bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_write |          6 |          6 |       0 |    0 |    46 |      0 |      0 |          0 |
|             fifo_burst                                                                |                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_fifo__parameterized6 |         24 |         20 |       0 |    4 |    16 |      0 |      0 |          0 |
|               (fifo_burst)                                                            |                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_fifo__parameterized6 |         11 |         11 |       0 |    0 |    12 |      0 |      0 |          0 |
|               U_fifo_srl                                                              |                                bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_srl__parameterized4 |         13 |          9 |       0 |    4 |     4 |      0 |      0 |          0 |
|             fifo_resp                                                                 |                            bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_fifo__parameterized2_31 |         17 |         16 |       0 |    1 |    13 |      0 |      0 |          0 |
|               (fifo_resp)                                                             |                            bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_fifo__parameterized2_31 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|               U_fifo_srl                                                              |                             bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_srl__parameterized1_32 |          3 |          2 |       0 |    1 |     1 |      0 |      0 |          0 |
|             rs_resp                                                                   |                          bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_reg_slice__parameterized1 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |          0 |
|             wreq_burst_conv                                                           |                                    bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_burst_converter |        316 |        316 |       0 |    0 |   500 |      0 |      0 |          0 |
|               (wreq_burst_conv)                                                       |                                    bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_burst_converter |        180 |        180 |       0 |    0 |   335 |      0 |      0 |          0 |
|               rs_req                                                                  |                                          bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_reg_slice |        136 |        136 |       0 |    0 |   165 |      0 |      0 |          0 |
|             wreq_throttle                                                             |                                           bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_throttle |        220 |        117 |       0 |  103 |   270 |      0 |      0 |          0 |
|               (wreq_throttle)                                                         |                                           bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_throttle |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|               data_fifo                                                               |                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_fifo__parameterized8 |         64 |         27 |       0 |   37 |    49 |      0 |      0 |          0 |
|               req_fifo                                                                |                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_fifo__parameterized7 |         82 |         16 |       0 |   66 |    78 |      0 |      0 |          0 |
|               rs_req                                                                  |                          bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_reg_slice__parameterized0 |         73 |         73 |       0 |    0 |   137 |      0 |      0 |          0 |
|           load_unit                                                                   |                                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_load |         19 |         19 |       0 |    0 |    15 |      0 |      0 |          0 |
|             (load_unit)                                                               |                                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_load |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|             buff_rdata                                                                |                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_fifo__parameterized5 |         18 |         18 |       0 |    0 |    12 |      0 |      0 |          0 |
|           store_unit                                                                  |                                              bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_store |        312 |        198 |       0 |  114 |   332 |      0 |      1 |          0 |
|             (store_unit)                                                              |                                              bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_store |          4 |          4 |       0 |    0 |   152 |      0 |      0 |          0 |
|             buff_wdata                                                                |                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_fifo__parameterized1 |         32 |         32 |       0 |    0 |    28 |      0 |      1 |          0 |
|               (buff_wdata)                                                            |                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_fifo__parameterized1 |         23 |         23 |       0 |    0 |    22 |      0 |      0 |          0 |
|               U_fifo_mem                                                              |                                                bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_mem |          9 |          9 |       0 |    0 |     6 |      0 |      1 |          0 |
|             bus_wide_gen.wreq_offset                                                  |                                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_fifo |         99 |         65 |       0 |   34 |    46 |      0 |      0 |          0 |
|               (bus_wide_gen.wreq_offset)                                              |                                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_fifo |          9 |          9 |       0 |    0 |    12 |      0 |      0 |          0 |
|               U_fifo_srl                                                              |                                                bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_srl |         90 |         56 |       0 |   34 |    34 |      0 |      0 |          0 |
|             fifo_wreq                                                                 |                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_fifo__parameterized0 |        149 |         70 |       0 |   79 |    87 |      0 |      0 |          0 |
|               (fifo_wreq)                                                             |                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_fifo__parameterized0 |          9 |          9 |       0 |    0 |     8 |      0 |      0 |          0 |
|               U_fifo_srl                                                              |                                bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_srl__parameterized0 |        140 |         61 |       0 |   79 |    79 |      0 |      0 |          0 |
|             fifo_wrsp                                                                 |                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_fifo__parameterized2 |         18 |         17 |       0 |    1 |    13 |      0 |      0 |          0 |
|               (fifo_wrsp)                                                             |                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_fifo__parameterized2 |          4 |          4 |       0 |    0 |    12 |      0 |      0 |          0 |
|               U_fifo_srl                                                              |                                bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_srl__parameterized1 |         14 |         13 |       0 |    1 |     1 |      0 |      0 |          0 |
|             user_resp                                                                 |                               bd_0_hls_inst_0_convex_hull_accel_gmem1_m_axi_fifo__parameterized3 |         10 |         10 |       0 |    0 |     6 |      0 |      0 |          0 |
|         grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646                       |                   bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_104_11 |       7982 |       7982 |       0 |    0 |  6120 |      0 |      0 |          0 |
|           (grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646)                   |                   bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_104_11 |       7918 |       7918 |       0 |    0 |  6120 |      0 |      0 |          0 |
|           sparsemux_9_2_32_1_1_U26                                                    |                                        bd_0_hls_inst_0_convex_hull_accel_sparsemux_9_2_32_1_1_29 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|           sparsemux_9_2_32_1_1_U27                                                    |                                        bd_0_hls_inst_0_convex_hull_accel_sparsemux_9_2_32_1_1_30 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|         grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668                       |                   bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_118_13 |       8013 |       8013 |       0 |    0 |  6127 |      0 |      0 |          0 |
|           (grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668)                   |                   bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_118_13 |       7949 |       7949 |       0 |    0 |  6127 |      0 |      0 |          0 |
|           sparsemux_9_2_32_1_1_U47                                                    |                                        bd_0_hls_inst_0_convex_hull_accel_sparsemux_9_2_32_1_1_27 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|           sparsemux_9_2_32_1_1_U48                                                    |                                        bd_0_hls_inst_0_convex_hull_accel_sparsemux_9_2_32_1_1_28 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|         grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692     | bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 |         34 |         34 |       0 |    0 |    19 |      0 |      0 |          0 |
|           (grp_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16_fu_692) | bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_134_15_VITIS_LOOP_136_16 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                    |                      bd_0_hls_inst_0_convex_hull_accel_flow_control_loop_pipe_sequential_init_26 |         34 |         34 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698                       |                   bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_143_17 |        177 |        177 |       0 |    0 |    45 |      0 |      0 |          0 |
|           (grp_convex_hull_accel_Pipeline_VITIS_LOOP_143_17_fu_698)                   |                   bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_143_17 |        103 |        103 |       0 |    0 |    43 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                    |                      bd_0_hls_inst_0_convex_hull_accel_flow_control_loop_pipe_sequential_init_25 |         74 |         74 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714     | bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 |         40 |         40 |       0 |    0 |    22 |      0 |      0 |          0 |
|           (grp_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19_fu_714) | bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_154_18_VITIS_LOOP_156_19 |          3 |          3 |       0 |    0 |    20 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                    |                      bd_0_hls_inst_0_convex_hull_accel_flow_control_loop_pipe_sequential_init_24 |         37 |         37 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621         |     bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 |         39 |         39 |       0 |    0 |    29 |      0 |      0 |          0 |
|           (grp_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2_fu_621)     |     bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_34_1_VITIS_LOOP_36_2 |          3 |          3 |       0 |    0 |    27 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                    |                      bd_0_hls_inst_0_convex_hull_accel_flow_control_loop_pipe_sequential_init_23 |         36 |         36 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630         |     bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 |        184 |        184 |       0 |    0 |    73 |      0 |      0 |          0 |
|           (grp_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4_fu_630)     |     bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4 |        148 |        148 |       0 |    0 |    71 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                    |                      bd_0_hls_inst_0_convex_hull_accel_flow_control_loop_pipe_sequential_init_22 |         36 |         36 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723         |     bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 |         34 |         34 |       0 |    0 |    19 |      0 |      0 |          0 |
|           (grp_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6_fu_723)     |     bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_63_5_VITIS_LOOP_65_6 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                    |                      bd_0_hls_inst_0_convex_hull_accel_flow_control_loop_pipe_sequential_init_21 |         34 |         34 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729         |     bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 |         43 |         43 |       0 |    0 |    22 |      0 |      0 |          0 |
|           (grp_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8_fu_729)     |     bd_0_hls_inst_0_convex_hull_accel_convex_hull_accel_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 |          6 |          6 |       0 |    0 |    20 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                    |                         bd_0_hls_inst_0_convex_hull_accel_flow_control_loop_pipe_sequential_init |         37 |         37 |       0 |    0 |     2 |      0 |      0 |          0 |
|         grp_cross_r_fu_1481                                                           |                                                        bd_0_hls_inst_0_convex_hull_accel_cross_r |        206 |        206 |       0 |    0 |   323 |      0 |      0 |          6 |
|           (grp_cross_r_fu_1481)                                                       |                                                        bd_0_hls_inst_0_convex_hull_accel_cross_r |         48 |         48 |       0 |    0 |   289 |      0 |      0 |          0 |
|           mul_32s_32s_32_2_0_U17                                                      |                                             bd_0_hls_inst_0_convex_hull_accel_mul_32s_32s_32_2_0 |         79 |         79 |       0 |    0 |    17 |      0 |      0 |          3 |
|           mul_32s_32s_32_2_0_U18                                                      |                                          bd_0_hls_inst_0_convex_hull_accel_mul_32s_32s_32_2_0_20 |         79 |         79 |       0 |    0 |    17 |      0 |      0 |          3 |
|         hull_x_1_U                                                                    |                                       bd_0_hls_inst_0_convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W |         32 |          0 |      32 |    0 |    32 |      0 |      0 |          0 |
|         hull_x_2_U                                                                    |                                     bd_0_hls_inst_0_convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W_0 |         32 |          0 |      32 |    0 |    32 |      0 |      0 |          0 |
|         hull_x_3_U                                                                    |                                     bd_0_hls_inst_0_convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W_1 |         34 |          2 |      32 |    0 |    32 |      0 |      0 |          0 |
|         hull_x_U                                                                      |                                     bd_0_hls_inst_0_convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W_2 |         33 |          1 |      32 |    0 |    32 |      0 |      0 |          0 |
|         hull_y_1_U                                                                    |                                     bd_0_hls_inst_0_convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W_3 |         32 |          0 |      32 |    0 |    32 |      0 |      0 |          0 |
|         hull_y_2_U                                                                    |                                     bd_0_hls_inst_0_convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W_4 |         32 |          0 |      32 |    0 |    32 |      0 |      0 |          0 |
|         hull_y_3_U                                                                    |                                     bd_0_hls_inst_0_convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W_5 |         32 |          0 |      32 |    0 |    32 |      0 |      0 |          0 |
|         hull_y_U                                                                      |                                     bd_0_hls_inst_0_convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W_6 |         32 |          0 |      32 |    0 |    32 |      0 |      0 |          0 |
|         in_img_data_fifo_U                                                            |                                                   bd_0_hls_inst_0_convex_hull_accel_fifo_w8_d2_S |         16 |         16 |       0 |    0 |    20 |      0 |      0 |          0 |
|           (in_img_data_fifo_U)                                                        |                                                   bd_0_hls_inst_0_convex_hull_accel_fifo_w8_d2_S |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|           U_convex_hull_accel_fifo_w8_d2_S_ShiftReg                                   |                                       bd_0_hls_inst_0_convex_hull_accel_fifo_w8_d2_S_ShiftReg_19 |          9 |          9 |       0 |    0 |    16 |      0 |      0 |          0 |
|         out_img_data_fifo_U                                                           |                                                 bd_0_hls_inst_0_convex_hull_accel_fifo_w8_d2_S_7 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |          0 |
|           (out_img_data_fifo_U)                                                       |                                                 bd_0_hls_inst_0_convex_hull_accel_fifo_w8_d2_S_7 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|           U_convex_hull_accel_fifo_w8_d2_S_ShiftReg                                   |                                          bd_0_hls_inst_0_convex_hull_accel_fifo_w8_d2_S_ShiftReg |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|         pts_x_1_U                                                                     |                                     bd_0_hls_inst_0_convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W_8 |         33 |          1 |      32 |    0 |    32 |      0 |      0 |          0 |
|         pts_x_2_U                                                                     |                                     bd_0_hls_inst_0_convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W_9 |         33 |          1 |      32 |    0 |    32 |      0 |      0 |          0 |
|         pts_x_3_U                                                                     |                                    bd_0_hls_inst_0_convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W_10 |         78 |         46 |      32 |    0 |    32 |      0 |      0 |          0 |
|         pts_x_U                                                                       |                                    bd_0_hls_inst_0_convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W_11 |         33 |          1 |      32 |    0 |    32 |      0 |      0 |          0 |
|         pts_y_1_U                                                                     |                                    bd_0_hls_inst_0_convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W_12 |         73 |         41 |      32 |    0 |    32 |      0 |      0 |          0 |
|         pts_y_2_U                                                                     |                                    bd_0_hls_inst_0_convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W_13 |         32 |          0 |      32 |    0 |    32 |      0 |      0 |          0 |
|         pts_y_3_U                                                                     |                                    bd_0_hls_inst_0_convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W_14 |         46 |         14 |      32 |    0 |    32 |      0 |      0 |          0 |
|         pts_y_U                                                                       |                                    bd_0_hls_inst_0_convex_hull_accel_pts_x_RAM_1WNR_AUTO_1R1W_15 |         32 |          0 |      32 |    0 |    32 |      0 |      0 |          0 |
|         sparsemux_9_2_32_1_1_U100                                                     |                                           bd_0_hls_inst_0_convex_hull_accel_sparsemux_9_2_32_1_1 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|         sparsemux_9_2_32_1_1_U95                                                      |                                        bd_0_hls_inst_0_convex_hull_accel_sparsemux_9_2_32_1_1_16 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|         sparsemux_9_2_32_1_1_U98                                                      |                                        bd_0_hls_inst_0_convex_hull_accel_sparsemux_9_2_32_1_1_17 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
|         sparsemux_9_2_32_1_1_U99                                                      |                                        bd_0_hls_inst_0_convex_hull_accel_sparsemux_9_2_32_1_1_18 |         32 |         32 |       0 |    0 |     0 |      0 |      0 |          0 |
+---------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+


