{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1428589534156 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Apollo_1 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"Apollo_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1428589534176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428589534252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428589534252 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1428589534981 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1428589535012 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1428589535143 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "No exact pin location assignment(s) for 39 pins of 39 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1428589535512 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "memory_oct_rzqin " "RUP, RDN, or RZQ pin memory_oct_rzqin not assigned to an exact location on the device" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_oct_rzqin } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_oct_rzqin" } } } } { "db/ip/Apllo_1/Apllo_1.v" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/Apllo_1.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_1/" { { 0 { 0 ""} 0 178 9695 10437 0 0 }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428589535526 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1428589535526 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1428589561295 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 3 global CLKCTRL_G15 " "Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1428589563280 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1428589563280 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 370 global CLKCTRL_G8 " "clk_clk~inputCLKENA0 with 370 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1428589563282 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1428589563282 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428589564098 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1428589570528 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/hps_sdram_p0.sdc " "Reading SDC File: '/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1428589570564 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1428589570569 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1428589570930 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1428589570931 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1428589570931 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1428589570931 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1428589570931 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1428589570932 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1428589570932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 550 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(550): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1428589571006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 550 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(550): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571009 ""}  } { { "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/hps_sdram_p0.sdc" 550 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1428589571009 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1428589571013 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571015 ""}  } { { "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/hps_sdram_p0.sdc" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1428589571015 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 clk_clk " "Register Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1428589571039 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1428589571039 "|Apllo_1|clk_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571049 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571049 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571049 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571049 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571049 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1428589571049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1428589571079 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1428589571080 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Rise) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428589571110 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup memory_mem_dqs_IN (Rise) memory_mem_dqs_IN (Fall) 0.000 0.160 " "Setup clock transfer from memory_mem_dqs_IN (Rise) to memory_mem_dqs_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428589571110 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428589571110 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428589571110 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428589571110 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428589571110 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428589571110 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428589571110 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428589571110 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428589571110 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Setup clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428589571110 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) memory_mem_dqs_OUT (Fall) 0.000 0.380 " "Hold clock transfer from hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428589571110 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428589571110 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428589571110 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428589571110 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) memory_mem_dqs_n_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1428589571110 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1428589571110 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1428589571113 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   3.333 Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   3.333 Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   3.333 hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck " "   3.333 memory_mem_ck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_ck_n " "   3.333 memory_mem_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_IN " "   3.333 memory_mem_dqs_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_n_OUT " "   3.333 memory_mem_dqs_n_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 memory_mem_dqs_OUT " "   3.333 memory_mem_dqs_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1428589571128 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1428589571128 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428589571313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428589571314 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1428589571315 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1428589571318 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1428589571323 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1428589571328 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1428589571328 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1428589571330 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1428589571332 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1428589571337 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1428589571337 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fpga_button_pio\[0\] " "Node \"fpga_button_pio\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fpga_button_pio\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fpga_button_pio\[1\] " "Node \"fpga_button_pio\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fpga_button_pio\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fpga_dipsw_pio\[0\] " "Node \"fpga_dipsw_pio\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fpga_dipsw_pio\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fpga_dipsw_pio\[1\] " "Node \"fpga_dipsw_pio\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fpga_dipsw_pio\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fpga_dipsw_pio\[3\] " "Node \"fpga_dipsw_pio\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "fpga_dipsw_pio\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_a\[0\] " "Node \"hps_memory_mem_a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_a\[10\] " "Node \"hps_memory_mem_a\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_a\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_a\[11\] " "Node \"hps_memory_mem_a\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_a\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_a\[12\] " "Node \"hps_memory_mem_a\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_a\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_a\[13\] " "Node \"hps_memory_mem_a\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_a\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_a\[14\] " "Node \"hps_memory_mem_a\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_a\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_a\[1\] " "Node \"hps_memory_mem_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_a\[2\] " "Node \"hps_memory_mem_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_a\[3\] " "Node \"hps_memory_mem_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_a\[4\] " "Node \"hps_memory_mem_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_a\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_a\[5\] " "Node \"hps_memory_mem_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_a\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_a\[6\] " "Node \"hps_memory_mem_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_a\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_a\[7\] " "Node \"hps_memory_mem_a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_a\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_a\[8\] " "Node \"hps_memory_mem_a\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_a\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_a\[9\] " "Node \"hps_memory_mem_a\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_a\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_ba\[0\] " "Node \"hps_memory_mem_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_ba\[1\] " "Node \"hps_memory_mem_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_ba\[2\] " "Node \"hps_memory_mem_ba\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_ba\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_cas_n " "Node \"hps_memory_mem_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_ck " "Node \"hps_memory_mem_ck\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_ck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_ck_n " "Node \"hps_memory_mem_ck_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_ck_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_cke " "Node \"hps_memory_mem_cke\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_cs_n " "Node \"hps_memory_mem_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dm\[0\] " "Node \"hps_memory_mem_dm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dm\[1\] " "Node \"hps_memory_mem_dm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dm\[2\] " "Node \"hps_memory_mem_dm\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dm\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dm\[3\] " "Node \"hps_memory_mem_dm\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dm\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dm\[4\] " "Node \"hps_memory_mem_dm\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dm\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[0\] " "Node \"hps_memory_mem_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[10\] " "Node \"hps_memory_mem_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[11\] " "Node \"hps_memory_mem_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[12\] " "Node \"hps_memory_mem_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[13\] " "Node \"hps_memory_mem_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[14\] " "Node \"hps_memory_mem_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[15\] " "Node \"hps_memory_mem_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[16\] " "Node \"hps_memory_mem_dq\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[17\] " "Node \"hps_memory_mem_dq\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[18\] " "Node \"hps_memory_mem_dq\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[19\] " "Node \"hps_memory_mem_dq\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[1\] " "Node \"hps_memory_mem_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[20\] " "Node \"hps_memory_mem_dq\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[21\] " "Node \"hps_memory_mem_dq\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[22\] " "Node \"hps_memory_mem_dq\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[23\] " "Node \"hps_memory_mem_dq\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[24\] " "Node \"hps_memory_mem_dq\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[25\] " "Node \"hps_memory_mem_dq\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[26\] " "Node \"hps_memory_mem_dq\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[27\] " "Node \"hps_memory_mem_dq\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[28\] " "Node \"hps_memory_mem_dq\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[29\] " "Node \"hps_memory_mem_dq\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[2\] " "Node \"hps_memory_mem_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[30\] " "Node \"hps_memory_mem_dq\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[31\] " "Node \"hps_memory_mem_dq\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[32\] " "Node \"hps_memory_mem_dq\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[33\] " "Node \"hps_memory_mem_dq\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[34\] " "Node \"hps_memory_mem_dq\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[35\] " "Node \"hps_memory_mem_dq\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[36\] " "Node \"hps_memory_mem_dq\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[36\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[37\] " "Node \"hps_memory_mem_dq\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[37\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[38\] " "Node \"hps_memory_mem_dq\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[38\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[39\] " "Node \"hps_memory_mem_dq\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[39\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[3\] " "Node \"hps_memory_mem_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[4\] " "Node \"hps_memory_mem_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[5\] " "Node \"hps_memory_mem_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[6\] " "Node \"hps_memory_mem_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[7\] " "Node \"hps_memory_mem_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[8\] " "Node \"hps_memory_mem_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dq\[9\] " "Node \"hps_memory_mem_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dqs\[0\] " "Node \"hps_memory_mem_dqs\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dqs\[1\] " "Node \"hps_memory_mem_dqs\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dqs\[2\] " "Node \"hps_memory_mem_dqs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dqs\[3\] " "Node \"hps_memory_mem_dqs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dqs\[4\] " "Node \"hps_memory_mem_dqs\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dqs_n\[0\] " "Node \"hps_memory_mem_dqs_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dqs_n\[1\] " "Node \"hps_memory_mem_dqs_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dqs_n\[2\] " "Node \"hps_memory_mem_dqs_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dqs_n\[3\] " "Node \"hps_memory_mem_dqs_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_dqs_n\[4\] " "Node \"hps_memory_mem_dqs_n\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_dqs_n\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_odt " "Node \"hps_memory_mem_odt\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_odt" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_ras_n " "Node \"hps_memory_mem_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_reset_n " "Node \"hps_memory_mem_reset_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_reset_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_mem_we_n " "Node \"hps_memory_mem_we_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_mem_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hps_memory_oct_rzqin " "Node \"hps_memory_oct_rzqin\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hps_memory_oct_rzqin" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[0\] " "Node \"led_export\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led_export\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[1\] " "Node \"led_export\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led_export\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[2\] " "Node \"led_export\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led_export\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_export\[3\] " "Node \"led_export\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led_export\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428589572332 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1428589572332 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:37 " "Fitter preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428589572344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1428589592084 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1428589594138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428589600930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1428589608700 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1428589610486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428589610486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1428589616837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X45_Y35 X55_Y45 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45" {  } { { "loc" "" { Generic "/home/vigas/Apollo/Apollo_1/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} { { 12 { 0 ""} 45 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1428589634302 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1428589634302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428589636641 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1428589636646 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1428589636646 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1428589636646 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.37 " "Total time spent on timing analysis during the Fitter is 2.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1428589640063 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1428589640436 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1428589640437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1428589644649 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1428589644814 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1428589644814 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1428589652181 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428589660728 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1428589661309 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs_n Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs_n uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs_n } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs_n" } } } } { "db/ip/Apllo_1/Apllo_1.v" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/Apllo_1.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_1/" { { 0 { 0 ""} 0 175 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1428589661360 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1428589661360 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dqs Differential 1.5-V SSTL Class I " "Type bi-directional pin memory_mem_dqs uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dqs } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dqs" } } } } { "db/ip/Apllo_1/Apllo_1.v" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/Apllo_1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_1/" { { 0 { 0 ""} 0 174 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1428589661360 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1428589661360 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[7\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[7] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[7\]" } } } } { "db/ip/Apllo_1/Apllo_1.v" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/Apllo_1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_1/" { { 0 { 0 ""} 0 164 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1428589661360 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1428589661360 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[6\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[6] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[6\]" } } } } { "db/ip/Apllo_1/Apllo_1.v" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/Apllo_1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_1/" { { 0 { 0 ""} 0 163 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1428589661360 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1428589661360 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[5\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[5] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[5\]" } } } } { "db/ip/Apllo_1/Apllo_1.v" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/Apllo_1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_1/" { { 0 { 0 ""} 0 162 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1428589661360 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1428589661360 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[4\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[4] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[4\]" } } } } { "db/ip/Apllo_1/Apllo_1.v" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/Apllo_1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_1/" { { 0 { 0 ""} 0 161 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1428589661360 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1428589661360 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[3\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[3] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[3\]" } } } } { "db/ip/Apllo_1/Apllo_1.v" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/Apllo_1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_1/" { { 0 { 0 ""} 0 160 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1428589661360 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1428589661360 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[2\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[2] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[2\]" } } } } { "db/ip/Apllo_1/Apllo_1.v" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/Apllo_1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_1/" { { 0 { 0 ""} 0 159 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1428589661360 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1428589661360 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[1\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[1] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[1\]" } } } } { "db/ip/Apllo_1/Apllo_1.v" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/Apllo_1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_1/" { { 0 { 0 ""} 0 158 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1428589661360 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1428589661360 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Apllo_1_hps_0:hps_0\|Apllo_1_hps_0_hps_io:hps_io\|Apllo_1_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional memory_mem_dq\[0\] SSTL-15 Class I " "Type bi-directional pin memory_mem_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/vigas/altera/14.1/quartus/linux64/pin_planner.ppl" { memory_mem_dq[0] } } } { "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/vigas/altera/14.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "memory_mem_dq\[0\]" } } } } { "db/ip/Apllo_1/Apllo_1.v" "" { Text "/home/vigas/Apollo/Apollo_1/db/ip/Apllo_1/Apllo_1.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/vigas/Apollo/Apollo_1/" { { 0 { 0 ""} 0 157 9695 10437 0 0 }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1428589661360 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1428589661360 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1428589661360 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vigas/Apollo/Apollo_1/output_files/Apollo_1.fit.smsg " "Generated suppressed messages file /home/vigas/Apollo/Apollo_1/output_files/Apollo_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1428589663570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 115 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2606 " "Peak virtual memory: 2606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428589668164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr  9 11:27:48 2015 " "Processing ended: Thu Apr  9 11:27:48 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428589668164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:15 " "Elapsed time: 00:02:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428589668164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428589668164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1428589668164 ""}
