{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,2,16]],"date-time":"2019-02-16T20:43:51Z","timestamp":1550349831513},"reference-count":0,"publisher":"Association for Computing Machinery (ACM)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["SIGARCH Comput. Archit. News"],"published-print":{"date-parts":[[2011,7,22]]},"DOI":"10.1145\/2024723.2000090","type":"journal-article","created":{"date-parts":[[2011,9,6]],"date-time":"2011-09-06T15:10:32Z","timestamp":1315321832000},"page":"213","source":"Crossref","is-referenced-by-count":0,"title":["Releasing efficient beta cores to market early"],"prefix":"10.1145","volume":"39","author":[{"given":"Sangeetha","family":"Sudhakrishnan","sequence":"first","affiliation":[]},{"given":"Rigo","family":"Dicochea","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Renau","sequence":"additional","affiliation":[]}],"member":"320","container-title":["ACM SIGARCH Computer Architecture News"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=2000090&amp;ftid=990636&amp;dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,7]],"date-time":"2016-12-07T00:06:40Z","timestamp":1481069200000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7,22]]},"references-count":0,"journal-issue":{"published-print":{"date-parts":[[2011,7,22]]},"issue":"3"},"URL":"http:\/\/dx.doi.org\/10.1145\/2024723.2000090","relation":{},"ISSN":["0163-5964"],"issn-type":[{"value":"0163-5964","type":"print"}]}}