#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar  3 20:59:53 2020
# Process ID: 1512
# Current directory: Z:/122/Lab_6_F/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1600 Z:\122\Lab_6_F\project_1\project_1.xpr
# Log file: Z:/122/Lab_6_F/project_1/vivado.log
# Journal file: Z:/122/Lab_6_F/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/122/Lab_6_F/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Apps/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 806.234 ; gain = 193.836
update_compile_order -fileset sources_1
update_module_reference design_1_Lab6_IMEM_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding component instance block -- xilinx.com:module_ref:IR:1.0 - IR_0
Adding component instance block -- xilinx.com:module_ref:simple_reg:1.0 - simple_reg_0
Adding component instance block -- xilinx.com:module_ref:RF:1.0 - RF_0
Adding component instance block -- xilinx.com:module_ref:simple_reg:1.0 - simple_reg_1
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding component instance block -- xilinx.com:module_ref:immediate_mux:1.0 - immediate_mux_0
Adding component instance block -- xilinx.com:module_ref:simple_reg:1.0 - simple_reg_2
Adding component instance block -- xilinx.com:module_ref:MDR:1.0 - MDR_0
Adding component instance block -- xilinx.com:module_ref:Lab6_PC:1.0 - Lab6_PC_0
Adding component instance block -- xilinx.com:module_ref:lab6_DMEM:1.0 - lab6_DMEM_0
Adding component instance block -- xilinx.com:module_ref:Lab6_IMEM:1.0 - Lab6_IMEM_0
Adding component instance block -- xilinx.com:module_ref:lab6_DECODE:1.0 - lab6_DECODE_0
Adding component instance block -- xilinx.com:module_ref:STAGING:1.0 - STAGING_0
Successfully read diagram <design_1> from BD file <Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Lab6_IMEM_0_0 to use current project options
Wrote  : <Z:\122\Lab_6_F\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 863.281 ; gain = 45.621
update_module_reference: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 863.281 ; gain = 45.621
update_module_reference design_1_STAGING_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_STAGING_0_2 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'dst_in' width 4 differs from original width 1
WARNING: [IP_Flow 19-4706] Upgraded port 'dst_out' width 4 differs from original width 1
INFO: [IP_Flow 19-4702] Upgrade has renamed port 'memWr_out' as 'MemWr_out'
WARNING: [IP_Flow 19-4706] Upgraded port 'rf_0_in' width 16 differs from original width 1
WARNING: [IP_Flow 19-4706] Upgraded port 'rf_0_out' width 16 differs from original width 1
WARNING: [IP_Flow 19-4706] Upgraded port 'rf_1_in' width 16 differs from original width 1
WARNING: [IP_Flow 19-4706] Upgraded port 'rf_1_out' width 16 differs from original width 1
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'op_in'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'op_out'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_STAGING_0_2'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_STAGING_0_2' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <Z:\122\Lab_6_F\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 863.281 ; gain = 0.000
export_ip_user_files -of_objects  [get_files Z:/122/Lab_6_F/project_1/L6_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 Z:/122/Lab_6_F/project_1/L6_tb_behav.wcfg
close [ open Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg1.v w ]
add_files Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg1.v
close [ open Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg8.v w ]
add_files Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg8.v
update_compile_order -fileset sources_1
add_files -norecurse Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg8.v
WARNING: [filemgmt 56-12] File 'Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg8.v' cannot be added to the project because it already exists in the project, skipping this file
update_module_reference design_1_STAGING_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_STAGING_0_2 to use current project options
Wrote  : <Z:\122\Lab_6_F\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
close [ open Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg8.v w ]
add_files Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg8.v
WARNING: [filemgmt 56-12] File 'Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg8.v' cannot be added to the project because it already exists in the project, skipping this file
close [ open Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/WB_staging.v w ]
add_files Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/WB_staging.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'L6_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/TensorFlow.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj L6_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/STAGING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STAGING
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg1
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/WB_staging.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg8
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/immediate_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/lab6_DECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_DECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/simple_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/wbm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L6_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 882.020 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'not_stall' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:29]
ERROR: [VRFC 10-3180] cannot find port 'Aout' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:44]
ERROR: [VRFC 10-3180] cannot find port 'Ain' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:41]
ERROR: [VRFC 10-3180] cannot find port 'op_out' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:103]
ERROR: [VRFC 10-3180] cannot find port 'op_in' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:102]
ERROR: [VRFC 10-3180] cannot find port 'Aout' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:125]
ERROR: [VRFC 10-3180] cannot find port 'Ain' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:122]
ERROR: [VRFC 10-3180] cannot find port 'Aout' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:153]
ERROR: [VRFC 10-3180] cannot find port 'Ain' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:150]
ERROR: [VRFC 10-2063] Module <WB_staging> not found while processing module instance <wbs> [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:173]
ERROR: [VRFC 10-3180] cannot find port 'load' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:183]
ERROR: [VRFC 10-3180] cannot find port 'PC_data' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:182]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 882.020 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'L6_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/TensorFlow.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj L6_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/STAGING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STAGING
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg1
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/WB_staging.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg8
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/immediate_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/lab6_DECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_DECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/simple_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/wbm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L6_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 882.574 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'Aout' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:44]
ERROR: [VRFC 10-3180] cannot find port 'Ain' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:41]
ERROR: [VRFC 10-3180] cannot find port 'op_out' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:103]
ERROR: [VRFC 10-3180] cannot find port 'op_in' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:102]
ERROR: [VRFC 10-3180] cannot find port 'Aout' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:125]
ERROR: [VRFC 10-3180] cannot find port 'Ain' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:122]
ERROR: [VRFC 10-3180] cannot find port 'Aout' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:153]
ERROR: [VRFC 10-3180] cannot find port 'Ain' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:150]
ERROR: [VRFC 10-2063] Module <WB_staging> not found while processing module instance <wbs> [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:173]
ERROR: [VRFC 10-3180] cannot find port 'load' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:183]
ERROR: [VRFC 10-3180] cannot find port 'PC_data' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:182]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 882.574 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'L6_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/TensorFlow.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj L6_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/STAGING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STAGING
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg1
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/WB_staging.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg8
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/immediate_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/lab6_DECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_DECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/simple_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/wbm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L6_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 882.574 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'Aout' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:44]
ERROR: [VRFC 10-3180] cannot find port 'Ain' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:41]
ERROR: [VRFC 10-3180] cannot find port 'op_out' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:103]
ERROR: [VRFC 10-3180] cannot find port 'op_in' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:102]
ERROR: [VRFC 10-3180] cannot find port 'Aout' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:125]
ERROR: [VRFC 10-3180] cannot find port 'Ain' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:122]
ERROR: [VRFC 10-3180] cannot find port 'Aout' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:153]
ERROR: [VRFC 10-3180] cannot find port 'Ain' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:150]
ERROR: [VRFC 10-2063] Module <WB_staging> not found while processing module instance <wbs> [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:173]
ERROR: [VRFC 10-3180] cannot find port 'load' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:183]
ERROR: [VRFC 10-3180] cannot find port 'PC_data' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:182]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 882.574 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'L6_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/TensorFlow.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj L6_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/STAGING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STAGING
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg1
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg8
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/WB_staging.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_staging
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/immediate_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/lab6_DECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_DECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/simple_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/wbm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L6_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 882.574 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'op_out' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:103]
ERROR: [VRFC 10-3180] cannot find port 'op_in' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:102]
ERROR: [VRFC 10-3180] cannot find port 'LD_EN' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:174]
ERROR: [VRFC 10-3180] cannot find port 'load' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:183]
ERROR: [VRFC 10-3180] cannot find port 'PC_data' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:182]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 882.574 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
show_objects -name op_out [get_bd_cells -hierarchical "*" ]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'L6_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/TensorFlow.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj L6_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/STAGING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STAGING
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg1
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg8
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/WB_staging.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_staging
ERROR: [VRFC 10-2989] 'load_en' is not declared [Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/WB_staging.v:10]
ERROR: [VRFC 10-2865] module 'WB_staging' ignored due to previous errors [Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/WB_staging.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 882.574 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'L6_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/TensorFlow.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj L6_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/STAGING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STAGING
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg1
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg8
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/WB_staging.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_staging
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/immediate_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/lab6_DECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_DECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/simple_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/wbm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L6_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 882.574 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1 for port 'rfdata_in' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:116]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1 for port 'rfdata_out' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:117]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'dst_in' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:177]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'dst_out' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:178]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'not_stall_1' is not permitted [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 882.574 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/WB_staging.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/wbm.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/h.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'L6_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/TensorFlow.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj L6_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/STAGING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STAGING
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg1
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg8
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/WB_staging.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_staging
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/immediate_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/lab6_DECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_DECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/simple_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/wbm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L6_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 882.574 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'PC_data' on this module [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:182]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 882.574 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'L6_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/TensorFlow.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj L6_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/STAGING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STAGING
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg1
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg8
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/WB_staging.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_staging
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/immediate_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/lab6_DECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_DECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/simple_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/wbm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L6_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 882.574 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1 for port 'rfdata_in' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:116]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1 for port 'rfdata_out' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:117]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'dst_in' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:177]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'dst_out' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Lab6_PC
Compiling module xil_defaultlib.Lab6_IMEM
Compiling module xil_defaultlib.HALT
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.SimpleReg8
Compiling module xil_defaultlib.Lab6_DECODE
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.immediate_mux
Compiling module xil_defaultlib.simple_reg
Compiling module xil_defaultlib.STAGING
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.lab6_DMEM
Compiling module xil_defaultlib.SimpleReg1
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.WB_staging
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.L6_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot L6_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/L6_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar  3 21:32:52 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 882.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L6_tb_behav -key {Behavioral:sim_1:Functional:L6_tb} -tclbatch {L6_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source L6_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 948.348 ; gain = 65.773
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L6_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 948.348 ; gain = 65.773
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/L6_tb/rf/datastorage}} 
save_wave_config {Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg}
add_files -fileset sim_1 -norecurse Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg
set_property xsim.view {Z:/122/Lab_6_F/project_1/L6_tb_behav.wcfg Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'L6_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/TensorFlow.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj L6_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1 for port 'rfdata_in' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:116]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1 for port 'rfdata_out' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:117]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'dst_in' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:177]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'dst_out' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:178]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L6_tb_behav -key {Behavioral:sim_1:Functional:L6_tb} -tclbatch {L6_tb.tcl} -view {Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg
source L6_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 950.387 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L6_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 950.387 ; gain = 0.000
current_wave_config {L6_tb_behav1.wcfg}
L6_tb_behav1.wcfg
add_wave {{/L6_tb/WrX}} 
current_wave_config {L6_tb_behav1.wcfg}
L6_tb_behav1.wcfg
add_wave {{/L6_tb/dst}} 
current_wave_config {L6_tb_behav1.wcfg}
L6_tb_behav1.wcfg
add_wave {{/L6_tb/wbdata}} 
current_wave_config {L6_tb_behav1.wcfg}
L6_tb_behav1.wcfg
add_wave {{/L6_tb/rf/waddr}} 
save_wave_config {Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'L6_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/TensorFlow.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj L6_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/STAGING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STAGING
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg1
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg8
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/WB_staging.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_staging
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/immediate_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/lab6_DECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_DECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/simple_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/wbm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L6_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 950.387 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1 for port 'rfdata_in' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:116]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1 for port 'rfdata_out' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LD_EN' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:174]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'dst_in' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:177]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Lab6_PC
Compiling module xil_defaultlib.Lab6_IMEM
Compiling module xil_defaultlib.HALT
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.SimpleReg8
Compiling module xil_defaultlib.Lab6_DECODE
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.immediate_mux
Compiling module xil_defaultlib.simple_reg
Compiling module xil_defaultlib.STAGING
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.lab6_DMEM
Compiling module xil_defaultlib.SimpleReg1
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.WB_staging
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.L6_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot L6_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L6_tb_behav -key {Behavioral:sim_1:Functional:L6_tb} -tclbatch {L6_tb.tcl} -view {Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg
source L6_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 950.387 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L6_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 950.387 ; gain = 0.000
current_wave_config {L6_tb_behav1.wcfg}
L6_tb_behav1.wcfg
add_wave {{/L6_tb/dst_s2}} 
save_wave_config {Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'L6_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/TensorFlow.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj L6_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab6_DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/Lab6_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_PC
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/MDR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MDR
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/STAGING.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STAGING
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg1
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/SimpleReg8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleReg8
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/WB_staging.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_staging
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HALT
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/immediate_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module immediate_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/lab6_DECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab6_DECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/simple_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sources_1/new/wbm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WBMux
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L6_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 950.387 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1 for port 'rfdata_in' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:116]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1 for port 'rfdata_out' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LD_EN' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:174]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Lab6_PC
Compiling module xil_defaultlib.Lab6_IMEM
Compiling module xil_defaultlib.HALT
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.SimpleReg8
Compiling module xil_defaultlib.Lab6_DECODE
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.immediate_mux
Compiling module xil_defaultlib.simple_reg
Compiling module xil_defaultlib.STAGING
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.lab6_DMEM
Compiling module xil_defaultlib.SimpleReg1
Compiling module xil_defaultlib.MDR
Compiling module xil_defaultlib.WB_staging
Compiling module xil_defaultlib.WBMux
Compiling module xil_defaultlib.L6_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot L6_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 950.387 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L6_tb_behav -key {Behavioral:sim_1:Functional:L6_tb} -tclbatch {L6_tb.tcl} -view {Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg
source L6_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 950.387 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L6_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 950.387 ; gain = 0.000
current_wave_config {L6_tb_behav1.wcfg}
L6_tb_behav1.wcfg
add_wave {{/L6_tb/alu/adder_out}} 
save_wave_config {Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'L6_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/TensorFlow.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj L6_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1 for port 'rfdata_in' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:116]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1 for port 'rfdata_out' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LD_EN' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:174]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L6_tb_behav -key {Behavioral:sim_1:Functional:L6_tb} -tclbatch {L6_tb.tcl} -view {Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg
source L6_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 950.387 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L6_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 950.387 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'L6_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/TensorFlow.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj L6_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 950.387 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'L6_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/TensorFlow.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj L6_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1 for port 'rfdata_in' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:116]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1 for port 'rfdata_out' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LD_EN' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:174]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L6_tb_behav -key {Behavioral:sim_1:Functional:L6_tb} -tclbatch {L6_tb.tcl} -view {Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg
source L6_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 950.387 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L6_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 950.387 ; gain = 0.000
current_wave_config {L6_tb_behav1.wcfg}
L6_tb_behav1.wcfg
add_wave {{/L6_tb/dmem/Data}} 
save_wave_config {Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Apps/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'L6_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim/TensorFlow.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj L6_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Apps/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 142c6d635e3240a092ae5b1826457a13 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot L6_tb_behav xil_defaultlib.L6_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1 for port 'rfdata_in' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:116]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 1 for port 'rfdata_out' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'LD_EN' [Z:/122/Lab_6_F/project_1/project_1.srcs/sim_1/new/Lab6_tb.v:174]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Z:/122/Lab_6_F/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "L6_tb_behav -key {Behavioral:sim_1:Functional:L6_tb} -tclbatch {L6_tb.tcl} -view {Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config Z:/122/Lab_6_F/project_1/L6_tb_behav1.wcfg
source L6_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 996.957 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'L6_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 996.957 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  3 22:05:00 2020...
