#  side  x  y  dx  depth     det  det_ch  cable  rm  qie  adc  rm_fi  fi_ch  crate  htr  fpga  htr_fi  dcc_sl  spigo  dcc  fedid
0    -1  1  1   1      1  ZDC_EM       1      1   1    1    0      1      0     12    8   top       1       9     12    1    722
0    -1  2  1   1      1  ZDC_EM       2      2   1    1    1      1      1     12    8   top       1       9     12    1    722
0    -1  3  1   1      1  ZDC_EM       3      3   1    1    2      1      2     12    8   top       1       9     12    1    722
0    -1  4  1   1      1  ZDC_EM       4      4   1    1    3      2      0     12    8   top       2       9     12    1    722
0    -1  5  1   1      1  ZDC_EM       5      5   1    1    4      2      1     12    8   top       2       9     12    1    722
0    -1  1  1   5      2 ZDC_HAD       1      6   1    1    5      2      2     12    8   top       2       9     12    1    722
0    -1  1  1   5      3 ZDC_HAD       2      7   1    2    0      3      0     12    8   top       3       9     12    1    722
0    -1  1  1   5      4 ZDC_HAD       3      8   1    2    1      3      1     12    8   top       3       9     12    1    722
0    -1  1  1   5      5 ZDC_HAD       4      9   1    2    2      3      2     12    8   top       3       9     12    1    722
0     1  1  1   1      1  ZDC_EM       1      1   2    1    0      1      0     12    8   top       4       9     12    1    722
0     1  2  1   1      1  ZDC_EM       2      2   2    1    1      1      1     12    8   top       4       9     12    1    722
0     1  3  1   1      1  ZDC_EM       3      3   2    1    2      1      2     12    8   top       4       9     12    1    722
0     1  4  1   1      1  ZDC_EM       4      4   2    1    3      2      0     12    8   top       5       9     12    1    722
0     1  5  1   1      1  ZDC_EM       5      5   2    1    4      2      1     12    8   top       5       9     12    1    722
0     1  1  1   5      2 ZDC_HAD       1      6   2    1    5      2      2     12    8   top       5       9     12    1    722
0     1  1  1   5      3 ZDC_HAD       2      7   2    2    0      3      0     12    8   top       6       9     12    1    722
0     1  1  1   5      4 ZDC_HAD       3      8   2    2    1      3      1     12    8   top       6       9     12    1    722
0     1  1  1   5      5 ZDC_HAD       4      9   2    2    2      3      2     12    8   top       6       9     12    1    722
