INFO: [VRFC 10-2263] Analyzing Verilog file "D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module progCounter
INFO: [VRFC 10-311] analyzing module instMemory
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-311] analyzing module IFIDreg
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-311] analyzing module regRt
INFO: [VRFC 10-311] analyzing module fqaMux
INFO: [VRFC 10-311] analyzing module fqbMux
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-311] analyzing module immExtender
INFO: [VRFC 10-311] analyzing module IDEXEreg
INFO: [VRFC 10-311] analyzing module AluMux
INFO: [VRFC 10-311] analyzing module Alu
INFO: [VRFC 10-311] analyzing module EXEMEMreg
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-311] analyzing module MEMWBreg
INFO: [VRFC 10-311] analyzing module wbMux
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/The Pennsylvania State University/FA22/CMPEN-331/Lab/Final_Project/Final_Project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
