Version 4
SHEET 1 936 680
WIRE -80 96 -80 80
WIRE 0 96 0 80
WIRE 80 96 80 80
WIRE -80 192 -80 176
WIRE -80 208 -80 192
WIRE 0 208 0 176
WIRE 80 208 80 176
FLAG -80 80 VSS
FLAG -80 192 VDD
FLAG -80 208 0
FLAG 0 80 A
FLAG 0 208 0
FLAG 80 80 B
FLAG 80 208 0
FLAG 560 96 VSS
FLAG 560 192 VDD
FLAG 496 160 B
FLAG 496 128 A
FLAG 320 144 A
FLAG 368 112 VSS
FLAG 368 176 VDD
FLAG 752 96 VSS
FLAG 752 192 VDD
FLAG 704 128 A
FLAG 704 160 B
FLAG 400 144 NOT
FLAG 608 144 NOR
FLAG 800 144 NAND
SYMBOL voltage -80 80 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value 5
SYMBOL voltage 0 80 R0
WINDOW 3 -89 174 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(0 5 2 1n 1n 2 4)
SYMATTR InstName V2
SYMBOL voltage 80 80 R0
WINDOW 3 -171 202 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR Value PULSE(0 5 1 1n 1n 1 2)
SYMATTR InstName V3
SYMBOL NAND 720 144 R0
SYMATTR InstName X1
SYMBOL NOR 512 144 R0
SYMATTR InstName X2
SYMBOL NOT 352 144 R0
SYMATTR InstName X3
TEXT -96 304 Left 2 !.tran 5
TEXT -104 -32 Left 2 ;Lab 0: Cell Hierarchy of CMOS Logic\nWyatt Tack
