
MagStrain.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006864  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008c0  08006970  08006970  00016970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007230  08007230  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08007230  08007230  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007230  08007230  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007230  08007230  00017230  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007234  08007234  00017234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08007238  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000041c  2000001c  08007254  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000438  08007254  00020438  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ee1d  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000025aa  00000000  00000000  0002ee62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ef8  00000000  00000000  00031410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e40  00000000  00000000  00032308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000c4a1  00000000  00000000  00033148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00004754  00000000  00000000  0003f5e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  00043d3d  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003fc4  00000000  00000000  00043d90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000001c 	.word	0x2000001c
 8000128:	00000000 	.word	0x00000000
 800012c:	08006958 	.word	0x08006958

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000020 	.word	0x20000020
 8000148:	08006958 	.word	0x08006958

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	; 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	3a01      	subs	r2, #1
 8000216:	bf28      	it	cs
 8000218:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 800021c:	d2ed      	bcs.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <__aeabi_fmul>:
 8000378:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800037c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000380:	bf1e      	ittt	ne
 8000382:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000386:	ea92 0f0c 	teqne	r2, ip
 800038a:	ea93 0f0c 	teqne	r3, ip
 800038e:	d06f      	beq.n	8000470 <__aeabi_fmul+0xf8>
 8000390:	441a      	add	r2, r3
 8000392:	ea80 0c01 	eor.w	ip, r0, r1
 8000396:	0240      	lsls	r0, r0, #9
 8000398:	bf18      	it	ne
 800039a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800039e:	d01e      	beq.n	80003de <__aeabi_fmul+0x66>
 80003a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003ac:	fba0 3101 	umull	r3, r1, r0, r1
 80003b0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003b4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003b8:	bf3e      	ittt	cc
 80003ba:	0049      	lslcc	r1, r1, #1
 80003bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c0:	005b      	lslcc	r3, r3, #1
 80003c2:	ea40 0001 	orr.w	r0, r0, r1
 80003c6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ca:	2afd      	cmp	r2, #253	; 0xfd
 80003cc:	d81d      	bhi.n	800040a <__aeabi_fmul+0x92>
 80003ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003d6:	bf08      	it	eq
 80003d8:	f020 0001 	biceq.w	r0, r0, #1
 80003dc:	4770      	bx	lr
 80003de:	f090 0f00 	teq	r0, #0
 80003e2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003e6:	bf08      	it	eq
 80003e8:	0249      	lsleq	r1, r1, #9
 80003ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f2:	3a7f      	subs	r2, #127	; 0x7f
 80003f4:	bfc2      	ittt	gt
 80003f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003fe:	4770      	bxgt	lr
 8000400:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000404:	f04f 0300 	mov.w	r3, #0
 8000408:	3a01      	subs	r2, #1
 800040a:	dc5d      	bgt.n	80004c8 <__aeabi_fmul+0x150>
 800040c:	f112 0f19 	cmn.w	r2, #25
 8000410:	bfdc      	itt	le
 8000412:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000416:	4770      	bxle	lr
 8000418:	f1c2 0200 	rsb	r2, r2, #0
 800041c:	0041      	lsls	r1, r0, #1
 800041e:	fa21 f102 	lsr.w	r1, r1, r2
 8000422:	f1c2 0220 	rsb	r2, r2, #32
 8000426:	fa00 fc02 	lsl.w	ip, r0, r2
 800042a:	ea5f 0031 	movs.w	r0, r1, rrx
 800042e:	f140 0000 	adc.w	r0, r0, #0
 8000432:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000436:	bf08      	it	eq
 8000438:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043c:	4770      	bx	lr
 800043e:	f092 0f00 	teq	r2, #0
 8000442:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000446:	bf02      	ittt	eq
 8000448:	0040      	lsleq	r0, r0, #1
 800044a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800044e:	3a01      	subeq	r2, #1
 8000450:	d0f9      	beq.n	8000446 <__aeabi_fmul+0xce>
 8000452:	ea40 000c 	orr.w	r0, r0, ip
 8000456:	f093 0f00 	teq	r3, #0
 800045a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800045e:	bf02      	ittt	eq
 8000460:	0049      	lsleq	r1, r1, #1
 8000462:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000466:	3b01      	subeq	r3, #1
 8000468:	d0f9      	beq.n	800045e <__aeabi_fmul+0xe6>
 800046a:	ea41 010c 	orr.w	r1, r1, ip
 800046e:	e78f      	b.n	8000390 <__aeabi_fmul+0x18>
 8000470:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000474:	ea92 0f0c 	teq	r2, ip
 8000478:	bf18      	it	ne
 800047a:	ea93 0f0c 	teqne	r3, ip
 800047e:	d00a      	beq.n	8000496 <__aeabi_fmul+0x11e>
 8000480:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000484:	bf18      	it	ne
 8000486:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800048a:	d1d8      	bne.n	800043e <__aeabi_fmul+0xc6>
 800048c:	ea80 0001 	eor.w	r0, r0, r1
 8000490:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000494:	4770      	bx	lr
 8000496:	f090 0f00 	teq	r0, #0
 800049a:	bf17      	itett	ne
 800049c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004a0:	4608      	moveq	r0, r1
 80004a2:	f091 0f00 	teqne	r1, #0
 80004a6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004aa:	d014      	beq.n	80004d6 <__aeabi_fmul+0x15e>
 80004ac:	ea92 0f0c 	teq	r2, ip
 80004b0:	d101      	bne.n	80004b6 <__aeabi_fmul+0x13e>
 80004b2:	0242      	lsls	r2, r0, #9
 80004b4:	d10f      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004b6:	ea93 0f0c 	teq	r3, ip
 80004ba:	d103      	bne.n	80004c4 <__aeabi_fmul+0x14c>
 80004bc:	024b      	lsls	r3, r1, #9
 80004be:	bf18      	it	ne
 80004c0:	4608      	movne	r0, r1
 80004c2:	d108      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004c4:	ea80 0001 	eor.w	r0, r0, r1
 80004c8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004cc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004d0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d4:	4770      	bx	lr
 80004d6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004da:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004de:	4770      	bx	lr

080004e0 <__aeabi_fdiv>:
 80004e0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004e8:	bf1e      	ittt	ne
 80004ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ee:	ea92 0f0c 	teqne	r2, ip
 80004f2:	ea93 0f0c 	teqne	r3, ip
 80004f6:	d069      	beq.n	80005cc <__aeabi_fdiv+0xec>
 80004f8:	eba2 0203 	sub.w	r2, r2, r3
 80004fc:	ea80 0c01 	eor.w	ip, r0, r1
 8000500:	0249      	lsls	r1, r1, #9
 8000502:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000506:	d037      	beq.n	8000578 <__aeabi_fdiv+0x98>
 8000508:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800050c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000510:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000514:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000518:	428b      	cmp	r3, r1
 800051a:	bf38      	it	cc
 800051c:	005b      	lslcc	r3, r3, #1
 800051e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000522:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000526:	428b      	cmp	r3, r1
 8000528:	bf24      	itt	cs
 800052a:	1a5b      	subcs	r3, r3, r1
 800052c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000530:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000534:	bf24      	itt	cs
 8000536:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800053e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000542:	bf24      	itt	cs
 8000544:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800054c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000550:	bf24      	itt	cs
 8000552:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000556:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055a:	011b      	lsls	r3, r3, #4
 800055c:	bf18      	it	ne
 800055e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000562:	d1e0      	bne.n	8000526 <__aeabi_fdiv+0x46>
 8000564:	2afd      	cmp	r2, #253	; 0xfd
 8000566:	f63f af50 	bhi.w	800040a <__aeabi_fmul+0x92>
 800056a:	428b      	cmp	r3, r1
 800056c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000570:	bf08      	it	eq
 8000572:	f020 0001 	biceq.w	r0, r0, #1
 8000576:	4770      	bx	lr
 8000578:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800057c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000580:	327f      	adds	r2, #127	; 0x7f
 8000582:	bfc2      	ittt	gt
 8000584:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000588:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800058c:	4770      	bxgt	lr
 800058e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000592:	f04f 0300 	mov.w	r3, #0
 8000596:	3a01      	subs	r2, #1
 8000598:	e737      	b.n	800040a <__aeabi_fmul+0x92>
 800059a:	f092 0f00 	teq	r2, #0
 800059e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005a2:	bf02      	ittt	eq
 80005a4:	0040      	lsleq	r0, r0, #1
 80005a6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005aa:	3a01      	subeq	r2, #1
 80005ac:	d0f9      	beq.n	80005a2 <__aeabi_fdiv+0xc2>
 80005ae:	ea40 000c 	orr.w	r0, r0, ip
 80005b2:	f093 0f00 	teq	r3, #0
 80005b6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ba:	bf02      	ittt	eq
 80005bc:	0049      	lsleq	r1, r1, #1
 80005be:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005c2:	3b01      	subeq	r3, #1
 80005c4:	d0f9      	beq.n	80005ba <__aeabi_fdiv+0xda>
 80005c6:	ea41 010c 	orr.w	r1, r1, ip
 80005ca:	e795      	b.n	80004f8 <__aeabi_fdiv+0x18>
 80005cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d0:	ea92 0f0c 	teq	r2, ip
 80005d4:	d108      	bne.n	80005e8 <__aeabi_fdiv+0x108>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	f47f af7d 	bne.w	80004d6 <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	f47f af70 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e776      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005e8:	ea93 0f0c 	teq	r3, ip
 80005ec:	d104      	bne.n	80005f8 <__aeabi_fdiv+0x118>
 80005ee:	024b      	lsls	r3, r1, #9
 80005f0:	f43f af4c 	beq.w	800048c <__aeabi_fmul+0x114>
 80005f4:	4608      	mov	r0, r1
 80005f6:	e76e      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005f8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005fc:	bf18      	it	ne
 80005fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000602:	d1ca      	bne.n	800059a <__aeabi_fdiv+0xba>
 8000604:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000608:	f47f af5c 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 800060c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000610:	f47f af3c 	bne.w	800048c <__aeabi_fmul+0x114>
 8000614:	e75f      	b.n	80004d6 <__aeabi_fmul+0x15e>
 8000616:	bf00      	nop

08000618 <__gesf2>:
 8000618:	f04f 3cff 	mov.w	ip, #4294967295
 800061c:	e006      	b.n	800062c <__cmpsf2+0x4>
 800061e:	bf00      	nop

08000620 <__lesf2>:
 8000620:	f04f 0c01 	mov.w	ip, #1
 8000624:	e002      	b.n	800062c <__cmpsf2+0x4>
 8000626:	bf00      	nop

08000628 <__cmpsf2>:
 8000628:	f04f 0c01 	mov.w	ip, #1
 800062c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000630:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000634:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000638:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800063c:	bf18      	it	ne
 800063e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000642:	d011      	beq.n	8000668 <__cmpsf2+0x40>
 8000644:	b001      	add	sp, #4
 8000646:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800064a:	bf18      	it	ne
 800064c:	ea90 0f01 	teqne	r0, r1
 8000650:	bf58      	it	pl
 8000652:	ebb2 0003 	subspl.w	r0, r2, r3
 8000656:	bf88      	it	hi
 8000658:	17c8      	asrhi	r0, r1, #31
 800065a:	bf38      	it	cc
 800065c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000660:	bf18      	it	ne
 8000662:	f040 0001 	orrne.w	r0, r0, #1
 8000666:	4770      	bx	lr
 8000668:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800066c:	d102      	bne.n	8000674 <__cmpsf2+0x4c>
 800066e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000672:	d105      	bne.n	8000680 <__cmpsf2+0x58>
 8000674:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000678:	d1e4      	bne.n	8000644 <__cmpsf2+0x1c>
 800067a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800067e:	d0e1      	beq.n	8000644 <__cmpsf2+0x1c>
 8000680:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <__aeabi_cfrcmple>:
 8000688:	4684      	mov	ip, r0
 800068a:	4608      	mov	r0, r1
 800068c:	4661      	mov	r1, ip
 800068e:	e7ff      	b.n	8000690 <__aeabi_cfcmpeq>

08000690 <__aeabi_cfcmpeq>:
 8000690:	b50f      	push	{r0, r1, r2, r3, lr}
 8000692:	f7ff ffc9 	bl	8000628 <__cmpsf2>
 8000696:	2800      	cmp	r0, #0
 8000698:	bf48      	it	mi
 800069a:	f110 0f00 	cmnmi.w	r0, #0
 800069e:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006a0 <__aeabi_fcmpeq>:
 80006a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a4:	f7ff fff4 	bl	8000690 <__aeabi_cfcmpeq>
 80006a8:	bf0c      	ite	eq
 80006aa:	2001      	moveq	r0, #1
 80006ac:	2000      	movne	r0, #0
 80006ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b2:	bf00      	nop

080006b4 <__aeabi_fcmplt>:
 80006b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006b8:	f7ff ffea 	bl	8000690 <__aeabi_cfcmpeq>
 80006bc:	bf34      	ite	cc
 80006be:	2001      	movcc	r0, #1
 80006c0:	2000      	movcs	r0, #0
 80006c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006c6:	bf00      	nop

080006c8 <__aeabi_fcmple>:
 80006c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006cc:	f7ff ffe0 	bl	8000690 <__aeabi_cfcmpeq>
 80006d0:	bf94      	ite	ls
 80006d2:	2001      	movls	r0, #1
 80006d4:	2000      	movhi	r0, #0
 80006d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006da:	bf00      	nop

080006dc <__aeabi_fcmpge>:
 80006dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e0:	f7ff ffd2 	bl	8000688 <__aeabi_cfrcmple>
 80006e4:	bf94      	ite	ls
 80006e6:	2001      	movls	r0, #1
 80006e8:	2000      	movhi	r0, #0
 80006ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ee:	bf00      	nop

080006f0 <__aeabi_fcmpgt>:
 80006f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f4:	f7ff ffc8 	bl	8000688 <__aeabi_cfrcmple>
 80006f8:	bf34      	ite	cc
 80006fa:	2001      	movcc	r0, #1
 80006fc:	2000      	movcs	r0, #0
 80006fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000702:	bf00      	nop

08000704 <__aeabi_f2iz>:
 8000704:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000708:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800070c:	d30f      	bcc.n	800072e <__aeabi_f2iz+0x2a>
 800070e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000712:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000716:	d90d      	bls.n	8000734 <__aeabi_f2iz+0x30>
 8000718:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800071c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000720:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000724:	fa23 f002 	lsr.w	r0, r3, r2
 8000728:	bf18      	it	ne
 800072a:	4240      	negne	r0, r0
 800072c:	4770      	bx	lr
 800072e:	f04f 0000 	mov.w	r0, #0
 8000732:	4770      	bx	lr
 8000734:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000738:	d101      	bne.n	800073e <__aeabi_f2iz+0x3a>
 800073a:	0242      	lsls	r2, r0, #9
 800073c:	d105      	bne.n	800074a <__aeabi_f2iz+0x46>
 800073e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000742:	bf08      	it	eq
 8000744:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr

08000750 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b08c      	sub	sp, #48	; 0x30
 8000754:	af00      	add	r7, sp, #0
    /* MCU Configuration--------------------------------------------------------*/
    HAL_Init();
 8000756:	f002 ff63 	bl	8003620 <HAL_Init>
    SystemClock_Config();
 800075a:	f000 fec9 	bl	80014f0 <SystemClock_Config>
    MX_GPIO_Init();
 800075e:	f000 ff23 	bl	80015a8 <MX_GPIO_Init>
    MX_USART1_UART_Init();
 8000762:	f000 fffd 	bl	8001760 <MX_USART1_UART_Init>
    MX_USART2_UART_Init();
 8000766:	f001 f825 	bl	80017b4 <MX_USART2_UART_Init>
    MX_ADC1_Init();
 800076a:	f001 f84d 	bl	8001808 <MX_ADC1_Init>
    MX_ADC2_Init();
 800076e:	f001 f889 	bl	8001884 <MX_ADC2_Init>
    MX_TIM4_Init();
 8000772:	f001 f8c5 	bl	8001900 <MX_TIM4_Init>

    /* Калибровка ADC */
    USART2_Print("[INIT] Calibrating ADC1...\r\n");
 8000776:	48a4      	ldr	r0, [pc, #656]	; (8000a08 <main+0x2b8>)
 8000778:	f002 fa78 	bl	8002c6c <USART2_Print>
    if (HAL_ADCEx_Calibration_Start(&hadc1) == HAL_OK) {
 800077c:	48a3      	ldr	r0, [pc, #652]	; (8000a0c <main+0x2bc>)
 800077e:	f003 fd03 	bl	8004188 <HAL_ADCEx_Calibration_Start>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d106      	bne.n	8000796 <main+0x46>
        adc1_initialized = 1;
 8000788:	4ba1      	ldr	r3, [pc, #644]	; (8000a10 <main+0x2c0>)
 800078a:	2201      	movs	r2, #1
 800078c:	701a      	strb	r2, [r3, #0]
        USART2_Print("[INIT] ADC1 calibrated OK\r\n");
 800078e:	48a1      	ldr	r0, [pc, #644]	; (8000a14 <main+0x2c4>)
 8000790:	f002 fa6c 	bl	8002c6c <USART2_Print>
 8000794:	e002      	b.n	800079c <main+0x4c>
    } else {
        USART2_Print("[INIT] ADC1 calibration FAILED!\r\n");
 8000796:	48a0      	ldr	r0, [pc, #640]	; (8000a18 <main+0x2c8>)
 8000798:	f002 fa68 	bl	8002c6c <USART2_Print>
    }

    USART2_Print("[INIT] Calibrating ADC2...\r\n");
 800079c:	489f      	ldr	r0, [pc, #636]	; (8000a1c <main+0x2cc>)
 800079e:	f002 fa65 	bl	8002c6c <USART2_Print>
    if (HAL_ADCEx_Calibration_Start(&hadc2) == HAL_OK) {
 80007a2:	489f      	ldr	r0, [pc, #636]	; (8000a20 <main+0x2d0>)
 80007a4:	f003 fcf0 	bl	8004188 <HAL_ADCEx_Calibration_Start>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d106      	bne.n	80007bc <main+0x6c>
        adc2_initialized = 1;
 80007ae:	4b9d      	ldr	r3, [pc, #628]	; (8000a24 <main+0x2d4>)
 80007b0:	2201      	movs	r2, #1
 80007b2:	701a      	strb	r2, [r3, #0]
        USART2_Print("[INIT] ADC2 calibrated OK\r\n");
 80007b4:	489c      	ldr	r0, [pc, #624]	; (8000a28 <main+0x2d8>)
 80007b6:	f002 fa59 	bl	8002c6c <USART2_Print>
 80007ba:	e002      	b.n	80007c2 <main+0x72>
    } else {
        USART2_Print("[INIT] ADC2 calibration FAILED!\r\n");
 80007bc:	489b      	ldr	r0, [pc, #620]	; (8000a2c <main+0x2dc>)
 80007be:	f002 fa55 	bl	8002c6c <USART2_Print>
    }

    /* Инициализация ModBus */
    ModBus_Init();
 80007c2:	f001 feab 	bl	800251c <ModBus_Init>

    /* Задержка для стабилизации */
    HAL_Delay(1000);
 80007c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007ca:	f002 ff8b 	bl	80036e4 <HAL_Delay>

    /* Инициализация захвата частоты */
    TIM3_InputCapture_Init();
 80007ce:	f000 fa1f 	bl	8000c10 <TIM3_InputCapture_Init>

    /* Инициализация и запуск генератора импульсов (ПРОСТОЙ ВАРИАНТ) */
    TIM4_PWM_Init_Simple();
 80007d2:	f000 fbe1 	bl	8000f98 <TIM4_PWM_Init_Simple>
    Start_Pulse_Generator();
 80007d6:	f000 fc33 	bl	8001040 <Start_Pulse_Generator>

    /* Настройка приоритетов прерываний */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80007da:	2200      	movs	r2, #0
 80007dc:	2100      	movs	r1, #0
 80007de:	2025      	movs	r0, #37	; 0x25
 80007e0:	f003 fe5f 	bl	80044a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80007e4:	2025      	movs	r0, #37	; 0x25
 80007e6:	f003 fe78 	bl	80044da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
 80007ea:	2201      	movs	r2, #1
 80007ec:	2100      	movs	r1, #0
 80007ee:	2026      	movs	r0, #38	; 0x26
 80007f0:	f003 fe57 	bl	80044a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80007f4:	2026      	movs	r0, #38	; 0x26
 80007f6:	f003 fe70 	bl	80044da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 80007fa:	2200      	movs	r2, #0
 80007fc:	2101      	movs	r1, #1
 80007fe:	201d      	movs	r0, #29
 8000800:	f003 fe4f 	bl	80044a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000804:	201d      	movs	r0, #29
 8000806:	f003 fe68 	bl	80044da <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 1);
 800080a:	2201      	movs	r2, #1
 800080c:	2101      	movs	r1, #1
 800080e:	2012      	movs	r0, #18
 8000810:	f003 fe47 	bl	80044a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000814:	2012      	movs	r0, #18
 8000816:	f003 fe60 	bl	80044da <HAL_NVIC_EnableIRQ>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800081a:	b662      	cpsie	i
}
 800081c:	bf00      	nop

    /* Включаем глобальные прерывания */
    __enable_irq();

    /* Вывод информации о системе */
    USART2_Print("\r\n========================================\r\n");
 800081e:	4884      	ldr	r0, [pc, #528]	; (8000a30 <main+0x2e0>)
 8000820:	f002 fa24 	bl	8002c6c <USART2_Print>
    USART2_Print("       STM32 Frequency Meter System       \r\n");
 8000824:	4883      	ldr	r0, [pc, #524]	; (8000a34 <main+0x2e4>)
 8000826:	f002 fa21 	bl	8002c6c <USART2_Print>
    USART2_Print("========================================\r\n");
 800082a:	4883      	ldr	r0, [pc, #524]	; (8000a38 <main+0x2e8>)
 800082c:	f002 fa1e 	bl	8002c6c <USART2_Print>
    USART2_Print("System initialized\r\n");
 8000830:	4882      	ldr	r0, [pc, #520]	; (8000a3c <main+0x2ec>)
 8000832:	f002 fa1b 	bl	8002c6c <USART2_Print>
    USART2_Print("USART2: Debug console (115200)\r\n");
 8000836:	4882      	ldr	r0, [pc, #520]	; (8000a40 <main+0x2f0>)
 8000838:	f002 fa18 	bl	8002c6c <USART2_Print>
    USART2_Print("USART1: ModBus RTU (9600, 8N1)\r\n");
 800083c:	4881      	ldr	r0, [pc, #516]	; (8000a44 <main+0x2f4>)
 800083e:	f002 fa15 	bl	8002c6c <USART2_Print>
    USART2_Print("Device address: 1\r\n");
 8000842:	4881      	ldr	r0, [pc, #516]	; (8000a48 <main+0x2f8>)
 8000844:	f002 fa12 	bl	8002c6c <USART2_Print>
    USART2_Print("ADC samples: ");
 8000848:	4880      	ldr	r0, [pc, #512]	; (8000a4c <main+0x2fc>)
 800084a:	f002 fa0f 	bl	8002c6c <USART2_Print>
    USART2_PrintNum(ADC_SAMPLES);
 800084e:	2010      	movs	r0, #16
 8000850:	f002 fa24 	bl	8002c9c <USART2_PrintNum>
    USART2_Print("\r\nPulse generator: PB5, 10 us @ 10 Hz\r\n");
 8000854:	487e      	ldr	r0, [pc, #504]	; (8000a50 <main+0x300>)
 8000856:	f002 fa09 	bl	8002c6c <USART2_Print>
    USART2_Print("========================================\r\n\r\n");
 800085a:	487e      	ldr	r0, [pc, #504]	; (8000a54 <main+0x304>)
 800085c:	f002 fa06 	bl	8002c6c <USART2_Print>

    /* Тестовое измерение напряжений при запуске */
    USART2_Print("[INIT] Testing ADC measurements...\r\n");
 8000860:	487d      	ldr	r0, [pc, #500]	; (8000a58 <main+0x308>)
 8000862:	f002 fa03 	bl	8002c6c <USART2_Print>
    Read_All_Voltages();
 8000866:	f000 fc79 	bl	800115c <Read_All_Voltages>

    USART2_Print("[INIT] VDDA: ");
 800086a:	487c      	ldr	r0, [pc, #496]	; (8000a5c <main+0x30c>)
 800086c:	f002 f9fe 	bl	8002c6c <USART2_Print>
    float_to_str(current_vdda, float_buffer, 3);
 8000870:	4b7b      	ldr	r3, [pc, #492]	; (8000a60 <main+0x310>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	2203      	movs	r2, #3
 8000876:	497b      	ldr	r1, [pc, #492]	; (8000a64 <main+0x314>)
 8000878:	4618      	mov	r0, r3
 800087a:	f002 fdc1 	bl	8003400 <float_to_str>
    USART2_Print(float_buffer);
 800087e:	4879      	ldr	r0, [pc, #484]	; (8000a64 <main+0x314>)
 8000880:	f002 f9f4 	bl	8002c6c <USART2_Print>
    USART2_Print(" V\r\n");
 8000884:	4878      	ldr	r0, [pc, #480]	; (8000a68 <main+0x318>)
 8000886:	f002 f9f1 	bl	8002c6c <USART2_Print>

    USART2_Print("[INIT] 24V:  ");
 800088a:	4878      	ldr	r0, [pc, #480]	; (8000a6c <main+0x31c>)
 800088c:	f002 f9ee 	bl	8002c6c <USART2_Print>
    float_to_str(current_24v, float_buffer, 3);
 8000890:	4b77      	ldr	r3, [pc, #476]	; (8000a70 <main+0x320>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	2203      	movs	r2, #3
 8000896:	4973      	ldr	r1, [pc, #460]	; (8000a64 <main+0x314>)
 8000898:	4618      	mov	r0, r3
 800089a:	f002 fdb1 	bl	8003400 <float_to_str>
    USART2_Print(float_buffer);
 800089e:	4871      	ldr	r0, [pc, #452]	; (8000a64 <main+0x314>)
 80008a0:	f002 f9e4 	bl	8002c6c <USART2_Print>
    USART2_Print(" V\r\n");
 80008a4:	4870      	ldr	r0, [pc, #448]	; (8000a68 <main+0x318>)
 80008a6:	f002 f9e1 	bl	8002c6c <USART2_Print>

    USART2_Print("[INIT] 12V:  ");
 80008aa:	4872      	ldr	r0, [pc, #456]	; (8000a74 <main+0x324>)
 80008ac:	f002 f9de 	bl	8002c6c <USART2_Print>
    float_to_str(current_12v, float_buffer, 3);
 80008b0:	4b71      	ldr	r3, [pc, #452]	; (8000a78 <main+0x328>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	2203      	movs	r2, #3
 80008b6:	496b      	ldr	r1, [pc, #428]	; (8000a64 <main+0x314>)
 80008b8:	4618      	mov	r0, r3
 80008ba:	f002 fda1 	bl	8003400 <float_to_str>
    USART2_Print(float_buffer);
 80008be:	4869      	ldr	r0, [pc, #420]	; (8000a64 <main+0x314>)
 80008c0:	f002 f9d4 	bl	8002c6c <USART2_Print>
    USART2_Print(" V\r\n");
 80008c4:	4868      	ldr	r0, [pc, #416]	; (8000a68 <main+0x318>)
 80008c6:	f002 f9d1 	bl	8002c6c <USART2_Print>

    USART2_Print("[INIT] 5V:   ");
 80008ca:	486c      	ldr	r0, [pc, #432]	; (8000a7c <main+0x32c>)
 80008cc:	f002 f9ce 	bl	8002c6c <USART2_Print>
    float_to_str(current_5v, float_buffer, 3);
 80008d0:	4b6b      	ldr	r3, [pc, #428]	; (8000a80 <main+0x330>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2203      	movs	r2, #3
 80008d6:	4963      	ldr	r1, [pc, #396]	; (8000a64 <main+0x314>)
 80008d8:	4618      	mov	r0, r3
 80008da:	f002 fd91 	bl	8003400 <float_to_str>
    USART2_Print(float_buffer);
 80008de:	4861      	ldr	r0, [pc, #388]	; (8000a64 <main+0x314>)
 80008e0:	f002 f9c4 	bl	8002c6c <USART2_Print>
    USART2_Print(" V\r\n");
 80008e4:	4860      	ldr	r0, [pc, #384]	; (8000a68 <main+0x318>)
 80008e6:	f002 f9c1 	bl	8002c6c <USART2_Print>

    USART2_Print("[INIT] ADC test completed\r\n\r\n");
 80008ea:	4866      	ldr	r0, [pc, #408]	; (8000a84 <main+0x334>)
 80008ec:	f002 f9be 	bl	8002c6c <USART2_Print>

    /* Основные переменные цикла */
    uint32_t last_measure_time = 0;
 80008f0:	2300      	movs	r3, #0
 80008f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint32_t last_debug_time = 0;
 80008f4:	2300      	movs	r3, #0
 80008f6:	62bb      	str	r3, [r7, #40]	; 0x28
    uint8_t led_state = 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
    	//HAL_Delay(0.1);
    	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
    	//HAL_Delay(100);
        /* Мигание светодиодом каждые 500 мс */
        if (HAL_GetTick() - last_debug_time >= 500)
 80008fe:	f002 fee7 	bl	80036d0 <HAL_GetTick>
 8000902:	4602      	mov	r2, r0
 8000904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000906:	1ad3      	subs	r3, r2, r3
 8000908:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800090c:	d318      	bcc.n	8000940 <main+0x1f0>
        {
            last_debug_time = HAL_GetTick();
 800090e:	f002 fedf 	bl	80036d0 <HAL_GetTick>
 8000912:	62b8      	str	r0, [r7, #40]	; 0x28
            led_state = !led_state;
 8000914:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000918:	2b00      	cmp	r3, #0
 800091a:	bf0c      	ite	eq
 800091c:	2301      	moveq	r3, #1
 800091e:	2300      	movne	r3, #0
 8000920:	b2db      	uxtb	r3, r3
 8000922:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, led_state ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000926:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800092a:	2b00      	cmp	r3, #0
 800092c:	bf0c      	ite	eq
 800092e:	2301      	moveq	r3, #1
 8000930:	2300      	movne	r3, #0
 8000932:	b2db      	uxtb	r3, r3
 8000934:	461a      	mov	r2, r3
 8000936:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800093a:	4853      	ldr	r0, [pc, #332]	; (8000a88 <main+0x338>)
 800093c:	f004 f81c 	bl	8004978 <HAL_GPIO_WritePin>
        }

        /* Чтение напряжений и измерение частоты каждую секунду */
        if (HAL_GetTick() - last_measure_time >= 1000)
 8000940:	f002 fec6 	bl	80036d0 <HAL_GetTick>
 8000944:	4602      	mov	r2, r0
 8000946:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000948:	1ad3      	subs	r3, r2, r3
 800094a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800094e:	f0c0 8138 	bcc.w	8000bc2 <main+0x472>
        {
            last_measure_time = HAL_GetTick();
 8000952:	f002 febd 	bl	80036d0 <HAL_GetTick>
 8000956:	62f8      	str	r0, [r7, #44]	; 0x2c

            /* Шаг 1: Измерение напряжений */
            Read_All_Voltages();
 8000958:	f000 fc00 	bl	800115c <Read_All_Voltages>

            /* Шаг 2: Обновление данных в ModBus регистрах */
            ModBus_UpdateVoltages(current_vdda, current_24v, current_12v, current_5v);
 800095c:	4b40      	ldr	r3, [pc, #256]	; (8000a60 <main+0x310>)
 800095e:	6818      	ldr	r0, [r3, #0]
 8000960:	4b43      	ldr	r3, [pc, #268]	; (8000a70 <main+0x320>)
 8000962:	6819      	ldr	r1, [r3, #0]
 8000964:	4b44      	ldr	r3, [pc, #272]	; (8000a78 <main+0x328>)
 8000966:	681a      	ldr	r2, [r3, #0]
 8000968:	4b45      	ldr	r3, [pc, #276]	; (8000a80 <main+0x330>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	f001 ff2a 	bl	80027c4 <ModBus_UpdateVoltages>

            /* Шаг 3: Вывод напряжений на отладку */
            USART2_Print("\r\n--- VOLTAGES ---\r\n");
 8000970:	4846      	ldr	r0, [pc, #280]	; (8000a8c <main+0x33c>)
 8000972:	f002 f97b 	bl	8002c6c <USART2_Print>

            USART2_Print("VDDA = ");
 8000976:	4846      	ldr	r0, [pc, #280]	; (8000a90 <main+0x340>)
 8000978:	f002 f978 	bl	8002c6c <USART2_Print>
            float_to_str(current_vdda, float_buffer, 3);
 800097c:	4b38      	ldr	r3, [pc, #224]	; (8000a60 <main+0x310>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	2203      	movs	r2, #3
 8000982:	4938      	ldr	r1, [pc, #224]	; (8000a64 <main+0x314>)
 8000984:	4618      	mov	r0, r3
 8000986:	f002 fd3b 	bl	8003400 <float_to_str>
            USART2_Print(float_buffer);
 800098a:	4836      	ldr	r0, [pc, #216]	; (8000a64 <main+0x314>)
 800098c:	f002 f96e 	bl	8002c6c <USART2_Print>
            USART2_Print(" V\r\n");
 8000990:	4835      	ldr	r0, [pc, #212]	; (8000a68 <main+0x318>)
 8000992:	f002 f96b 	bl	8002c6c <USART2_Print>

            USART2_Print("24V  = ");
 8000996:	483f      	ldr	r0, [pc, #252]	; (8000a94 <main+0x344>)
 8000998:	f002 f968 	bl	8002c6c <USART2_Print>
            float_to_str(current_24v, float_buffer, 3);
 800099c:	4b34      	ldr	r3, [pc, #208]	; (8000a70 <main+0x320>)
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	2203      	movs	r2, #3
 80009a2:	4930      	ldr	r1, [pc, #192]	; (8000a64 <main+0x314>)
 80009a4:	4618      	mov	r0, r3
 80009a6:	f002 fd2b 	bl	8003400 <float_to_str>
            USART2_Print(float_buffer);
 80009aa:	482e      	ldr	r0, [pc, #184]	; (8000a64 <main+0x314>)
 80009ac:	f002 f95e 	bl	8002c6c <USART2_Print>
            USART2_Print(" V\r\n");
 80009b0:	482d      	ldr	r0, [pc, #180]	; (8000a68 <main+0x318>)
 80009b2:	f002 f95b 	bl	8002c6c <USART2_Print>

            USART2_Print("12V  = ");
 80009b6:	4838      	ldr	r0, [pc, #224]	; (8000a98 <main+0x348>)
 80009b8:	f002 f958 	bl	8002c6c <USART2_Print>
            float_to_str(current_12v, float_buffer, 3);
 80009bc:	4b2e      	ldr	r3, [pc, #184]	; (8000a78 <main+0x328>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	2203      	movs	r2, #3
 80009c2:	4928      	ldr	r1, [pc, #160]	; (8000a64 <main+0x314>)
 80009c4:	4618      	mov	r0, r3
 80009c6:	f002 fd1b 	bl	8003400 <float_to_str>
            USART2_Print(float_buffer);
 80009ca:	4826      	ldr	r0, [pc, #152]	; (8000a64 <main+0x314>)
 80009cc:	f002 f94e 	bl	8002c6c <USART2_Print>
            USART2_Print(" V\r\n");
 80009d0:	4825      	ldr	r0, [pc, #148]	; (8000a68 <main+0x318>)
 80009d2:	f002 f94b 	bl	8002c6c <USART2_Print>

            USART2_Print("5V   = ");
 80009d6:	4831      	ldr	r0, [pc, #196]	; (8000a9c <main+0x34c>)
 80009d8:	f002 f948 	bl	8002c6c <USART2_Print>
            float_to_str(current_5v, float_buffer, 3);
 80009dc:	4b28      	ldr	r3, [pc, #160]	; (8000a80 <main+0x330>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	2203      	movs	r2, #3
 80009e2:	4920      	ldr	r1, [pc, #128]	; (8000a64 <main+0x314>)
 80009e4:	4618      	mov	r0, r3
 80009e6:	f002 fd0b 	bl	8003400 <float_to_str>
            USART2_Print(float_buffer);
 80009ea:	481e      	ldr	r0, [pc, #120]	; (8000a64 <main+0x314>)
 80009ec:	f002 f93e 	bl	8002c6c <USART2_Print>
            USART2_Print(" V\r\n");
 80009f0:	481d      	ldr	r0, [pc, #116]	; (8000a68 <main+0x318>)
 80009f2:	f002 f93b 	bl	8002c6c <USART2_Print>

            /* Шаг 4: Измерение частоты */
            reset_capture();
 80009f6:	f000 f9bd 	bl	8000d74 <reset_capture>
            start_capture();
 80009fa:	f000 f991 	bl	8000d20 <start_capture>

            /* Ожидание завершения измерения частоты */
            uint32_t start_wait = HAL_GetTick();
 80009fe:	f002 fe67 	bl	80036d0 <HAL_GetTick>
 8000a02:	61b8      	str	r0, [r7, #24]
            while (!measurement_done && ((HAL_GetTick() - start_wait) < 1000)) {
 8000a04:	e04f      	b.n	8000aa6 <main+0x356>
 8000a06:	bf00      	nop
 8000a08:	08006970 	.word	0x08006970
 8000a0c:	200000c0 	.word	0x200000c0
 8000a10:	20000178 	.word	0x20000178
 8000a14:	08006990 	.word	0x08006990
 8000a18:	080069ac 	.word	0x080069ac
 8000a1c:	080069d0 	.word	0x080069d0
 8000a20:	200000f0 	.word	0x200000f0
 8000a24:	20000179 	.word	0x20000179
 8000a28:	080069f0 	.word	0x080069f0
 8000a2c:	08006a0c 	.word	0x08006a0c
 8000a30:	08006a30 	.word	0x08006a30
 8000a34:	08006a60 	.word	0x08006a60
 8000a38:	08006a90 	.word	0x08006a90
 8000a3c:	08006abc 	.word	0x08006abc
 8000a40:	08006ad4 	.word	0x08006ad4
 8000a44:	08006af8 	.word	0x08006af8
 8000a48:	08006b1c 	.word	0x08006b1c
 8000a4c:	08006b30 	.word	0x08006b30
 8000a50:	08006b40 	.word	0x08006b40
 8000a54:	08006b68 	.word	0x08006b68
 8000a58:	08006b98 	.word	0x08006b98
 8000a5c:	08006bc0 	.word	0x08006bc0
 8000a60:	20000000 	.word	0x20000000
 8000a64:	2000017c 	.word	0x2000017c
 8000a68:	08006bd0 	.word	0x08006bd0
 8000a6c:	08006bd8 	.word	0x08006bd8
 8000a70:	20000004 	.word	0x20000004
 8000a74:	08006be8 	.word	0x08006be8
 8000a78:	20000008 	.word	0x20000008
 8000a7c:	08006bf8 	.word	0x08006bf8
 8000a80:	2000000c 	.word	0x2000000c
 8000a84:	08006c08 	.word	0x08006c08
 8000a88:	40011000 	.word	0x40011000
 8000a8c:	08006c28 	.word	0x08006c28
 8000a90:	08006c40 	.word	0x08006c40
 8000a94:	08006c48 	.word	0x08006c48
 8000a98:	08006c50 	.word	0x08006c50
 8000a9c:	08006c58 	.word	0x08006c58
                ModBus_Process();
 8000aa0:	f001 fe6a 	bl	8002778 <ModBus_Process>
                __NOP();
 8000aa4:	bf00      	nop
            while (!measurement_done && ((HAL_GetTick() - start_wait) < 1000)) {
 8000aa6:	4b4a      	ldr	r3, [pc, #296]	; (8000bd0 <main+0x480>)
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	b2db      	uxtb	r3, r3
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d107      	bne.n	8000ac0 <main+0x370>
 8000ab0:	f002 fe0e 	bl	80036d0 <HAL_GetTick>
 8000ab4:	4602      	mov	r2, r0
 8000ab6:	69bb      	ldr	r3, [r7, #24]
 8000ab8:	1ad3      	subs	r3, r2, r3
 8000aba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000abe:	d3ef      	bcc.n	8000aa0 <main+0x350>
            }

            /* Обработка результатов измерения частоты */
            if (measurement_done && capture_index >= 3) {
 8000ac0:	4b43      	ldr	r3, [pc, #268]	; (8000bd0 <main+0x480>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d066      	beq.n	8000b98 <main+0x448>
 8000aca:	4b42      	ldr	r3, [pc, #264]	; (8000bd4 <main+0x484>)
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	2b02      	cmp	r3, #2
 8000ad2:	d961      	bls.n	8000b98 <main+0x448>
                /* Расчет периодов */
                uint32_t period1_ticks = capture_times[1] - capture_times[0];
 8000ad4:	4b40      	ldr	r3, [pc, #256]	; (8000bd8 <main+0x488>)
 8000ad6:	685a      	ldr	r2, [r3, #4]
 8000ad8:	4b3f      	ldr	r3, [pc, #252]	; (8000bd8 <main+0x488>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	1ad3      	subs	r3, r2, r3
 8000ade:	617b      	str	r3, [r7, #20]
                uint32_t period2_ticks = capture_times[2] - capture_times[1];
 8000ae0:	4b3d      	ldr	r3, [pc, #244]	; (8000bd8 <main+0x488>)
 8000ae2:	689a      	ldr	r2, [r3, #8]
 8000ae4:	4b3c      	ldr	r3, [pc, #240]	; (8000bd8 <main+0x488>)
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	1ad3      	subs	r3, r2, r3
 8000aea:	613b      	str	r3, [r7, #16]

                float tick_duration_us = 1000000.0f / (TIMER_CLOCK_HZ / 7.0f);
 8000aec:	4b3b      	ldr	r3, [pc, #236]	; (8000bdc <main+0x48c>)
 8000aee:	60fb      	str	r3, [r7, #12]
                float period1_us = period1_ticks * tick_duration_us;
 8000af0:	6978      	ldr	r0, [r7, #20]
 8000af2:	f7ff fbe9 	bl	80002c8 <__aeabi_ui2f>
 8000af6:	4603      	mov	r3, r0
 8000af8:	4619      	mov	r1, r3
 8000afa:	68f8      	ldr	r0, [r7, #12]
 8000afc:	f7ff fc3c 	bl	8000378 <__aeabi_fmul>
 8000b00:	4603      	mov	r3, r0
 8000b02:	60bb      	str	r3, [r7, #8]
                float period2_us = period2_ticks * tick_duration_us;
 8000b04:	6938      	ldr	r0, [r7, #16]
 8000b06:	f7ff fbdf 	bl	80002c8 <__aeabi_ui2f>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	68f8      	ldr	r0, [r7, #12]
 8000b10:	f7ff fc32 	bl	8000378 <__aeabi_fmul>
 8000b14:	4603      	mov	r3, r0
 8000b16:	607b      	str	r3, [r7, #4]
                float avg_freq_mhz = 0.0f;
 8000b18:	f04f 0300 	mov.w	r3, #0
 8000b1c:	623b      	str	r3, [r7, #32]
                uint8_t meas_status = 0;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	77fb      	strb	r3, [r7, #31]

                /* Проверяем минимальную паузу 1.5 мкс */
                if (period1_us >= 1.5f && period2_us >= 1.5f) {
 8000b22:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8000b26:	68b8      	ldr	r0, [r7, #8]
 8000b28:	f7ff fdd8 	bl	80006dc <__aeabi_fcmpge>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d029      	beq.n	8000b86 <main+0x436>
 8000b32:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8000b36:	6878      	ldr	r0, [r7, #4]
 8000b38:	f7ff fdd0 	bl	80006dc <__aeabi_fcmpge>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d021      	beq.n	8000b86 <main+0x436>
                    float avg_period_us = (period1_us + period2_us) / 2.0f;
 8000b42:	6879      	ldr	r1, [r7, #4]
 8000b44:	68b8      	ldr	r0, [r7, #8]
 8000b46:	f7ff fb0f 	bl	8000168 <__addsf3>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff fcc5 	bl	80004e0 <__aeabi_fdiv>
 8000b56:	4603      	mov	r3, r0
 8000b58:	603b      	str	r3, [r7, #0]
                    if (avg_period_us > 0.0f) {
 8000b5a:	f04f 0100 	mov.w	r1, #0
 8000b5e:	6838      	ldr	r0, [r7, #0]
 8000b60:	f7ff fdc6 	bl	80006f0 <__aeabi_fcmpgt>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d00d      	beq.n	8000b86 <main+0x436>
                        avg_freq_mhz = 1.0f / (avg_period_us * 0.000001f);
 8000b6a:	491d      	ldr	r1, [pc, #116]	; (8000be0 <main+0x490>)
 8000b6c:	6838      	ldr	r0, [r7, #0]
 8000b6e:	f7ff fc03 	bl	8000378 <__aeabi_fmul>
 8000b72:	4603      	mov	r3, r0
 8000b74:	4619      	mov	r1, r3
 8000b76:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8000b7a:	f7ff fcb1 	bl	80004e0 <__aeabi_fdiv>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	623b      	str	r3, [r7, #32]
                        meas_status = 1;
 8000b82:	2301      	movs	r3, #1
 8000b84:	77fb      	strb	r3, [r7, #31]
                    }
                }

                /* Обновляем ModBus регистры */
                ModBus_UpdateMeasurements(period1_us, period2_us, avg_freq_mhz, meas_status);
 8000b86:	7ffb      	ldrb	r3, [r7, #31]
 8000b88:	6a3a      	ldr	r2, [r7, #32]
 8000b8a:	6879      	ldr	r1, [r7, #4]
 8000b8c:	68b8      	ldr	r0, [r7, #8]
 8000b8e:	f001 fe49 	bl	8002824 <ModBus_UpdateMeasurements>

                /* Вывод результатов на отладку */
                print_results();
 8000b92:	f000 f917 	bl	8000dc4 <print_results>
            if (measurement_done && capture_index >= 3) {
 8000b96:	e014      	b.n	8000bc2 <main+0x472>
            } else {
                /* Ошибка измерения частоты */
                USART2_Print("\r\nERROR: Measurement timeout, captures=");
 8000b98:	4812      	ldr	r0, [pc, #72]	; (8000be4 <main+0x494>)
 8000b9a:	f002 f867 	bl	8002c6c <USART2_Print>
                USART2_PrintNum(capture_index);
 8000b9e:	4b0d      	ldr	r3, [pc, #52]	; (8000bd4 <main+0x484>)
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	b2db      	uxtb	r3, r3
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f002 f879 	bl	8002c9c <USART2_PrintNum>
                USART2_Print("\r\n");
 8000baa:	480f      	ldr	r0, [pc, #60]	; (8000be8 <main+0x498>)
 8000bac:	f002 f85e 	bl	8002c6c <USART2_Print>

                /* Обнуление регистров измерений в ModBus */
                ModBus_UpdateMeasurements(0, 0, 0, 0);
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	f04f 0200 	mov.w	r2, #0
 8000bb6:	f04f 0100 	mov.w	r1, #0
 8000bba:	f04f 0000 	mov.w	r0, #0
 8000bbe:	f001 fe31 	bl	8002824 <ModBus_UpdateMeasurements>
            }
        }

        /* Обработка ModBus */
        ModBus_Process();
 8000bc2:	f001 fdd9 	bl	8002778 <ModBus_Process>

        /* Минимальная задержка */
        HAL_Delay(1);
 8000bc6:	2001      	movs	r0, #1
 8000bc8:	f002 fd8c 	bl	80036e4 <HAL_Delay>
        if (HAL_GetTick() - last_debug_time >= 500)
 8000bcc:	e697      	b.n	80008fe <main+0x1ae>
 8000bce:	bf00      	nop
 8000bd0:	20000175 	.word	0x20000175
 8000bd4:	20000174 	.word	0x20000174
 8000bd8:	20000168 	.word	0x20000168
 8000bdc:	3dc71c72 	.word	0x3dc71c72
 8000be0:	358637bd 	.word	0x358637bd
 8000be4:	08006c60 	.word	0x08006c60
 8000be8:	08006c88 	.word	0x08006c88

08000bec <HAL_UART_RxCpltCallback>:

/**
  * @brief  Callback завершения приема UART
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a04      	ldr	r2, [pc, #16]	; (8000c0c <HAL_UART_RxCpltCallback+0x20>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d102      	bne.n	8000c04 <HAL_UART_RxCpltCallback+0x18>
        ModBus_RxCallback(huart);
 8000bfe:	6878      	ldr	r0, [r7, #4]
 8000c00:	f001 fd4a 	bl	8002698 <ModBus_RxCallback>
    }
}
 8000c04:	bf00      	nop
 8000c06:	3708      	adds	r7, #8
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	40013800 	.word	0x40013800

08000c10 <TIM3_InputCapture_Init>:

/**
  * @brief  Инициализация TIM3 для захвата частоты
  */
void TIM3_InputCapture_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b088      	sub	sp, #32
 8000c14:	af00      	add	r7, sp, #0
    /* Включаем тактирование */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c16:	4b3e      	ldr	r3, [pc, #248]	; (8000d10 <TIM3_InputCapture_Init+0x100>)
 8000c18:	69db      	ldr	r3, [r3, #28]
 8000c1a:	4a3d      	ldr	r2, [pc, #244]	; (8000d10 <TIM3_InputCapture_Init+0x100>)
 8000c1c:	f043 0302 	orr.w	r3, r3, #2
 8000c20:	61d3      	str	r3, [r2, #28]
 8000c22:	4b3b      	ldr	r3, [pc, #236]	; (8000d10 <TIM3_InputCapture_Init+0x100>)
 8000c24:	69db      	ldr	r3, [r3, #28]
 8000c26:	f003 0302 	and.w	r3, r3, #2
 8000c2a:	60bb      	str	r3, [r7, #8]
 8000c2c:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c2e:	4b38      	ldr	r3, [pc, #224]	; (8000d10 <TIM3_InputCapture_Init+0x100>)
 8000c30:	699b      	ldr	r3, [r3, #24]
 8000c32:	4a37      	ldr	r2, [pc, #220]	; (8000d10 <TIM3_InputCapture_Init+0x100>)
 8000c34:	f043 0308 	orr.w	r3, r3, #8
 8000c38:	6193      	str	r3, [r2, #24]
 8000c3a:	4b35      	ldr	r3, [pc, #212]	; (8000d10 <TIM3_InputCapture_Init+0x100>)
 8000c3c:	699b      	ldr	r3, [r3, #24]
 8000c3e:	f003 0308 	and.w	r3, r3, #8
 8000c42:	607b      	str	r3, [r7, #4]
 8000c44:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_AFIO_CLK_ENABLE();
 8000c46:	4b32      	ldr	r3, [pc, #200]	; (8000d10 <TIM3_InputCapture_Init+0x100>)
 8000c48:	699b      	ldr	r3, [r3, #24]
 8000c4a:	4a31      	ldr	r2, [pc, #196]	; (8000d10 <TIM3_InputCapture_Init+0x100>)
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	6193      	str	r3, [r2, #24]
 8000c52:	4b2f      	ldr	r3, [pc, #188]	; (8000d10 <TIM3_InputCapture_Init+0x100>)
 8000c54:	699b      	ldr	r3, [r3, #24]
 8000c56:	f003 0301 	and.w	r3, r3, #1
 8000c5a:	603b      	str	r3, [r7, #0]
 8000c5c:	683b      	ldr	r3, [r7, #0]

    /* Частичное перемаппирование TIM3 для PB1 (TIM3_CH4) */
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8000c5e:	4b2d      	ldr	r3, [pc, #180]	; (8000d14 <TIM3_InputCapture_Init+0x104>)
 8000c60:	685b      	ldr	r3, [r3, #4]
 8000c62:	61fb      	str	r3, [r7, #28]
 8000c64:	69fb      	ldr	r3, [r7, #28]
 8000c66:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000c6a:	61fb      	str	r3, [r7, #28]
 8000c6c:	69fb      	ldr	r3, [r7, #28]
 8000c6e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000c72:	61fb      	str	r3, [r7, #28]
 8000c74:	69fb      	ldr	r3, [r7, #28]
 8000c76:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c7a:	61fb      	str	r3, [r7, #28]
 8000c7c:	4a25      	ldr	r2, [pc, #148]	; (8000d14 <TIM3_InputCapture_Init+0x104>)
 8000c7e:	69fb      	ldr	r3, [r7, #28]
 8000c80:	6053      	str	r3, [r2, #4]

    /* Настройка GPIO для PB1 (вход захвата) */
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c82:	f107 030c 	add.w	r3, r7, #12
 8000c86:	2200      	movs	r2, #0
 8000c88:	601a      	str	r2, [r3, #0]
 8000c8a:	605a      	str	r2, [r3, #4]
 8000c8c:	609a      	str	r2, [r3, #8]
 8000c8e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c90:	2302      	movs	r3, #2
 8000c92:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c94:	2300      	movs	r3, #0
 8000c96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c9c:	2303      	movs	r3, #3
 8000c9e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca0:	f107 030c 	add.w	r3, r7, #12
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	481c      	ldr	r0, [pc, #112]	; (8000d18 <TIM3_InputCapture_Init+0x108>)
 8000ca8:	f003 fce2 	bl	8004670 <HAL_GPIO_Init>

    /* Сброс таймера */
    TIM3->CR1 = 0;
 8000cac:	4b1b      	ldr	r3, [pc, #108]	; (8000d1c <TIM3_InputCapture_Init+0x10c>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	601a      	str	r2, [r3, #0]
    TIM3->CR2 = 0;
 8000cb2:	4b1a      	ldr	r3, [pc, #104]	; (8000d1c <TIM3_InputCapture_Init+0x10c>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	605a      	str	r2, [r3, #4]
    TIM3->PSC = 6;          /* Предделитель: 72MHz / (6+1) = 10.2857MHz */
 8000cb8:	4b18      	ldr	r3, [pc, #96]	; (8000d1c <TIM3_InputCapture_Init+0x10c>)
 8000cba:	2206      	movs	r2, #6
 8000cbc:	629a      	str	r2, [r3, #40]	; 0x28
    TIM3->ARR = 0xFFFF;     /* Максимальный период */
 8000cbe:	4b17      	ldr	r3, [pc, #92]	; (8000d1c <TIM3_InputCapture_Init+0x10c>)
 8000cc0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cc4:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM3->CNT = 0;
 8000cc6:	4b15      	ldr	r3, [pc, #84]	; (8000d1c <TIM3_InputCapture_Init+0x10c>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	625a      	str	r2, [r3, #36]	; 0x24

    /* Применяем настройки (генерируем событие обновления) */
    TIM3->EGR = TIM_EGR_UG;
 8000ccc:	4b13      	ldr	r3, [pc, #76]	; (8000d1c <TIM3_InputCapture_Init+0x10c>)
 8000cce:	2201      	movs	r2, #1
 8000cd0:	615a      	str	r2, [r3, #20]

    /* Настройка канала 4 (PB1) для захвата по фронту */
    TIM3->CCMR2 = TIM_CCMR2_CC4S_0; /* CC4S = 01 (вход TI4) */
 8000cd2:	4b12      	ldr	r3, [pc, #72]	; (8000d1c <TIM3_InputCapture_Init+0x10c>)
 8000cd4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cd8:	61da      	str	r2, [r3, #28]
    TIM3->CCMR2 &= ~(0xF << 12);    /* Очистка битов фильтра */
 8000cda:	4b10      	ldr	r3, [pc, #64]	; (8000d1c <TIM3_InputCapture_Init+0x10c>)
 8000cdc:	69db      	ldr	r3, [r3, #28]
 8000cde:	4a0f      	ldr	r2, [pc, #60]	; (8000d1c <TIM3_InputCapture_Init+0x10c>)
 8000ce0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000ce4:	61d3      	str	r3, [r2, #28]
    TIM3->CCMR2 &= ~(0x3 << 10);    /* Без предделителя */
 8000ce6:	4b0d      	ldr	r3, [pc, #52]	; (8000d1c <TIM3_InputCapture_Init+0x10c>)
 8000ce8:	69db      	ldr	r3, [r3, #28]
 8000cea:	4a0c      	ldr	r2, [pc, #48]	; (8000d1c <TIM3_InputCapture_Init+0x10c>)
 8000cec:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000cf0:	61d3      	str	r3, [r2, #28]

    /* Включаем захват по фронту (без инверсии) */
    TIM3->CCER = TIM_CCER_CC4E;
 8000cf2:	4b0a      	ldr	r3, [pc, #40]	; (8000d1c <TIM3_InputCapture_Init+0x10c>)
 8000cf4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000cf8:	621a      	str	r2, [r3, #32]

    /* Включаем прерывание по захвату */
    TIM3->DIER = TIM_DIER_CC4IE;
 8000cfa:	4b08      	ldr	r3, [pc, #32]	; (8000d1c <TIM3_InputCapture_Init+0x10c>)
 8000cfc:	2210      	movs	r2, #16
 8000cfe:	60da      	str	r2, [r3, #12]

    /* Очищаем все флаги прерываний */
    TIM3->SR = 0;
 8000d00:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <TIM3_InputCapture_Init+0x10c>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	611a      	str	r2, [r3, #16]
}
 8000d06:	bf00      	nop
 8000d08:	3720      	adds	r7, #32
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	40021000 	.word	0x40021000
 8000d14:	40010000 	.word	0x40010000
 8000d18:	40010c00 	.word	0x40010c00
 8000d1c:	40000400 	.word	0x40000400

08000d20 <start_capture>:

/**
  * @brief  Начало захвата частоты
  */
void start_capture(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
    /* Сброс переменных */
    capture_index = 0;
 8000d24:	4b0f      	ldr	r3, [pc, #60]	; (8000d64 <start_capture+0x44>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	701a      	strb	r2, [r3, #0]
    measurement_done = 0;
 8000d2a:	4b0f      	ldr	r3, [pc, #60]	; (8000d68 <start_capture+0x48>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	701a      	strb	r2, [r3, #0]
    last_capture = 0;
 8000d30:	4b0e      	ldr	r3, [pc, #56]	; (8000d6c <start_capture+0x4c>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	801a      	strh	r2, [r3, #0]

    /* Очищаем флаги прерываний */
    TIM3->SR = 0;
 8000d36:	4b0e      	ldr	r3, [pc, #56]	; (8000d70 <start_capture+0x50>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	611a      	str	r2, [r3, #16]

    /* Сбрасываем счетчик */
    TIM3->CNT = 0;
 8000d3c:	4b0c      	ldr	r3, [pc, #48]	; (8000d70 <start_capture+0x50>)
 8000d3e:	2200      	movs	r2, #0
 8000d40:	625a      	str	r2, [r3, #36]	; 0x24

    /* Включаем прерывание захвата */
    TIM3->DIER |= TIM_DIER_CC4IE;
 8000d42:	4b0b      	ldr	r3, [pc, #44]	; (8000d70 <start_capture+0x50>)
 8000d44:	68db      	ldr	r3, [r3, #12]
 8000d46:	4a0a      	ldr	r2, [pc, #40]	; (8000d70 <start_capture+0x50>)
 8000d48:	f043 0310 	orr.w	r3, r3, #16
 8000d4c:	60d3      	str	r3, [r2, #12]

    /* Запускаем таймер */
    TIM3->CR1 |= TIM_CR1_CEN;
 8000d4e:	4b08      	ldr	r3, [pc, #32]	; (8000d70 <start_capture+0x50>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a07      	ldr	r2, [pc, #28]	; (8000d70 <start_capture+0x50>)
 8000d54:	f043 0301 	orr.w	r3, r3, #1
 8000d58:	6013      	str	r3, [r2, #0]
}
 8000d5a:	bf00      	nop
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bc80      	pop	{r7}
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	20000174 	.word	0x20000174
 8000d68:	20000175 	.word	0x20000175
 8000d6c:	20000176 	.word	0x20000176
 8000d70:	40000400 	.word	0x40000400

08000d74 <reset_capture>:

/**
  * @brief  Сброс состояния захвата
  */
void reset_capture(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
    capture_index = 0;
 8000d7a:	4b0e      	ldr	r3, [pc, #56]	; (8000db4 <reset_capture+0x40>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	701a      	strb	r2, [r3, #0]
    measurement_done = 0;
 8000d80:	4b0d      	ldr	r3, [pc, #52]	; (8000db8 <reset_capture+0x44>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	701a      	strb	r2, [r3, #0]
    last_capture = 0;
 8000d86:	4b0d      	ldr	r3, [pc, #52]	; (8000dbc <reset_capture+0x48>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	801a      	strh	r2, [r3, #0]
    for (int i = 0; i < 3; i++) capture_times[i] = 0;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	607b      	str	r3, [r7, #4]
 8000d90:	e007      	b.n	8000da2 <reset_capture+0x2e>
 8000d92:	4a0b      	ldr	r2, [pc, #44]	; (8000dc0 <reset_capture+0x4c>)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	2100      	movs	r1, #0
 8000d98:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	3301      	adds	r3, #1
 8000da0:	607b      	str	r3, [r7, #4]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	2b02      	cmp	r3, #2
 8000da6:	ddf4      	ble.n	8000d92 <reset_capture+0x1e>
}
 8000da8:	bf00      	nop
 8000daa:	bf00      	nop
 8000dac:	370c      	adds	r7, #12
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bc80      	pop	{r7}
 8000db2:	4770      	bx	lr
 8000db4:	20000174 	.word	0x20000174
 8000db8:	20000175 	.word	0x20000175
 8000dbc:	20000176 	.word	0x20000176
 8000dc0:	20000168 	.word	0x20000168

08000dc4 <print_results>:

/**
  * @brief  Вывод результатов измерения частоты
  */
void print_results(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b088      	sub	sp, #32
 8000dc8:	af00      	add	r7, sp, #0
    /* Периоды в тиках */
    uint32_t period1_ticks = capture_times[1] - capture_times[0];
 8000dca:	4b63      	ldr	r3, [pc, #396]	; (8000f58 <print_results+0x194>)
 8000dcc:	685a      	ldr	r2, [r3, #4]
 8000dce:	4b62      	ldr	r3, [pc, #392]	; (8000f58 <print_results+0x194>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	1ad3      	subs	r3, r2, r3
 8000dd4:	61fb      	str	r3, [r7, #28]
    uint32_t period2_ticks = capture_times[2] - capture_times[1];
 8000dd6:	4b60      	ldr	r3, [pc, #384]	; (8000f58 <print_results+0x194>)
 8000dd8:	689a      	ldr	r2, [r3, #8]
 8000dda:	4b5f      	ldr	r3, [pc, #380]	; (8000f58 <print_results+0x194>)
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	61bb      	str	r3, [r7, #24]

    /* Разрешение таймера: 1/(72MHz/(PSC+1)) = 1/10.2857MHz = 0.09722 мкс */
    float tick_duration_us = 1000000.0f / (TIMER_CLOCK_HZ / 7.0f);
 8000de2:	4b5e      	ldr	r3, [pc, #376]	; (8000f5c <print_results+0x198>)
 8000de4:	617b      	str	r3, [r7, #20]
    float period1_us = period1_ticks * tick_duration_us;
 8000de6:	69f8      	ldr	r0, [r7, #28]
 8000de8:	f7ff fa6e 	bl	80002c8 <__aeabi_ui2f>
 8000dec:	4603      	mov	r3, r0
 8000dee:	4619      	mov	r1, r3
 8000df0:	6978      	ldr	r0, [r7, #20]
 8000df2:	f7ff fac1 	bl	8000378 <__aeabi_fmul>
 8000df6:	4603      	mov	r3, r0
 8000df8:	613b      	str	r3, [r7, #16]
    float period2_us = period2_ticks * tick_duration_us;
 8000dfa:	69b8      	ldr	r0, [r7, #24]
 8000dfc:	f7ff fa64 	bl	80002c8 <__aeabi_ui2f>
 8000e00:	4603      	mov	r3, r0
 8000e02:	4619      	mov	r1, r3
 8000e04:	6978      	ldr	r0, [r7, #20]
 8000e06:	f7ff fab7 	bl	8000378 <__aeabi_fmul>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	60fb      	str	r3, [r7, #12]

    USART2_Print("\r\n--- FREQUENCY MEASUREMENT ---\r\n");
 8000e0e:	4854      	ldr	r0, [pc, #336]	; (8000f60 <print_results+0x19c>)
 8000e10:	f001 ff2c 	bl	8002c6c <USART2_Print>

    /* Отладочный вывод тиков */
    USART2_Print("Period1: ");
 8000e14:	4853      	ldr	r0, [pc, #332]	; (8000f64 <print_results+0x1a0>)
 8000e16:	f001 ff29 	bl	8002c6c <USART2_Print>
    USART2_PrintNum(period1_ticks);
 8000e1a:	69f8      	ldr	r0, [r7, #28]
 8000e1c:	f001 ff3e 	bl	8002c9c <USART2_PrintNum>
    USART2_Print(" ticks, Period2: ");
 8000e20:	4851      	ldr	r0, [pc, #324]	; (8000f68 <print_results+0x1a4>)
 8000e22:	f001 ff23 	bl	8002c6c <USART2_Print>
    USART2_PrintNum(period2_ticks);
 8000e26:	69b8      	ldr	r0, [r7, #24]
 8000e28:	f001 ff38 	bl	8002c9c <USART2_PrintNum>
    USART2_Print(" ticks\r\n");
 8000e2c:	484f      	ldr	r0, [pc, #316]	; (8000f6c <print_results+0x1a8>)
 8000e2e:	f001 ff1d 	bl	8002c6c <USART2_Print>

    /* Проверка на минимальную паузу 1.5 мкс */
    USART2_Print("Period 1-2: ");
 8000e32:	484f      	ldr	r0, [pc, #316]	; (8000f70 <print_results+0x1ac>)
 8000e34:	f001 ff1a 	bl	8002c6c <USART2_Print>
    if (period1_us < 1.5f) {
 8000e38:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8000e3c:	6938      	ldr	r0, [r7, #16]
 8000e3e:	f7ff fc39 	bl	80006b4 <__aeabi_fcmplt>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d00e      	beq.n	8000e66 <print_results+0xa2>
        USART2_Print("<1.5 us (");
 8000e48:	484a      	ldr	r0, [pc, #296]	; (8000f74 <print_results+0x1b0>)
 8000e4a:	f001 ff0f 	bl	8002c6c <USART2_Print>
        float_to_str(period1_us, float_buffer, 3);
 8000e4e:	2203      	movs	r2, #3
 8000e50:	4949      	ldr	r1, [pc, #292]	; (8000f78 <print_results+0x1b4>)
 8000e52:	6938      	ldr	r0, [r7, #16]
 8000e54:	f002 fad4 	bl	8003400 <float_to_str>
        USART2_Print(float_buffer);
 8000e58:	4847      	ldr	r0, [pc, #284]	; (8000f78 <print_results+0x1b4>)
 8000e5a:	f001 ff07 	bl	8002c6c <USART2_Print>
        USART2_Print(" us)\r\n");
 8000e5e:	4847      	ldr	r0, [pc, #284]	; (8000f7c <print_results+0x1b8>)
 8000e60:	f001 ff04 	bl	8002c6c <USART2_Print>
 8000e64:	e00a      	b.n	8000e7c <print_results+0xb8>
    } else {
        float_to_str(period1_us, float_buffer, 3);
 8000e66:	2203      	movs	r2, #3
 8000e68:	4943      	ldr	r1, [pc, #268]	; (8000f78 <print_results+0x1b4>)
 8000e6a:	6938      	ldr	r0, [r7, #16]
 8000e6c:	f002 fac8 	bl	8003400 <float_to_str>
        USART2_Print(float_buffer);
 8000e70:	4841      	ldr	r0, [pc, #260]	; (8000f78 <print_results+0x1b4>)
 8000e72:	f001 fefb 	bl	8002c6c <USART2_Print>
        USART2_Print(" us\r\n");
 8000e76:	4842      	ldr	r0, [pc, #264]	; (8000f80 <print_results+0x1bc>)
 8000e78:	f001 fef8 	bl	8002c6c <USART2_Print>
    }

    USART2_Print("Period 2-3: ");
 8000e7c:	4841      	ldr	r0, [pc, #260]	; (8000f84 <print_results+0x1c0>)
 8000e7e:	f001 fef5 	bl	8002c6c <USART2_Print>
    if (period2_us < 1.5f) {
 8000e82:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8000e86:	68f8      	ldr	r0, [r7, #12]
 8000e88:	f7ff fc14 	bl	80006b4 <__aeabi_fcmplt>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d00e      	beq.n	8000eb0 <print_results+0xec>
        USART2_Print("<1.5 us (");
 8000e92:	4838      	ldr	r0, [pc, #224]	; (8000f74 <print_results+0x1b0>)
 8000e94:	f001 feea 	bl	8002c6c <USART2_Print>
        float_to_str(period2_us, float_buffer, 3);
 8000e98:	2203      	movs	r2, #3
 8000e9a:	4937      	ldr	r1, [pc, #220]	; (8000f78 <print_results+0x1b4>)
 8000e9c:	68f8      	ldr	r0, [r7, #12]
 8000e9e:	f002 faaf 	bl	8003400 <float_to_str>
        USART2_Print(float_buffer);
 8000ea2:	4835      	ldr	r0, [pc, #212]	; (8000f78 <print_results+0x1b4>)
 8000ea4:	f001 fee2 	bl	8002c6c <USART2_Print>
        USART2_Print(" us)\r\n");
 8000ea8:	4834      	ldr	r0, [pc, #208]	; (8000f7c <print_results+0x1b8>)
 8000eaa:	f001 fedf 	bl	8002c6c <USART2_Print>
 8000eae:	e00a      	b.n	8000ec6 <print_results+0x102>
    } else {
        float_to_str(period2_us, float_buffer, 3);
 8000eb0:	2203      	movs	r2, #3
 8000eb2:	4931      	ldr	r1, [pc, #196]	; (8000f78 <print_results+0x1b4>)
 8000eb4:	68f8      	ldr	r0, [r7, #12]
 8000eb6:	f002 faa3 	bl	8003400 <float_to_str>
        USART2_Print(float_buffer);
 8000eba:	482f      	ldr	r0, [pc, #188]	; (8000f78 <print_results+0x1b4>)
 8000ebc:	f001 fed6 	bl	8002c6c <USART2_Print>
        USART2_Print(" us\r\n");
 8000ec0:	482f      	ldr	r0, [pc, #188]	; (8000f80 <print_results+0x1bc>)
 8000ec2:	f001 fed3 	bl	8002c6c <USART2_Print>
    }

    /* Средний период (только если обе паузы >= 1.5 мкс) */
    if (period1_us >= 1.5f && period2_us >= 1.5f) {
 8000ec6:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8000eca:	6938      	ldr	r0, [r7, #16]
 8000ecc:	f7ff fc06 	bl	80006dc <__aeabi_fcmpge>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d037      	beq.n	8000f46 <print_results+0x182>
 8000ed6:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 8000eda:	68f8      	ldr	r0, [r7, #12]
 8000edc:	f7ff fbfe 	bl	80006dc <__aeabi_fcmpge>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d02f      	beq.n	8000f46 <print_results+0x182>
        float avg_period_us = (period1_us + period2_us) / 2.0f;
 8000ee6:	68f9      	ldr	r1, [r7, #12]
 8000ee8:	6938      	ldr	r0, [r7, #16]
 8000eea:	f7ff f93d 	bl	8000168 <__addsf3>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff faf3 	bl	80004e0 <__aeabi_fdiv>
 8000efa:	4603      	mov	r3, r0
 8000efc:	60bb      	str	r3, [r7, #8]
        if (avg_period_us > 0.0f) {
 8000efe:	f04f 0100 	mov.w	r1, #0
 8000f02:	68b8      	ldr	r0, [r7, #8]
 8000f04:	f7ff fbf4 	bl	80006f0 <__aeabi_fcmpgt>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d100      	bne.n	8000f10 <print_results+0x14c>
    if (period1_us >= 1.5f && period2_us >= 1.5f) {
 8000f0e:	e01e      	b.n	8000f4e <print_results+0x18a>
            float avg_freq_MHz = 1.0f / (avg_period_us * 0.000001f);
 8000f10:	491d      	ldr	r1, [pc, #116]	; (8000f88 <print_results+0x1c4>)
 8000f12:	68b8      	ldr	r0, [r7, #8]
 8000f14:	f7ff fa30 	bl	8000378 <__aeabi_fmul>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8000f20:	f7ff fade 	bl	80004e0 <__aeabi_fdiv>
 8000f24:	4603      	mov	r3, r0
 8000f26:	607b      	str	r3, [r7, #4]
            USART2_Print("Avg frequency: ");
 8000f28:	4818      	ldr	r0, [pc, #96]	; (8000f8c <print_results+0x1c8>)
 8000f2a:	f001 fe9f 	bl	8002c6c <USART2_Print>
            float_to_str(avg_freq_MHz, float_buffer, 3);
 8000f2e:	2203      	movs	r2, #3
 8000f30:	4911      	ldr	r1, [pc, #68]	; (8000f78 <print_results+0x1b4>)
 8000f32:	6878      	ldr	r0, [r7, #4]
 8000f34:	f002 fa64 	bl	8003400 <float_to_str>
            USART2_Print(float_buffer);
 8000f38:	480f      	ldr	r0, [pc, #60]	; (8000f78 <print_results+0x1b4>)
 8000f3a:	f001 fe97 	bl	8002c6c <USART2_Print>
            USART2_Print(" MHz\r\n");
 8000f3e:	4814      	ldr	r0, [pc, #80]	; (8000f90 <print_results+0x1cc>)
 8000f40:	f001 fe94 	bl	8002c6c <USART2_Print>
    if (period1_us >= 1.5f && period2_us >= 1.5f) {
 8000f44:	e003      	b.n	8000f4e <print_results+0x18a>
        }
    } else {
        USART2_Print("Avg frequency: NOT CALCULATED (period < 1.5 us)\r\n");
 8000f46:	4813      	ldr	r0, [pc, #76]	; (8000f94 <print_results+0x1d0>)
 8000f48:	f001 fe90 	bl	8002c6c <USART2_Print>
    }
}
 8000f4c:	bf00      	nop
 8000f4e:	bf00      	nop
 8000f50:	3720      	adds	r7, #32
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	20000168 	.word	0x20000168
 8000f5c:	3dc71c72 	.word	0x3dc71c72
 8000f60:	08006c8c 	.word	0x08006c8c
 8000f64:	08006cb0 	.word	0x08006cb0
 8000f68:	08006cbc 	.word	0x08006cbc
 8000f6c:	08006cd0 	.word	0x08006cd0
 8000f70:	08006cdc 	.word	0x08006cdc
 8000f74:	08006cec 	.word	0x08006cec
 8000f78:	2000017c 	.word	0x2000017c
 8000f7c:	08006cf8 	.word	0x08006cf8
 8000f80:	08006d00 	.word	0x08006d00
 8000f84:	08006d08 	.word	0x08006d08
 8000f88:	358637bd 	.word	0x358637bd
 8000f8c:	08006d18 	.word	0x08006d18
 8000f90:	08006d28 	.word	0x08006d28
 8000f94:	08006d30 	.word	0x08006d30

08000f98 <TIM4_PWM_Init_Simple>:

/**
  * @brief  ПРОСТАЯ инициализация TIM4 для генерации импульсов на PB5
  */
void TIM4_PWM_Init_Simple(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
    /* Включаем тактирование TIM4 */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f9e:	4b25      	ldr	r3, [pc, #148]	; (8001034 <TIM4_PWM_Init_Simple+0x9c>)
 8000fa0:	69db      	ldr	r3, [r3, #28]
 8000fa2:	4a24      	ldr	r2, [pc, #144]	; (8001034 <TIM4_PWM_Init_Simple+0x9c>)
 8000fa4:	f043 0304 	orr.w	r3, r3, #4
 8000fa8:	61d3      	str	r3, [r2, #28]
 8000faa:	4b22      	ldr	r3, [pc, #136]	; (8001034 <TIM4_PWM_Init_Simple+0x9c>)
 8000fac:	69db      	ldr	r3, [r3, #28]
 8000fae:	f003 0304 	and.w	r3, r3, #4
 8000fb2:	607b      	str	r3, [r7, #4]
 8000fb4:	687b      	ldr	r3, [r7, #4]

    /* Настройка таймера вручную */
    TIM4->CR1 = 0;
 8000fb6:	4b20      	ldr	r3, [pc, #128]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	601a      	str	r2, [r3, #0]
    TIM4->CR2 = 0;
 8000fbc:	4b1e      	ldr	r3, [pc, #120]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	605a      	str	r2, [r3, #4]
    TIM4->PSC = 72 - 1;        // Предделитель: 72MHz / 72 = 1MHz (1 тик = 1 мкс)
 8000fc2:	4b1d      	ldr	r3, [pc, #116]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8000fc4:	2247      	movs	r2, #71	; 0x47
 8000fc6:	629a      	str	r2, [r3, #40]	; 0x28
    TIM4->ARR = 100000 - 1;    // Период: 100000 мкс = 100 мс (10 Гц)
 8000fc8:	4b1b      	ldr	r3, [pc, #108]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8000fca:	4a1c      	ldr	r2, [pc, #112]	; (800103c <TIM4_PWM_Init_Simple+0xa4>)
 8000fcc:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM4->CNT = 0;
 8000fce:	4b1a      	ldr	r3, [pc, #104]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	625a      	str	r2, [r3, #36]	; 0x24
    /* Давайте используем PB6 (TIM4_CH1) или PB7 (TIM4_CH2) */
    // Я выберу PB6 (TIM4_CH1) для простоты
    // Но сначала проверим, что в MX_GPIO_Init настроен PB5 как выход

    /* Настраиваем канал 1 в режиме PWM1 */
    TIM4->CCMR1 &= ~TIM_CCMR1_OC1M;
 8000fd4:	4b18      	ldr	r3, [pc, #96]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8000fd6:	699b      	ldr	r3, [r3, #24]
 8000fd8:	4a17      	ldr	r2, [pc, #92]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8000fda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000fde:	6193      	str	r3, [r2, #24]
    TIM4->CCMR1 |= (0x6 << 4);  // PWM mode 1
 8000fe0:	4b15      	ldr	r3, [pc, #84]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8000fe2:	699b      	ldr	r3, [r3, #24]
 8000fe4:	4a14      	ldr	r2, [pc, #80]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8000fe6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000fea:	6193      	str	r3, [r2, #24]
    TIM4->CCMR1 |= TIM_CCMR1_OC1PE;  // Preload enable
 8000fec:	4b12      	ldr	r3, [pc, #72]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8000fee:	699b      	ldr	r3, [r3, #24]
 8000ff0:	4a11      	ldr	r2, [pc, #68]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8000ff2:	f043 0308 	orr.w	r3, r3, #8
 8000ff6:	6193      	str	r3, [r2, #24]

    /* Настраиваем выход */
    TIM4->CCER |= TIM_CCER_CC1E;  // Включаем канал 1
 8000ff8:	4b0f      	ldr	r3, [pc, #60]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8000ffa:	6a1b      	ldr	r3, [r3, #32]
 8000ffc:	4a0e      	ldr	r2, [pc, #56]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8000ffe:	f043 0301 	orr.w	r3, r3, #1
 8001002:	6213      	str	r3, [r2, #32]
    TIM4->CCER &= ~TIM_CCER_CC1P; // Активный высокий уровень
 8001004:	4b0c      	ldr	r3, [pc, #48]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8001006:	6a1b      	ldr	r3, [r3, #32]
 8001008:	4a0b      	ldr	r2, [pc, #44]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 800100a:	f023 0302 	bic.w	r3, r3, #2
 800100e:	6213      	str	r3, [r2, #32]

    /* Устанавливаем ширину импульса: 10 мкс */
    TIM4->CCR1 = 10 - 1;  // 10 мкс импульс
 8001010:	4b09      	ldr	r3, [pc, #36]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8001012:	2209      	movs	r2, #9
 8001014:	635a      	str	r2, [r3, #52]	; 0x34

    /* Включаем предзагрузку ARR */
    TIM4->CR1 |= TIM_CR1_ARPE;
 8001016:	4b08      	ldr	r3, [pc, #32]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4a07      	ldr	r2, [pc, #28]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 800101c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001020:	6013      	str	r3, [r2, #0]

    /* Применяем настройки */
    TIM4->EGR = TIM_EGR_UG;
 8001022:	4b05      	ldr	r3, [pc, #20]	; (8001038 <TIM4_PWM_Init_Simple+0xa0>)
 8001024:	2201      	movs	r2, #1
 8001026:	615a      	str	r2, [r3, #20]
}
 8001028:	bf00      	nop
 800102a:	370c      	adds	r7, #12
 800102c:	46bd      	mov	sp, r7
 800102e:	bc80      	pop	{r7}
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	40021000 	.word	0x40021000
 8001038:	40000800 	.word	0x40000800
 800103c:	0001869f 	.word	0x0001869f

08001040 <Start_Pulse_Generator>:

/**
  * @brief  Запуск генератора импульсов
  */
void Start_Pulse_Generator(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
    /* Запускаем таймер */
    TIM4->CR1 |= TIM_CR1_CEN;
 8001044:	4b08      	ldr	r3, [pc, #32]	; (8001068 <Start_Pulse_Generator+0x28>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a07      	ldr	r2, [pc, #28]	; (8001068 <Start_Pulse_Generator+0x28>)
 800104a:	f043 0301 	orr.w	r3, r3, #1
 800104e:	6013      	str	r3, [r2, #0]

    USART2_Print("[PULSE] Generator started on PB6 (TIM4_CH1)\r\n");
 8001050:	4806      	ldr	r0, [pc, #24]	; (800106c <Start_Pulse_Generator+0x2c>)
 8001052:	f001 fe0b 	bl	8002c6c <USART2_Print>
    USART2_Print("[PULSE] 10 us pulse, 100 ms period (10 Hz)\r\n");
 8001056:	4806      	ldr	r0, [pc, #24]	; (8001070 <Start_Pulse_Generator+0x30>)
 8001058:	f001 fe08 	bl	8002c6c <USART2_Print>
    USART2_Print("[PULSE] Duty cycle: 0.01%\r\n");
 800105c:	4805      	ldr	r0, [pc, #20]	; (8001074 <Start_Pulse_Generator+0x34>)
 800105e:	f001 fe05 	bl	8002c6c <USART2_Print>
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40000800 	.word	0x40000800
 800106c:	08006d64 	.word	0x08006d64
 8001070:	08006d94 	.word	0x08006d94
 8001074:	08006dc4 	.word	0x08006dc4

08001078 <Read_ADC_Single>:

/**
  * @brief  Чтение одного значения ADC
  */
uint32_t Read_ADC_Single(ADC_HandleTypeDef* hadc, uint32_t channel, uint32_t sampling_time)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b088      	sub	sp, #32
 800107c:	af00      	add	r7, sp, #0
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	607a      	str	r2, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8001084:	f107 0310 	add.w	r3, r7, #16
 8001088:	2200      	movs	r2, #0
 800108a:	601a      	str	r2, [r3, #0]
 800108c:	605a      	str	r2, [r3, #4]
 800108e:	609a      	str	r2, [r3, #8]

    /* Настройка канала */
    sConfig.Channel = channel;
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	613b      	str	r3, [r7, #16]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8001094:	2301      	movs	r3, #1
 8001096:	617b      	str	r3, [r7, #20]
    sConfig.SamplingTime = sampling_time;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	61bb      	str	r3, [r7, #24]

    if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK) {
 800109c:	f107 0310 	add.w	r3, r7, #16
 80010a0:	4619      	mov	r1, r3
 80010a2:	68f8      	ldr	r0, [r7, #12]
 80010a4:	f002 fedc 	bl	8003e60 <HAL_ADC_ConfigChannel>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <Read_ADC_Single+0x3a>
        return 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	e016      	b.n	80010e0 <Read_ADC_Single+0x68>
    }

    /* Запуск преобразования */
    HAL_ADC_Start(hadc);
 80010b2:	68f8      	ldr	r0, [r7, #12]
 80010b4:	f002 fc12 	bl	80038dc <HAL_ADC_Start>

    /* Ожидание завершения преобразования */
    if (HAL_ADC_PollForConversion(hadc, 10) != HAL_OK) {
 80010b8:	210a      	movs	r1, #10
 80010ba:	68f8      	ldr	r0, [r7, #12]
 80010bc:	f002 fce8 	bl	8003a90 <HAL_ADC_PollForConversion>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d004      	beq.n	80010d0 <Read_ADC_Single+0x58>
        HAL_ADC_Stop(hadc);
 80010c6:	68f8      	ldr	r0, [r7, #12]
 80010c8:	f002 fcb6 	bl	8003a38 <HAL_ADC_Stop>
        return 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	e007      	b.n	80010e0 <Read_ADC_Single+0x68>
    }

    /* Получение результата */
    uint32_t adc_value = HAL_ADC_GetValue(hadc);
 80010d0:	68f8      	ldr	r0, [r7, #12]
 80010d2:	f002 fde3 	bl	8003c9c <HAL_ADC_GetValue>
 80010d6:	61f8      	str	r0, [r7, #28]

    /* Остановка ADC */
    HAL_ADC_Stop(hadc);
 80010d8:	68f8      	ldr	r0, [r7, #12]
 80010da:	f002 fcad 	bl	8003a38 <HAL_ADC_Stop>

    return adc_value;
 80010de:	69fb      	ldr	r3, [r7, #28]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3720      	adds	r7, #32
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <Read_ADC_Average>:

/**
  * @brief  Чтение среднего значения ADC
  */
uint32_t Read_ADC_Average(ADC_HandleTypeDef* hadc, uint32_t channel, uint32_t sampling_time, uint8_t samples)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b088      	sub	sp, #32
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	60b9      	str	r1, [r7, #8]
 80010f2:	607a      	str	r2, [r7, #4]
 80010f4:	70fb      	strb	r3, [r7, #3]
    uint32_t sum = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	61fb      	str	r3, [r7, #28]
    uint8_t valid_samples = 0;
 80010fa:	2300      	movs	r3, #0
 80010fc:	76fb      	strb	r3, [r7, #27]

    for (uint8_t i = 0; i < samples; i++) {
 80010fe:	2300      	movs	r3, #0
 8001100:	76bb      	strb	r3, [r7, #26]
 8001102:	e019      	b.n	8001138 <Read_ADC_Average+0x50>
        uint32_t value = Read_ADC_Single(hadc, channel, sampling_time);
 8001104:	687a      	ldr	r2, [r7, #4]
 8001106:	68b9      	ldr	r1, [r7, #8]
 8001108:	68f8      	ldr	r0, [r7, #12]
 800110a:	f7ff ffb5 	bl	8001078 <Read_ADC_Single>
 800110e:	6178      	str	r0, [r7, #20]
        if (value > 0 && value < 4096) {
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d00a      	beq.n	800112c <Read_ADC_Average+0x44>
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800111c:	d206      	bcs.n	800112c <Read_ADC_Average+0x44>
            sum += value;
 800111e:	69fa      	ldr	r2, [r7, #28]
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	4413      	add	r3, r2
 8001124:	61fb      	str	r3, [r7, #28]
            valid_samples++;
 8001126:	7efb      	ldrb	r3, [r7, #27]
 8001128:	3301      	adds	r3, #1
 800112a:	76fb      	strb	r3, [r7, #27]
        }
        HAL_Delay(1);
 800112c:	2001      	movs	r0, #1
 800112e:	f002 fad9 	bl	80036e4 <HAL_Delay>
    for (uint8_t i = 0; i < samples; i++) {
 8001132:	7ebb      	ldrb	r3, [r7, #26]
 8001134:	3301      	adds	r3, #1
 8001136:	76bb      	strb	r3, [r7, #26]
 8001138:	7eba      	ldrb	r2, [r7, #26]
 800113a:	78fb      	ldrb	r3, [r7, #3]
 800113c:	429a      	cmp	r2, r3
 800113e:	d3e1      	bcc.n	8001104 <Read_ADC_Average+0x1c>
    }

    if (valid_samples == 0) {
 8001140:	7efb      	ldrb	r3, [r7, #27]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d101      	bne.n	800114a <Read_ADC_Average+0x62>
        return 0;
 8001146:	2300      	movs	r3, #0
 8001148:	e003      	b.n	8001152 <Read_ADC_Average+0x6a>
    }

    return sum / valid_samples;
 800114a:	7efb      	ldrb	r3, [r7, #27]
 800114c:	69fa      	ldr	r2, [r7, #28]
 800114e:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001152:	4618      	mov	r0, r3
 8001154:	3720      	adds	r7, #32
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
	...

0800115c <Read_All_Voltages>:

/**
  * @brief  Чтение всех напряжений
  */
void Read_All_Voltages(void)
{
 800115c:	b590      	push	{r4, r7, lr}
 800115e:	b085      	sub	sp, #20
 8001160:	af00      	add	r7, sp, #0
    /* Проверка инициализации ADC */
    if (!adc1_initialized || !adc2_initialized) {
 8001162:	4b80      	ldr	r3, [pc, #512]	; (8001364 <Read_All_Voltages+0x208>)
 8001164:	781b      	ldrb	r3, [r3, #0]
 8001166:	2b00      	cmp	r3, #0
 8001168:	d003      	beq.n	8001172 <Read_All_Voltages+0x16>
 800116a:	4b7f      	ldr	r3, [pc, #508]	; (8001368 <Read_All_Voltages+0x20c>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d103      	bne.n	800117a <Read_All_Voltages+0x1e>
        USART2_Print("[ADC] ERROR: ADC not initialized!\r\n");
 8001172:	487e      	ldr	r0, [pc, #504]	; (800136c <Read_All_Voltages+0x210>)
 8001174:	f001 fd7a 	bl	8002c6c <USART2_Print>
        return;
 8001178:	e192      	b.n	80014a0 <Read_All_Voltages+0x344>
    }

    uint32_t adc_raw_vdda = 0;
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
    uint32_t adc_raw_24v = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	60bb      	str	r3, [r7, #8]
    uint32_t adc_raw_12v = 0;
 8001182:	2300      	movs	r3, #0
 8001184:	607b      	str	r3, [r7, #4]
    uint32_t adc_raw_5v = 0;
 8001186:	2300      	movs	r3, #0
 8001188:	603b      	str	r3, [r7, #0]

    /* --- Измерение VREFINT для калибровки VDDA --- */

    /* Включаем внутренний источник опорного напряжения */
    ADC1->CR2 |= ADC_CR2_TSVREFE;
 800118a:	4b79      	ldr	r3, [pc, #484]	; (8001370 <Read_All_Voltages+0x214>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	4a78      	ldr	r2, [pc, #480]	; (8001370 <Read_All_Voltages+0x214>)
 8001190:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001194:	6093      	str	r3, [r2, #8]
    HAL_Delay(10);
 8001196:	200a      	movs	r0, #10
 8001198:	f002 faa4 	bl	80036e4 <HAL_Delay>

    /* Измерение VREFINT (канал 17) */
    adc_raw_vdda = Read_ADC_Average(&hadc1, ADC_CHANNEL_VREFINT, ADC_SAMPLETIME_239CYCLES_5, ADC_SAMPLES);
 800119c:	2310      	movs	r3, #16
 800119e:	2207      	movs	r2, #7
 80011a0:	2111      	movs	r1, #17
 80011a2:	4874      	ldr	r0, [pc, #464]	; (8001374 <Read_All_Voltages+0x218>)
 80011a4:	f7ff ffa0 	bl	80010e8 <Read_ADC_Average>
 80011a8:	60f8      	str	r0, [r7, #12]

    /* Выключаем VREFINT */
    ADC1->CR2 &= ~ADC_CR2_TSVREFE;
 80011aa:	4b71      	ldr	r3, [pc, #452]	; (8001370 <Read_All_Voltages+0x214>)
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	4a70      	ldr	r2, [pc, #448]	; (8001370 <Read_All_Voltages+0x214>)
 80011b0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80011b4:	6093      	str	r3, [r2, #8]
    HAL_Delay(1);
 80011b6:	2001      	movs	r0, #1
 80011b8:	f002 fa94 	bl	80036e4 <HAL_Delay>

    USART2_Print("[ADC] Raw VREFINT: ");
 80011bc:	486e      	ldr	r0, [pc, #440]	; (8001378 <Read_All_Voltages+0x21c>)
 80011be:	f001 fd55 	bl	8002c6c <USART2_Print>
    USART2_PrintNum(adc_raw_vdda);
 80011c2:	68f8      	ldr	r0, [r7, #12]
 80011c4:	f001 fd6a 	bl	8002c9c <USART2_PrintNum>
    USART2_Print("\r\n");
 80011c8:	486c      	ldr	r0, [pc, #432]	; (800137c <Read_All_Voltages+0x220>)
 80011ca:	f001 fd4f 	bl	8002c6c <USART2_Print>

    if (adc_raw_vdda == 0) {
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d106      	bne.n	80011e2 <Read_All_Voltages+0x86>
        current_vdda = 3.3f;
 80011d4:	4b6a      	ldr	r3, [pc, #424]	; (8001380 <Read_All_Voltages+0x224>)
 80011d6:	4a6b      	ldr	r2, [pc, #428]	; (8001384 <Read_All_Voltages+0x228>)
 80011d8:	601a      	str	r2, [r3, #0]
        USART2_Print("[ADC] WARNING: VREFINT = 0! Using default 3.3V\r\n");
 80011da:	486b      	ldr	r0, [pc, #428]	; (8001388 <Read_All_Voltages+0x22c>)
 80011dc:	f001 fd46 	bl	8002c6c <USART2_Print>
 80011e0:	e022      	b.n	8001228 <Read_All_Voltages+0xcc>
    } else if (adc_raw_vdda > 4095) {
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80011e8:	d306      	bcc.n	80011f8 <Read_All_Voltages+0x9c>
        current_vdda = 3.3f;
 80011ea:	4b65      	ldr	r3, [pc, #404]	; (8001380 <Read_All_Voltages+0x224>)
 80011ec:	4a65      	ldr	r2, [pc, #404]	; (8001384 <Read_All_Voltages+0x228>)
 80011ee:	601a      	str	r2, [r3, #0]
        USART2_Print("[ADC] WARNING: VREFINT > 4095! Using default 3.3V\r\n");
 80011f0:	4866      	ldr	r0, [pc, #408]	; (800138c <Read_All_Voltages+0x230>)
 80011f2:	f001 fd3b 	bl	8002c6c <USART2_Print>
 80011f6:	e017      	b.n	8001228 <Read_All_Voltages+0xcc>
    } else {
        /* Расчет VDDA: VREFINT_CAL * VREFINT_VOLTAGE / ADC_reading */
        current_vdda = (VREFINT_VOLTAGE * VREFINT_CAL) / (float)adc_raw_vdda;
 80011f8:	4b65      	ldr	r3, [pc, #404]	; (8001390 <Read_All_Voltages+0x234>)
 80011fa:	881b      	ldrh	r3, [r3, #0]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff f867 	bl	80002d0 <__aeabi_i2f>
 8001202:	4603      	mov	r3, r0
 8001204:	4963      	ldr	r1, [pc, #396]	; (8001394 <Read_All_Voltages+0x238>)
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff f8b6 	bl	8000378 <__aeabi_fmul>
 800120c:	4603      	mov	r3, r0
 800120e:	461c      	mov	r4, r3
 8001210:	68f8      	ldr	r0, [r7, #12]
 8001212:	f7ff f859 	bl	80002c8 <__aeabi_ui2f>
 8001216:	4603      	mov	r3, r0
 8001218:	4619      	mov	r1, r3
 800121a:	4620      	mov	r0, r4
 800121c:	f7ff f960 	bl	80004e0 <__aeabi_fdiv>
 8001220:	4603      	mov	r3, r0
 8001222:	461a      	mov	r2, r3
 8001224:	4b56      	ldr	r3, [pc, #344]	; (8001380 <Read_All_Voltages+0x224>)
 8001226:	601a      	str	r2, [r3, #0]
    }

    /* --- 24V (PA0, канал 0, ADC1) --- */
    adc_raw_24v = Read_ADC_Average(&hadc1, ADC_CHANNEL_0, ADC_SAMPLETIME_239CYCLES_5, ADC_SAMPLES);
 8001228:	2310      	movs	r3, #16
 800122a:	2207      	movs	r2, #7
 800122c:	2100      	movs	r1, #0
 800122e:	4851      	ldr	r0, [pc, #324]	; (8001374 <Read_All_Voltages+0x218>)
 8001230:	f7ff ff5a 	bl	80010e8 <Read_ADC_Average>
 8001234:	60b8      	str	r0, [r7, #8]

    USART2_Print("[ADC] Raw 24V: ");
 8001236:	4858      	ldr	r0, [pc, #352]	; (8001398 <Read_All_Voltages+0x23c>)
 8001238:	f001 fd18 	bl	8002c6c <USART2_Print>
    USART2_PrintNum(adc_raw_24v);
 800123c:	68b8      	ldr	r0, [r7, #8]
 800123e:	f001 fd2d 	bl	8002c9c <USART2_PrintNum>
    USART2_Print("\r\n");
 8001242:	484e      	ldr	r0, [pc, #312]	; (800137c <Read_All_Voltages+0x220>)
 8001244:	f001 fd12 	bl	8002c6c <USART2_Print>

    /* Коэффициент делителя для 24В: (150k+10k)/10k = 16 */
    if (adc_raw_24v > 0 && adc_raw_24v < 4096) {
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d01d      	beq.n	800128a <Read_All_Voltages+0x12e>
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001254:	d219      	bcs.n	800128a <Read_All_Voltages+0x12e>
        current_24v = (float)adc_raw_24v * current_vdda / 4095.0f * 16.0f;
 8001256:	68b8      	ldr	r0, [r7, #8]
 8001258:	f7ff f836 	bl	80002c8 <__aeabi_ui2f>
 800125c:	4602      	mov	r2, r0
 800125e:	4b48      	ldr	r3, [pc, #288]	; (8001380 <Read_All_Voltages+0x224>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4619      	mov	r1, r3
 8001264:	4610      	mov	r0, r2
 8001266:	f7ff f887 	bl	8000378 <__aeabi_fmul>
 800126a:	4603      	mov	r3, r0
 800126c:	494b      	ldr	r1, [pc, #300]	; (800139c <Read_All_Voltages+0x240>)
 800126e:	4618      	mov	r0, r3
 8001270:	f7ff f936 	bl	80004e0 <__aeabi_fdiv>
 8001274:	4603      	mov	r3, r0
 8001276:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff f87c 	bl	8000378 <__aeabi_fmul>
 8001280:	4603      	mov	r3, r0
 8001282:	461a      	mov	r2, r3
 8001284:	4b46      	ldr	r3, [pc, #280]	; (80013a0 <Read_All_Voltages+0x244>)
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	e005      	b.n	8001296 <Read_All_Voltages+0x13a>
    } else {
        current_24v = 24.0f;
 800128a:	4b45      	ldr	r3, [pc, #276]	; (80013a0 <Read_All_Voltages+0x244>)
 800128c:	4a45      	ldr	r2, [pc, #276]	; (80013a4 <Read_All_Voltages+0x248>)
 800128e:	601a      	str	r2, [r3, #0]
        USART2_Print("[ADC] WARNING: 24V measurement invalid, using default\r\n");
 8001290:	4845      	ldr	r0, [pc, #276]	; (80013a8 <Read_All_Voltages+0x24c>)
 8001292:	f001 fceb 	bl	8002c6c <USART2_Print>
    }

    /* --- 12V (PA1, канал 1, ADC2) --- */
    adc_raw_12v = Read_ADC_Average(&hadc2, ADC_CHANNEL_1, ADC_SAMPLETIME_239CYCLES_5, ADC_SAMPLES);
 8001296:	2310      	movs	r3, #16
 8001298:	2207      	movs	r2, #7
 800129a:	2101      	movs	r1, #1
 800129c:	4843      	ldr	r0, [pc, #268]	; (80013ac <Read_All_Voltages+0x250>)
 800129e:	f7ff ff23 	bl	80010e8 <Read_ADC_Average>
 80012a2:	6078      	str	r0, [r7, #4]

    USART2_Print("[ADC] Raw 12V: ");
 80012a4:	4842      	ldr	r0, [pc, #264]	; (80013b0 <Read_All_Voltages+0x254>)
 80012a6:	f001 fce1 	bl	8002c6c <USART2_Print>
    USART2_PrintNum(adc_raw_12v);
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f001 fcf6 	bl	8002c9c <USART2_PrintNum>
    USART2_Print("\r\n");
 80012b0:	4832      	ldr	r0, [pc, #200]	; (800137c <Read_All_Voltages+0x220>)
 80012b2:	f001 fcdb 	bl	8002c6c <USART2_Print>

    /* Коэффициент делителя для 12В: (82k+10k)/10k = 9.2 */
    if (adc_raw_12v > 0 && adc_raw_12v < 4096) {
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d01c      	beq.n	80012f6 <Read_All_Voltages+0x19a>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80012c2:	d218      	bcs.n	80012f6 <Read_All_Voltages+0x19a>
        current_12v = (float)adc_raw_12v * current_vdda / 4095.0f * 9.2f;
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f7fe ffff 	bl	80002c8 <__aeabi_ui2f>
 80012ca:	4602      	mov	r2, r0
 80012cc:	4b2c      	ldr	r3, [pc, #176]	; (8001380 <Read_All_Voltages+0x224>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4619      	mov	r1, r3
 80012d2:	4610      	mov	r0, r2
 80012d4:	f7ff f850 	bl	8000378 <__aeabi_fmul>
 80012d8:	4603      	mov	r3, r0
 80012da:	4930      	ldr	r1, [pc, #192]	; (800139c <Read_All_Voltages+0x240>)
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff f8ff 	bl	80004e0 <__aeabi_fdiv>
 80012e2:	4603      	mov	r3, r0
 80012e4:	4933      	ldr	r1, [pc, #204]	; (80013b4 <Read_All_Voltages+0x258>)
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff f846 	bl	8000378 <__aeabi_fmul>
 80012ec:	4603      	mov	r3, r0
 80012ee:	461a      	mov	r2, r3
 80012f0:	4b31      	ldr	r3, [pc, #196]	; (80013b8 <Read_All_Voltages+0x25c>)
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	e005      	b.n	8001302 <Read_All_Voltages+0x1a6>
    } else {
        current_12v = 12.0f;
 80012f6:	4b30      	ldr	r3, [pc, #192]	; (80013b8 <Read_All_Voltages+0x25c>)
 80012f8:	4a30      	ldr	r2, [pc, #192]	; (80013bc <Read_All_Voltages+0x260>)
 80012fa:	601a      	str	r2, [r3, #0]
        USART2_Print("[ADC] WARNING: 12V measurement invalid, using default\r\n");
 80012fc:	4830      	ldr	r0, [pc, #192]	; (80013c0 <Read_All_Voltages+0x264>)
 80012fe:	f001 fcb5 	bl	8002c6c <USART2_Print>
    }

    /* --- 5V (PA5, канал 5, ADC2) --- */
    adc_raw_5v = Read_ADC_Average(&hadc2, ADC_CHANNEL_5, ADC_SAMPLETIME_239CYCLES_5, ADC_SAMPLES);
 8001302:	2310      	movs	r3, #16
 8001304:	2207      	movs	r2, #7
 8001306:	2105      	movs	r1, #5
 8001308:	4828      	ldr	r0, [pc, #160]	; (80013ac <Read_All_Voltages+0x250>)
 800130a:	f7ff feed 	bl	80010e8 <Read_ADC_Average>
 800130e:	6038      	str	r0, [r7, #0]

    USART2_Print("[ADC] Raw 5V: ");
 8001310:	482c      	ldr	r0, [pc, #176]	; (80013c4 <Read_All_Voltages+0x268>)
 8001312:	f001 fcab 	bl	8002c6c <USART2_Print>
    USART2_PrintNum(adc_raw_5v);
 8001316:	6838      	ldr	r0, [r7, #0]
 8001318:	f001 fcc0 	bl	8002c9c <USART2_PrintNum>
    USART2_Print("\r\n");
 800131c:	4817      	ldr	r0, [pc, #92]	; (800137c <Read_All_Voltages+0x220>)
 800131e:	f001 fca5 	bl	8002c6c <USART2_Print>

    /* Коэффициент делителя для 5В: (20k+10k)/10k = 3 */
    if (adc_raw_5v > 0 && adc_raw_5v < 4096) {
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d053      	beq.n	80013d0 <Read_All_Voltages+0x274>
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800132e:	d24f      	bcs.n	80013d0 <Read_All_Voltages+0x274>
        current_5v = (float)adc_raw_5v * current_vdda / 4095.0f * 3.0f;
 8001330:	6838      	ldr	r0, [r7, #0]
 8001332:	f7fe ffc9 	bl	80002c8 <__aeabi_ui2f>
 8001336:	4602      	mov	r2, r0
 8001338:	4b11      	ldr	r3, [pc, #68]	; (8001380 <Read_All_Voltages+0x224>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4619      	mov	r1, r3
 800133e:	4610      	mov	r0, r2
 8001340:	f7ff f81a 	bl	8000378 <__aeabi_fmul>
 8001344:	4603      	mov	r3, r0
 8001346:	4915      	ldr	r1, [pc, #84]	; (800139c <Read_All_Voltages+0x240>)
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff f8c9 	bl	80004e0 <__aeabi_fdiv>
 800134e:	4603      	mov	r3, r0
 8001350:	491d      	ldr	r1, [pc, #116]	; (80013c8 <Read_All_Voltages+0x26c>)
 8001352:	4618      	mov	r0, r3
 8001354:	f7ff f810 	bl	8000378 <__aeabi_fmul>
 8001358:	4603      	mov	r3, r0
 800135a:	461a      	mov	r2, r3
 800135c:	4b1b      	ldr	r3, [pc, #108]	; (80013cc <Read_All_Voltages+0x270>)
 800135e:	601a      	str	r2, [r3, #0]
 8001360:	e03c      	b.n	80013dc <Read_All_Voltages+0x280>
 8001362:	bf00      	nop
 8001364:	20000178 	.word	0x20000178
 8001368:	20000179 	.word	0x20000179
 800136c:	08006de0 	.word	0x08006de0
 8001370:	40012400 	.word	0x40012400
 8001374:	200000c0 	.word	0x200000c0
 8001378:	08006e04 	.word	0x08006e04
 800137c:	08006c88 	.word	0x08006c88
 8001380:	20000000 	.word	0x20000000
 8001384:	40533333 	.word	0x40533333
 8001388:	08006e18 	.word	0x08006e18
 800138c:	08006e4c 	.word	0x08006e4c
 8001390:	1ffff7ba 	.word	0x1ffff7ba
 8001394:	3f9d70a4 	.word	0x3f9d70a4
 8001398:	08006e80 	.word	0x08006e80
 800139c:	457ff000 	.word	0x457ff000
 80013a0:	20000004 	.word	0x20000004
 80013a4:	41c00000 	.word	0x41c00000
 80013a8:	08006e90 	.word	0x08006e90
 80013ac:	200000f0 	.word	0x200000f0
 80013b0:	08006ec8 	.word	0x08006ec8
 80013b4:	41133333 	.word	0x41133333
 80013b8:	20000008 	.word	0x20000008
 80013bc:	41400000 	.word	0x41400000
 80013c0:	08006ed8 	.word	0x08006ed8
 80013c4:	08006f10 	.word	0x08006f10
 80013c8:	40400000 	.word	0x40400000
 80013cc:	2000000c 	.word	0x2000000c
    } else {
        current_5v = 5.0f;
 80013d0:	4b35      	ldr	r3, [pc, #212]	; (80014a8 <Read_All_Voltages+0x34c>)
 80013d2:	4a36      	ldr	r2, [pc, #216]	; (80014ac <Read_All_Voltages+0x350>)
 80013d4:	601a      	str	r2, [r3, #0]
        USART2_Print("[ADC] WARNING: 5V measurement invalid, using default\r\n");
 80013d6:	4836      	ldr	r0, [pc, #216]	; (80014b0 <Read_All_Voltages+0x354>)
 80013d8:	f001 fc48 	bl	8002c6c <USART2_Print>
    }

    /* Ограничение значений */
    if (current_vdda < 2.0f || current_vdda > 4.0f) {
 80013dc:	4b35      	ldr	r3, [pc, #212]	; (80014b4 <Read_All_Voltages+0x358>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80013e4:	4618      	mov	r0, r3
 80013e6:	f7ff f965 	bl	80006b4 <__aeabi_fcmplt>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d109      	bne.n	8001404 <Read_All_Voltages+0x2a8>
 80013f0:	4b30      	ldr	r3, [pc, #192]	; (80014b4 <Read_All_Voltages+0x358>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff f979 	bl	80006f0 <__aeabi_fcmpgt>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d005      	beq.n	8001410 <Read_All_Voltages+0x2b4>
        current_vdda = 3.3f;
 8001404:	4b2b      	ldr	r3, [pc, #172]	; (80014b4 <Read_All_Voltages+0x358>)
 8001406:	4a2c      	ldr	r2, [pc, #176]	; (80014b8 <Read_All_Voltages+0x35c>)
 8001408:	601a      	str	r2, [r3, #0]
        USART2_Print("[ADC] ERROR: VDDA out of range, reset\r\n");
 800140a:	482c      	ldr	r0, [pc, #176]	; (80014bc <Read_All_Voltages+0x360>)
 800140c:	f001 fc2e 	bl	8002c6c <USART2_Print>
    }
    if (current_24v < 10.0f || current_24v > 30.0f) {
 8001410:	4b2b      	ldr	r3, [pc, #172]	; (80014c0 <Read_All_Voltages+0x364>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	492b      	ldr	r1, [pc, #172]	; (80014c4 <Read_All_Voltages+0x368>)
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff f94c 	bl	80006b4 <__aeabi_fcmplt>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d108      	bne.n	8001434 <Read_All_Voltages+0x2d8>
 8001422:	4b27      	ldr	r3, [pc, #156]	; (80014c0 <Read_All_Voltages+0x364>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4928      	ldr	r1, [pc, #160]	; (80014c8 <Read_All_Voltages+0x36c>)
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff f961 	bl	80006f0 <__aeabi_fcmpgt>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d005      	beq.n	8001440 <Read_All_Voltages+0x2e4>
        current_24v = 24.0f;
 8001434:	4b22      	ldr	r3, [pc, #136]	; (80014c0 <Read_All_Voltages+0x364>)
 8001436:	4a25      	ldr	r2, [pc, #148]	; (80014cc <Read_All_Voltages+0x370>)
 8001438:	601a      	str	r2, [r3, #0]
        USART2_Print("[ADC] ERROR: 24V out of range, reset\r\n");
 800143a:	4825      	ldr	r0, [pc, #148]	; (80014d0 <Read_All_Voltages+0x374>)
 800143c:	f001 fc16 	bl	8002c6c <USART2_Print>
    }
    if (current_12v < 5.0f || current_12v > 15.0f) {
 8001440:	4b24      	ldr	r3, [pc, #144]	; (80014d4 <Read_All_Voltages+0x378>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4919      	ldr	r1, [pc, #100]	; (80014ac <Read_All_Voltages+0x350>)
 8001446:	4618      	mov	r0, r3
 8001448:	f7ff f934 	bl	80006b4 <__aeabi_fcmplt>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d108      	bne.n	8001464 <Read_All_Voltages+0x308>
 8001452:	4b20      	ldr	r3, [pc, #128]	; (80014d4 <Read_All_Voltages+0x378>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4920      	ldr	r1, [pc, #128]	; (80014d8 <Read_All_Voltages+0x37c>)
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff f949 	bl	80006f0 <__aeabi_fcmpgt>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d005      	beq.n	8001470 <Read_All_Voltages+0x314>
        current_12v = 12.0f;
 8001464:	4b1b      	ldr	r3, [pc, #108]	; (80014d4 <Read_All_Voltages+0x378>)
 8001466:	4a1d      	ldr	r2, [pc, #116]	; (80014dc <Read_All_Voltages+0x380>)
 8001468:	601a      	str	r2, [r3, #0]
        USART2_Print("[ADC] ERROR: 12V out of range, reset\r\n");
 800146a:	481d      	ldr	r0, [pc, #116]	; (80014e0 <Read_All_Voltages+0x384>)
 800146c:	f001 fbfe 	bl	8002c6c <USART2_Print>
    }
    if (current_5v < 3.0f || current_5v > 6.0f) {
 8001470:	4b0d      	ldr	r3, [pc, #52]	; (80014a8 <Read_All_Voltages+0x34c>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	491b      	ldr	r1, [pc, #108]	; (80014e4 <Read_All_Voltages+0x388>)
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff f91c 	bl	80006b4 <__aeabi_fcmplt>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d108      	bne.n	8001494 <Read_All_Voltages+0x338>
 8001482:	4b09      	ldr	r3, [pc, #36]	; (80014a8 <Read_All_Voltages+0x34c>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4918      	ldr	r1, [pc, #96]	; (80014e8 <Read_All_Voltages+0x38c>)
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff f931 	bl	80006f0 <__aeabi_fcmpgt>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d005      	beq.n	80014a0 <Read_All_Voltages+0x344>
        current_5v = 5.0f;
 8001494:	4b04      	ldr	r3, [pc, #16]	; (80014a8 <Read_All_Voltages+0x34c>)
 8001496:	4a05      	ldr	r2, [pc, #20]	; (80014ac <Read_All_Voltages+0x350>)
 8001498:	601a      	str	r2, [r3, #0]
        USART2_Print("[ADC] ERROR: 5V out of range, reset\r\n");
 800149a:	4814      	ldr	r0, [pc, #80]	; (80014ec <Read_All_Voltages+0x390>)
 800149c:	f001 fbe6 	bl	8002c6c <USART2_Print>
    }
}
 80014a0:	3714      	adds	r7, #20
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd90      	pop	{r4, r7, pc}
 80014a6:	bf00      	nop
 80014a8:	2000000c 	.word	0x2000000c
 80014ac:	40a00000 	.word	0x40a00000
 80014b0:	08006f20 	.word	0x08006f20
 80014b4:	20000000 	.word	0x20000000
 80014b8:	40533333 	.word	0x40533333
 80014bc:	08006f58 	.word	0x08006f58
 80014c0:	20000004 	.word	0x20000004
 80014c4:	41200000 	.word	0x41200000
 80014c8:	41f00000 	.word	0x41f00000
 80014cc:	41c00000 	.word	0x41c00000
 80014d0:	08006f80 	.word	0x08006f80
 80014d4:	20000008 	.word	0x20000008
 80014d8:	41700000 	.word	0x41700000
 80014dc:	41400000 	.word	0x41400000
 80014e0:	08006fa8 	.word	0x08006fa8
 80014e4:	40400000 	.word	0x40400000
 80014e8:	40c00000 	.word	0x40c00000
 80014ec:	08006fd0 	.word	0x08006fd0

080014f0 <SystemClock_Config>:

/**
  * @brief System Clock Configuration
  */
void SystemClock_Config(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b094      	sub	sp, #80	; 0x50
 80014f4:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014fa:	2228      	movs	r2, #40	; 0x28
 80014fc:	2100      	movs	r1, #0
 80014fe:	4618      	mov	r0, r3
 8001500:	f005 fa1a 	bl	8006938 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001504:	f107 0314 	add.w	r3, r7, #20
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	605a      	str	r2, [r3, #4]
 800150e:	609a      	str	r2, [r3, #8]
 8001510:	60da      	str	r2, [r3, #12]
 8001512:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001514:	1d3b      	adds	r3, r7, #4
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
 800151a:	605a      	str	r2, [r3, #4]
 800151c:	609a      	str	r2, [r3, #8]
 800151e:	60da      	str	r2, [r3, #12]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001520:	2301      	movs	r3, #1
 8001522:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001524:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001528:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800152a:	2300      	movs	r3, #0
 800152c:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800152e:	2301      	movs	r3, #1
 8001530:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001532:	2302      	movs	r3, #2
 8001534:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001536:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800153a:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800153c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001540:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001542:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001546:	4618      	mov	r0, r3
 8001548:	f003 fa6a 	bl	8004a20 <HAL_RCC_OscConfig>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <SystemClock_Config+0x66>
    {
        Error_Handler();
 8001552:	f000 fa2f 	bl	80019b4 <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001556:	230f      	movs	r3, #15
 8001558:	617b      	str	r3, [r7, #20]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800155a:	2302      	movs	r3, #2
 800155c:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800155e:	2300      	movs	r3, #0
 8001560:	61fb      	str	r3, [r7, #28]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001562:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001566:	623b      	str	r3, [r7, #32]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001568:	2300      	movs	r3, #0
 800156a:	627b      	str	r3, [r7, #36]	; 0x24

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800156c:	f107 0314 	add.w	r3, r7, #20
 8001570:	2102      	movs	r1, #2
 8001572:	4618      	mov	r0, r3
 8001574:	f003 fcd6 	bl	8004f24 <HAL_RCC_ClockConfig>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <SystemClock_Config+0x92>
    {
        Error_Handler();
 800157e:	f000 fa19 	bl	80019b4 <Error_Handler>
    }

    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001582:	2302      	movs	r3, #2
 8001584:	607b      	str	r3, [r7, #4]
    PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001586:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800158a:	60fb      	str	r3, [r7, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800158c:	1d3b      	adds	r3, r7, #4
 800158e:	4618      	mov	r0, r3
 8001590:	f003 fe60 	bl	8005254 <HAL_RCCEx_PeriphCLKConfig>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <SystemClock_Config+0xae>
    {
        Error_Handler();
 800159a:	f000 fa0b 	bl	80019b4 <Error_Handler>
    }
}
 800159e:	bf00      	nop
 80015a0:	3750      	adds	r7, #80	; 0x50
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
	...

080015a8 <MX_GPIO_Init>:

/**
  * @brief GPIO Initialization Function
  */
static void MX_GPIO_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b08a      	sub	sp, #40	; 0x28
 80015ac:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ae:	f107 0318 	add.w	r3, r7, #24
 80015b2:	2200      	movs	r2, #0
 80015b4:	601a      	str	r2, [r3, #0]
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	609a      	str	r2, [r3, #8]
 80015ba:	60da      	str	r2, [r3, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015bc:	4b64      	ldr	r3, [pc, #400]	; (8001750 <MX_GPIO_Init+0x1a8>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	4a63      	ldr	r2, [pc, #396]	; (8001750 <MX_GPIO_Init+0x1a8>)
 80015c2:	f043 0310 	orr.w	r3, r3, #16
 80015c6:	6193      	str	r3, [r2, #24]
 80015c8:	4b61      	ldr	r3, [pc, #388]	; (8001750 <MX_GPIO_Init+0x1a8>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	f003 0310 	and.w	r3, r3, #16
 80015d0:	617b      	str	r3, [r7, #20]
 80015d2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015d4:	4b5e      	ldr	r3, [pc, #376]	; (8001750 <MX_GPIO_Init+0x1a8>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	4a5d      	ldr	r2, [pc, #372]	; (8001750 <MX_GPIO_Init+0x1a8>)
 80015da:	f043 0320 	orr.w	r3, r3, #32
 80015de:	6193      	str	r3, [r2, #24]
 80015e0:	4b5b      	ldr	r3, [pc, #364]	; (8001750 <MX_GPIO_Init+0x1a8>)
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	f003 0320 	and.w	r3, r3, #32
 80015e8:	613b      	str	r3, [r7, #16]
 80015ea:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ec:	4b58      	ldr	r3, [pc, #352]	; (8001750 <MX_GPIO_Init+0x1a8>)
 80015ee:	699b      	ldr	r3, [r3, #24]
 80015f0:	4a57      	ldr	r2, [pc, #348]	; (8001750 <MX_GPIO_Init+0x1a8>)
 80015f2:	f043 0304 	orr.w	r3, r3, #4
 80015f6:	6193      	str	r3, [r2, #24]
 80015f8:	4b55      	ldr	r3, [pc, #340]	; (8001750 <MX_GPIO_Init+0x1a8>)
 80015fa:	699b      	ldr	r3, [r3, #24]
 80015fc:	f003 0304 	and.w	r3, r3, #4
 8001600:	60fb      	str	r3, [r7, #12]
 8001602:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001604:	4b52      	ldr	r3, [pc, #328]	; (8001750 <MX_GPIO_Init+0x1a8>)
 8001606:	699b      	ldr	r3, [r3, #24]
 8001608:	4a51      	ldr	r2, [pc, #324]	; (8001750 <MX_GPIO_Init+0x1a8>)
 800160a:	f043 0308 	orr.w	r3, r3, #8
 800160e:	6193      	str	r3, [r2, #24]
 8001610:	4b4f      	ldr	r3, [pc, #316]	; (8001750 <MX_GPIO_Init+0x1a8>)
 8001612:	699b      	ldr	r3, [r3, #24]
 8001614:	f003 0308 	and.w	r3, r3, #8
 8001618:	60bb      	str	r3, [r7, #8]
 800161a:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_AFIO_CLK_ENABLE();
 800161c:	4b4c      	ldr	r3, [pc, #304]	; (8001750 <MX_GPIO_Init+0x1a8>)
 800161e:	699b      	ldr	r3, [r3, #24]
 8001620:	4a4b      	ldr	r2, [pc, #300]	; (8001750 <MX_GPIO_Init+0x1a8>)
 8001622:	f043 0301 	orr.w	r3, r3, #1
 8001626:	6193      	str	r3, [r2, #24]
 8001628:	4b49      	ldr	r3, [pc, #292]	; (8001750 <MX_GPIO_Init+0x1a8>)
 800162a:	699b      	ldr	r3, [r3, #24]
 800162c:	f003 0301 	and.w	r3, r3, #1
 8001630:	607b      	str	r3, [r7, #4]
 8001632:	687b      	ldr	r3, [r7, #4]

    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001634:	2201      	movs	r2, #1
 8001636:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800163a:	4846      	ldr	r0, [pc, #280]	; (8001754 <MX_GPIO_Init+0x1ac>)
 800163c:	f003 f99c 	bl	8004978 <HAL_GPIO_WritePin>

    /* Настройка светодиода на PC13 */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001640:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001644:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001646:	2301      	movs	r3, #1
 8001648:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164a:	2300      	movs	r3, #0
 800164c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800164e:	2302      	movs	r3, #2
 8001650:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001652:	f107 0318 	add.w	r3, r7, #24
 8001656:	4619      	mov	r1, r3
 8001658:	483e      	ldr	r0, [pc, #248]	; (8001754 <MX_GPIO_Init+0x1ac>)
 800165a:	f003 f809 	bl	8004670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800165e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001662:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001664:	2300      	movs	r3, #0
 8001666:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001668:	2300      	movs	r3, #0
 800166a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800166c:	f107 0318 	add.w	r3, r7, #24
 8001670:	4619      	mov	r1, r3
 8001672:	4838      	ldr	r0, [pc, #224]	; (8001754 <MX_GPIO_Init+0x1ac>)
 8001674:	f002 fffc 	bl	8004670 <HAL_GPIO_Init>

    /* Настройка аналоговых входов */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_5;
 8001678:	2323      	movs	r3, #35	; 0x23
 800167a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800167c:	2303      	movs	r3, #3
 800167e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001684:	f107 0318 	add.w	r3, r7, #24
 8001688:	4619      	mov	r1, r3
 800168a:	4833      	ldr	r0, [pc, #204]	; (8001758 <MX_GPIO_Init+0x1b0>)
 800168c:	f002 fff0 	bl	8004670 <HAL_GPIO_Init>

    /* Настройка PB1 для захвата частоты (TIM3_CH4) */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001690:	2302      	movs	r3, #2
 8001692:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001694:	2300      	movs	r3, #0
 8001696:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001698:	2300      	movs	r3, #0
 800169a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800169c:	2303      	movs	r3, #3
 800169e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016a0:	f107 0318 	add.w	r3, r7, #24
 80016a4:	4619      	mov	r1, r3
 80016a6:	482d      	ldr	r0, [pc, #180]	; (800175c <MX_GPIO_Init+0x1b4>)
 80016a8:	f002 ffe2 	bl	8004670 <HAL_GPIO_Init>

    /* Настройка PB5 как выход для генерации импульсов (ручной режим) */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80016ac:	2320      	movs	r3, #32
 80016ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b0:	2301      	movs	r3, #1
 80016b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016b8:	2303      	movs	r3, #3
 80016ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016bc:	f107 0318 	add.w	r3, r7, #24
 80016c0:	4619      	mov	r1, r3
 80016c2:	4826      	ldr	r0, [pc, #152]	; (800175c <MX_GPIO_Init+0x1b4>)
 80016c4:	f002 ffd4 	bl	8004670 <HAL_GPIO_Init>

    /* Настройка PB6 как альтернативной функции для TIM4_CH1 */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80016c8:	2340      	movs	r3, #64	; 0x40
 80016ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016cc:	2302      	movs	r3, #2
 80016ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d0:	2300      	movs	r3, #0
 80016d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016d4:	2303      	movs	r3, #3
 80016d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d8:	f107 0318 	add.w	r3, r7, #24
 80016dc:	4619      	mov	r1, r3
 80016de:	481f      	ldr	r0, [pc, #124]	; (800175c <MX_GPIO_Init+0x1b4>)
 80016e0:	f002 ffc6 	bl	8004670 <HAL_GPIO_Init>

    /* Настройка USART1 (PA9-TX, PA10-RX) */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ea:	2302      	movs	r3, #2
 80016ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016ee:	2303      	movs	r3, #3
 80016f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f2:	f107 0318 	add.w	r3, r7, #24
 80016f6:	4619      	mov	r1, r3
 80016f8:	4817      	ldr	r0, [pc, #92]	; (8001758 <MX_GPIO_Init+0x1b0>)
 80016fa:	f002 ffb9 	bl	8004670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001702:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001704:	2300      	movs	r3, #0
 8001706:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001708:	2301      	movs	r3, #1
 800170a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170c:	f107 0318 	add.w	r3, r7, #24
 8001710:	4619      	mov	r1, r3
 8001712:	4811      	ldr	r0, [pc, #68]	; (8001758 <MX_GPIO_Init+0x1b0>)
 8001714:	f002 ffac 	bl	8004670 <HAL_GPIO_Init>

    /* Настройка USART2 (PA2-TX, PA3-RX) */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001718:	2304      	movs	r3, #4
 800171a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171c:	2302      	movs	r3, #2
 800171e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001720:	2303      	movs	r3, #3
 8001722:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001724:	f107 0318 	add.w	r3, r7, #24
 8001728:	4619      	mov	r1, r3
 800172a:	480b      	ldr	r0, [pc, #44]	; (8001758 <MX_GPIO_Init+0x1b0>)
 800172c:	f002 ffa0 	bl	8004670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001730:	2308      	movs	r3, #8
 8001732:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001734:	2300      	movs	r3, #0
 8001736:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001738:	2301      	movs	r3, #1
 800173a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800173c:	f107 0318 	add.w	r3, r7, #24
 8001740:	4619      	mov	r1, r3
 8001742:	4805      	ldr	r0, [pc, #20]	; (8001758 <MX_GPIO_Init+0x1b0>)
 8001744:	f002 ff94 	bl	8004670 <HAL_GPIO_Init>
}
 8001748:	bf00      	nop
 800174a:	3728      	adds	r7, #40	; 0x28
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	40021000 	.word	0x40021000
 8001754:	40011000 	.word	0x40011000
 8001758:	40010800 	.word	0x40010800
 800175c:	40010c00 	.word	0x40010c00

08001760 <MX_USART1_UART_Init>:

/**
  * @brief USART1 Initialization Function (ModBus)
  */
static void MX_USART1_UART_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
    huart1.Instance = USART1;
 8001764:	4b11      	ldr	r3, [pc, #68]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 8001766:	4a12      	ldr	r2, [pc, #72]	; (80017b0 <MX_USART1_UART_Init+0x50>)
 8001768:	601a      	str	r2, [r3, #0]
    huart1.Init.BaudRate = 9600;
 800176a:	4b10      	ldr	r3, [pc, #64]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 800176c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001770:	605a      	str	r2, [r3, #4]
    huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001772:	4b0e      	ldr	r3, [pc, #56]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 8001774:	2200      	movs	r2, #0
 8001776:	609a      	str	r2, [r3, #8]
    huart1.Init.StopBits = UART_STOPBITS_1;
 8001778:	4b0c      	ldr	r3, [pc, #48]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 800177a:	2200      	movs	r2, #0
 800177c:	60da      	str	r2, [r3, #12]
    huart1.Init.Parity = UART_PARITY_NONE;
 800177e:	4b0b      	ldr	r3, [pc, #44]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 8001780:	2200      	movs	r2, #0
 8001782:	611a      	str	r2, [r3, #16]
    huart1.Init.Mode = UART_MODE_TX_RX;
 8001784:	4b09      	ldr	r3, [pc, #36]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 8001786:	220c      	movs	r2, #12
 8001788:	615a      	str	r2, [r3, #20]
    huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800178a:	4b08      	ldr	r3, [pc, #32]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 800178c:	2200      	movs	r2, #0
 800178e:	619a      	str	r2, [r3, #24]
    huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001790:	4b06      	ldr	r3, [pc, #24]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 8001792:	2200      	movs	r2, #0
 8001794:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart1) != HAL_OK)
 8001796:	4805      	ldr	r0, [pc, #20]	; (80017ac <MX_USART1_UART_Init+0x4c>)
 8001798:	f004 fb72 	bl	8005e80 <HAL_UART_Init>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_USART1_UART_Init+0x46>
    {
        Error_Handler();
 80017a2:	f000 f907 	bl	80019b4 <Error_Handler>
    }
}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	20000038 	.word	0x20000038
 80017b0:	40013800 	.word	0x40013800

080017b4 <MX_USART2_UART_Init>:

/**
  * @brief USART2 Initialization Function (Debug)
  */
static void MX_USART2_UART_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 80017b8:	4b11      	ldr	r3, [pc, #68]	; (8001800 <MX_USART2_UART_Init+0x4c>)
 80017ba:	4a12      	ldr	r2, [pc, #72]	; (8001804 <MX_USART2_UART_Init+0x50>)
 80017bc:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 80017be:	4b10      	ldr	r3, [pc, #64]	; (8001800 <MX_USART2_UART_Init+0x4c>)
 80017c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017c4:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017c6:	4b0e      	ldr	r3, [pc, #56]	; (8001800 <MX_USART2_UART_Init+0x4c>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 80017cc:	4b0c      	ldr	r3, [pc, #48]	; (8001800 <MX_USART2_UART_Init+0x4c>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 80017d2:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <MX_USART2_UART_Init+0x4c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 80017d8:	4b09      	ldr	r3, [pc, #36]	; (8001800 <MX_USART2_UART_Init+0x4c>)
 80017da:	220c      	movs	r2, #12
 80017dc:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017de:	4b08      	ldr	r3, [pc, #32]	; (8001800 <MX_USART2_UART_Init+0x4c>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017e4:	4b06      	ldr	r3, [pc, #24]	; (8001800 <MX_USART2_UART_Init+0x4c>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 80017ea:	4805      	ldr	r0, [pc, #20]	; (8001800 <MX_USART2_UART_Init+0x4c>)
 80017ec:	f004 fb48 	bl	8005e80 <HAL_UART_Init>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_USART2_UART_Init+0x46>
    {
        Error_Handler();
 80017f6:	f000 f8dd 	bl	80019b4 <Error_Handler>
    }
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	2000007c 	.word	0x2000007c
 8001804:	40004400 	.word	0x40004400

08001808 <MX_ADC1_Init>:

/**
  * @brief ADC1 Initialization Function
  */
static void MX_ADC1_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 800180e:	1d3b      	adds	r3, r7, #4
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	605a      	str	r2, [r3, #4]
 8001816:	609a      	str	r2, [r3, #8]

    hadc1.Instance = ADC1;
 8001818:	4b18      	ldr	r3, [pc, #96]	; (800187c <MX_ADC1_Init+0x74>)
 800181a:	4a19      	ldr	r2, [pc, #100]	; (8001880 <MX_ADC1_Init+0x78>)
 800181c:	601a      	str	r2, [r3, #0]
    hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800181e:	4b17      	ldr	r3, [pc, #92]	; (800187c <MX_ADC1_Init+0x74>)
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
    hadc1.Init.ContinuousConvMode = DISABLE;
 8001824:	4b15      	ldr	r3, [pc, #84]	; (800187c <MX_ADC1_Init+0x74>)
 8001826:	2200      	movs	r2, #0
 8001828:	731a      	strb	r2, [r3, #12]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 800182a:	4b14      	ldr	r3, [pc, #80]	; (800187c <MX_ADC1_Init+0x74>)
 800182c:	2200      	movs	r2, #0
 800182e:	751a      	strb	r2, [r3, #20]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001830:	4b12      	ldr	r3, [pc, #72]	; (800187c <MX_ADC1_Init+0x74>)
 8001832:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001836:	61da      	str	r2, [r3, #28]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001838:	4b10      	ldr	r3, [pc, #64]	; (800187c <MX_ADC1_Init+0x74>)
 800183a:	2200      	movs	r2, #0
 800183c:	605a      	str	r2, [r3, #4]
    hadc1.Init.NbrOfConversion = 1;
 800183e:	4b0f      	ldr	r3, [pc, #60]	; (800187c <MX_ADC1_Init+0x74>)
 8001840:	2201      	movs	r2, #1
 8001842:	611a      	str	r2, [r3, #16]
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001844:	480d      	ldr	r0, [pc, #52]	; (800187c <MX_ADC1_Init+0x74>)
 8001846:	f001 ff71 	bl	800372c <HAL_ADC_Init>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_ADC1_Init+0x4c>
    {
        Error_Handler();
 8001850:	f000 f8b0 	bl	80019b4 <Error_Handler>
    }

    sConfig.Channel = ADC_CHANNEL_0;
 8001854:	2300      	movs	r3, #0
 8001856:	607b      	str	r3, [r7, #4]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8001858:	2301      	movs	r3, #1
 800185a:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800185c:	2307      	movs	r3, #7
 800185e:	60fb      	str	r3, [r7, #12]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001860:	1d3b      	adds	r3, r7, #4
 8001862:	4619      	mov	r1, r3
 8001864:	4805      	ldr	r0, [pc, #20]	; (800187c <MX_ADC1_Init+0x74>)
 8001866:	f002 fafb 	bl	8003e60 <HAL_ADC_ConfigChannel>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_ADC1_Init+0x6c>
    {
        Error_Handler();
 8001870:	f000 f8a0 	bl	80019b4 <Error_Handler>
    }
}
 8001874:	bf00      	nop
 8001876:	3710      	adds	r7, #16
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	200000c0 	.word	0x200000c0
 8001880:	40012400 	.word	0x40012400

08001884 <MX_ADC2_Init>:

/**
  * @brief ADC2 Initialization Function
  */
static void MX_ADC2_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef sConfig = {0};
 800188a:	1d3b      	adds	r3, r7, #4
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]

    hadc2.Instance = ADC2;
 8001894:	4b18      	ldr	r3, [pc, #96]	; (80018f8 <MX_ADC2_Init+0x74>)
 8001896:	4a19      	ldr	r2, [pc, #100]	; (80018fc <MX_ADC2_Init+0x78>)
 8001898:	601a      	str	r2, [r3, #0]
    hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800189a:	4b17      	ldr	r3, [pc, #92]	; (80018f8 <MX_ADC2_Init+0x74>)
 800189c:	2200      	movs	r2, #0
 800189e:	609a      	str	r2, [r3, #8]
    hadc2.Init.ContinuousConvMode = DISABLE;
 80018a0:	4b15      	ldr	r3, [pc, #84]	; (80018f8 <MX_ADC2_Init+0x74>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	731a      	strb	r2, [r3, #12]
    hadc2.Init.DiscontinuousConvMode = DISABLE;
 80018a6:	4b14      	ldr	r3, [pc, #80]	; (80018f8 <MX_ADC2_Init+0x74>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	751a      	strb	r2, [r3, #20]
    hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018ac:	4b12      	ldr	r3, [pc, #72]	; (80018f8 <MX_ADC2_Init+0x74>)
 80018ae:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80018b2:	61da      	str	r2, [r3, #28]
    hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018b4:	4b10      	ldr	r3, [pc, #64]	; (80018f8 <MX_ADC2_Init+0x74>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	605a      	str	r2, [r3, #4]
    hadc2.Init.NbrOfConversion = 1;
 80018ba:	4b0f      	ldr	r3, [pc, #60]	; (80018f8 <MX_ADC2_Init+0x74>)
 80018bc:	2201      	movs	r2, #1
 80018be:	611a      	str	r2, [r3, #16]
    if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80018c0:	480d      	ldr	r0, [pc, #52]	; (80018f8 <MX_ADC2_Init+0x74>)
 80018c2:	f001 ff33 	bl	800372c <HAL_ADC_Init>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <MX_ADC2_Init+0x4c>
    {
        Error_Handler();
 80018cc:	f000 f872 	bl	80019b4 <Error_Handler>
    }

    sConfig.Channel = ADC_CHANNEL_1;
 80018d0:	2301      	movs	r3, #1
 80018d2:	607b      	str	r3, [r7, #4]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 80018d4:	2301      	movs	r3, #1
 80018d6:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80018d8:	2307      	movs	r3, #7
 80018da:	60fb      	str	r3, [r7, #12]
    if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80018dc:	1d3b      	adds	r3, r7, #4
 80018de:	4619      	mov	r1, r3
 80018e0:	4805      	ldr	r0, [pc, #20]	; (80018f8 <MX_ADC2_Init+0x74>)
 80018e2:	f002 fabd 	bl	8003e60 <HAL_ADC_ConfigChannel>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <MX_ADC2_Init+0x6c>
    {
        Error_Handler();
 80018ec:	f000 f862 	bl	80019b4 <Error_Handler>
    }
}
 80018f0:	bf00      	nop
 80018f2:	3710      	adds	r7, #16
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	200000f0 	.word	0x200000f0
 80018fc:	40012800 	.word	0x40012800

08001900 <MX_TIM4_Init>:

/**
  * @brief TIM4 Initialization Function (генерация импульсов)
  */
static void MX_TIM4_Init(void)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b088      	sub	sp, #32
 8001904:	af00      	add	r7, sp, #0
    /* Включаем тактирование TIM4 */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001906:	4b27      	ldr	r3, [pc, #156]	; (80019a4 <MX_TIM4_Init+0xa4>)
 8001908:	69db      	ldr	r3, [r3, #28]
 800190a:	4a26      	ldr	r2, [pc, #152]	; (80019a4 <MX_TIM4_Init+0xa4>)
 800190c:	f043 0304 	orr.w	r3, r3, #4
 8001910:	61d3      	str	r3, [r2, #28]
 8001912:	4b24      	ldr	r3, [pc, #144]	; (80019a4 <MX_TIM4_Init+0xa4>)
 8001914:	69db      	ldr	r3, [r3, #28]
 8001916:	f003 0304 	and.w	r3, r3, #4
 800191a:	603b      	str	r3, [r7, #0]
 800191c:	683b      	ldr	r3, [r7, #0]

    /* Базовая инициализация таймера */
    htim4.Instance = TIM4;
 800191e:	4b22      	ldr	r3, [pc, #136]	; (80019a8 <MX_TIM4_Init+0xa8>)
 8001920:	4a22      	ldr	r2, [pc, #136]	; (80019ac <MX_TIM4_Init+0xac>)
 8001922:	601a      	str	r2, [r3, #0]
    htim4.Init.Prescaler = 72 - 1;  // 72 МГц / 72 = 1 МГц (1 тик = 1 мкс)
 8001924:	4b20      	ldr	r3, [pc, #128]	; (80019a8 <MX_TIM4_Init+0xa8>)
 8001926:	2247      	movs	r2, #71	; 0x47
 8001928:	605a      	str	r2, [r3, #4]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800192a:	4b1f      	ldr	r3, [pc, #124]	; (80019a8 <MX_TIM4_Init+0xa8>)
 800192c:	2200      	movs	r2, #0
 800192e:	609a      	str	r2, [r3, #8]
    htim4.Init.Period = 100000 - 1;  // 100000 мкс = 100 мс (10 Гц)
 8001930:	4b1d      	ldr	r3, [pc, #116]	; (80019a8 <MX_TIM4_Init+0xa8>)
 8001932:	4a1f      	ldr	r2, [pc, #124]	; (80019b0 <MX_TIM4_Init+0xb0>)
 8001934:	60da      	str	r2, [r3, #12]
    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001936:	4b1c      	ldr	r3, [pc, #112]	; (80019a8 <MX_TIM4_Init+0xa8>)
 8001938:	2200      	movs	r2, #0
 800193a:	611a      	str	r2, [r3, #16]
    htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800193c:	4b1a      	ldr	r3, [pc, #104]	; (80019a8 <MX_TIM4_Init+0xa8>)
 800193e:	2280      	movs	r2, #128	; 0x80
 8001940:	619a      	str	r2, [r3, #24]

    if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001942:	4819      	ldr	r0, [pc, #100]	; (80019a8 <MX_TIM4_Init+0xa8>)
 8001944:	f003 fdfc 	bl	8005540 <HAL_TIM_Base_Init>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <MX_TIM4_Init+0x52>
    {
        Error_Handler();
 800194e:	f000 f831 	bl	80019b4 <Error_Handler>
    }

    /* Инициализация канала 1 в режиме PWM */
    TIM_OC_InitTypeDef sConfigOC = {0};
 8001952:	1d3b      	adds	r3, r7, #4
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
 800195e:	611a      	str	r2, [r3, #16]
 8001960:	615a      	str	r2, [r3, #20]
 8001962:	619a      	str	r2, [r3, #24]
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001964:	2360      	movs	r3, #96	; 0x60
 8001966:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = 10 - 1;  // Ширина импульса 10 мкс
 8001968:	2309      	movs	r3, #9
 800196a:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800196c:	2300      	movs	r3, #0
 800196e:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]

    if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001974:	480c      	ldr	r0, [pc, #48]	; (80019a8 <MX_TIM4_Init+0xa8>)
 8001976:	f003 fe3b 	bl	80055f0 <HAL_TIM_PWM_Init>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_TIM4_Init+0x84>
    {
        Error_Handler();
 8001980:	f000 f818 	bl	80019b4 <Error_Handler>
    }

    if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001984:	1d3b      	adds	r3, r7, #4
 8001986:	2200      	movs	r2, #0
 8001988:	4619      	mov	r1, r3
 800198a:	4807      	ldr	r0, [pc, #28]	; (80019a8 <MX_TIM4_Init+0xa8>)
 800198c:	f003 ff90 	bl	80058b0 <HAL_TIM_PWM_ConfigChannel>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <MX_TIM4_Init+0x9a>
    {
        Error_Handler();
 8001996:	f000 f80d 	bl	80019b4 <Error_Handler>
    }
}
 800199a:	bf00      	nop
 800199c:	3720      	adds	r7, #32
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	40021000 	.word	0x40021000
 80019a8:	20000120 	.word	0x20000120
 80019ac:	40000800 	.word	0x40000800
 80019b0:	0001869f 	.word	0x0001869f

080019b4 <Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  */
void Error_Handler(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019b8:	b672      	cpsid	i
}
 80019ba:	bf00      	nop
    __disable_irq();
    while (1)
    {
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80019bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019c0:	4803      	ldr	r0, [pc, #12]	; (80019d0 <Error_Handler+0x1c>)
 80019c2:	f002 fff1 	bl	80049a8 <HAL_GPIO_TogglePin>
        HAL_Delay(100);
 80019c6:	2064      	movs	r0, #100	; 0x64
 80019c8:	f001 fe8c 	bl	80036e4 <HAL_Delay>
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80019cc:	e7f6      	b.n	80019bc <Error_Handler+0x8>
 80019ce:	bf00      	nop
 80019d0:	40011000 	.word	0x40011000

080019d4 <modbus_uint32_to_str>:
/* Внешние переменные -----------------------------------------------------*/
extern UART_HandleTypeDef huart1;

/* Вспомогательная функция для преобразования числа в строку в modbus.c */
static void modbus_uint32_to_str(uint32_t value, char* buffer)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b089      	sub	sp, #36	; 0x24
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	6039      	str	r1, [r7, #0]
    if (value == 0) {
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d107      	bne.n	80019f4 <modbus_uint32_to_str+0x20>
        buffer[0] = '0';
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	2230      	movs	r2, #48	; 0x30
 80019e8:	701a      	strb	r2, [r3, #0]
        buffer[1] = '\0';
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	3301      	adds	r3, #1
 80019ee:	2200      	movs	r2, #0
 80019f0:	701a      	strb	r2, [r3, #0]
 80019f2:	e03d      	b.n	8001a70 <modbus_uint32_to_str+0x9c>
        return;
    }

    char temp[16];
    int i = 0;
 80019f4:	2300      	movs	r3, #0
 80019f6:	61fb      	str	r3, [r7, #28]

    while (value > 0 && i < 15) {
 80019f8:	e019      	b.n	8001a2e <modbus_uint32_to_str+0x5a>
        temp[i++] = (value % 10) + '0';
 80019fa:	6879      	ldr	r1, [r7, #4]
 80019fc:	4b1e      	ldr	r3, [pc, #120]	; (8001a78 <modbus_uint32_to_str+0xa4>)
 80019fe:	fba3 2301 	umull	r2, r3, r3, r1
 8001a02:	08da      	lsrs	r2, r3, #3
 8001a04:	4613      	mov	r3, r2
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	4413      	add	r3, r2
 8001a0a:	005b      	lsls	r3, r3, #1
 8001a0c:	1aca      	subs	r2, r1, r3
 8001a0e:	b2d2      	uxtb	r2, r2
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	1c59      	adds	r1, r3, #1
 8001a14:	61f9      	str	r1, [r7, #28]
 8001a16:	3230      	adds	r2, #48	; 0x30
 8001a18:	b2d2      	uxtb	r2, r2
 8001a1a:	3320      	adds	r3, #32
 8001a1c:	443b      	add	r3, r7
 8001a1e:	f803 2c18 	strb.w	r2, [r3, #-24]
        value /= 10;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	4a14      	ldr	r2, [pc, #80]	; (8001a78 <modbus_uint32_to_str+0xa4>)
 8001a26:	fba2 2303 	umull	r2, r3, r2, r3
 8001a2a:	08db      	lsrs	r3, r3, #3
 8001a2c:	607b      	str	r3, [r7, #4]
    while (value > 0 && i < 15) {
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d002      	beq.n	8001a3a <modbus_uint32_to_str+0x66>
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	2b0e      	cmp	r3, #14
 8001a38:	dddf      	ble.n	80019fa <modbus_uint32_to_str+0x26>
    }

    for (int j = 0; j < i; j++) {
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	61bb      	str	r3, [r7, #24]
 8001a3e:	e00e      	b.n	8001a5e <modbus_uint32_to_str+0x8a>
        buffer[j] = temp[i - j - 1];
 8001a40:	69fa      	ldr	r2, [r7, #28]
 8001a42:	69bb      	ldr	r3, [r7, #24]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	1e5a      	subs	r2, r3, #1
 8001a48:	69bb      	ldr	r3, [r7, #24]
 8001a4a:	6839      	ldr	r1, [r7, #0]
 8001a4c:	440b      	add	r3, r1
 8001a4e:	3220      	adds	r2, #32
 8001a50:	443a      	add	r2, r7
 8001a52:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8001a56:	701a      	strb	r2, [r3, #0]
    for (int j = 0; j < i; j++) {
 8001a58:	69bb      	ldr	r3, [r7, #24]
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	61bb      	str	r3, [r7, #24]
 8001a5e:	69ba      	ldr	r2, [r7, #24]
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	dbec      	blt.n	8001a40 <modbus_uint32_to_str+0x6c>
    }
    buffer[i] = '\0';
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	683a      	ldr	r2, [r7, #0]
 8001a6a:	4413      	add	r3, r2
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	701a      	strb	r2, [r3, #0]
}
 8001a70:	3724      	adds	r7, #36	; 0x24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr
 8001a78:	cccccccd 	.word	0xcccccccd

08001a7c <ModBus_CRC16>:

/* Функции для работы с CRC16 ---------------------------------------------*/
uint16_t ModBus_CRC16(const uint8_t *data, uint16_t length)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	460b      	mov	r3, r1
 8001a86:	807b      	strh	r3, [r7, #2]
    uint16_t crc = MODBUS_CRC_INIT;
 8001a88:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a8c:	81fb      	strh	r3, [r7, #14]
    uint8_t bit;

    while(length--) {
 8001a8e:	e01f      	b.n	8001ad0 <ModBus_CRC16+0x54>
        crc ^= *data++;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	1c5a      	adds	r2, r3, #1
 8001a94:	607a      	str	r2, [r7, #4]
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	b29a      	uxth	r2, r3
 8001a9a:	89fb      	ldrh	r3, [r7, #14]
 8001a9c:	4053      	eors	r3, r2
 8001a9e:	81fb      	strh	r3, [r7, #14]

        for(bit = 0; bit < 8; bit++) {
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	737b      	strb	r3, [r7, #13]
 8001aa4:	e011      	b.n	8001aca <ModBus_CRC16+0x4e>
            if(crc & 0x0001) {
 8001aa6:	89fb      	ldrh	r3, [r7, #14]
 8001aa8:	f003 0301 	and.w	r3, r3, #1
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d006      	beq.n	8001abe <ModBus_CRC16+0x42>
                crc = (crc >> 1) ^ 0xA001;
 8001ab0:	89fb      	ldrh	r3, [r7, #14]
 8001ab2:	085b      	lsrs	r3, r3, #1
 8001ab4:	b29a      	uxth	r2, r3
 8001ab6:	4b0c      	ldr	r3, [pc, #48]	; (8001ae8 <ModBus_CRC16+0x6c>)
 8001ab8:	4053      	eors	r3, r2
 8001aba:	81fb      	strh	r3, [r7, #14]
 8001abc:	e002      	b.n	8001ac4 <ModBus_CRC16+0x48>
            } else {
                crc >>= 1;
 8001abe:	89fb      	ldrh	r3, [r7, #14]
 8001ac0:	085b      	lsrs	r3, r3, #1
 8001ac2:	81fb      	strh	r3, [r7, #14]
        for(bit = 0; bit < 8; bit++) {
 8001ac4:	7b7b      	ldrb	r3, [r7, #13]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	737b      	strb	r3, [r7, #13]
 8001aca:	7b7b      	ldrb	r3, [r7, #13]
 8001acc:	2b07      	cmp	r3, #7
 8001ace:	d9ea      	bls.n	8001aa6 <ModBus_CRC16+0x2a>
    while(length--) {
 8001ad0:	887b      	ldrh	r3, [r7, #2]
 8001ad2:	1e5a      	subs	r2, r3, #1
 8001ad4:	807a      	strh	r2, [r7, #2]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d1da      	bne.n	8001a90 <ModBus_CRC16+0x14>
            }
        }
    }

    return crc;
 8001ada:	89fb      	ldrh	r3, [r7, #14]
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3714      	adds	r7, #20
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bc80      	pop	{r7}
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	ffffa001 	.word	0xffffa001

08001aec <ModBus_SendException>:

/* Отправка исключения ----------------------------------------------------*/
static void ModBus_SendException(uint8_t function, uint8_t exception_code)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	460a      	mov	r2, r1
 8001af6:	71fb      	strb	r3, [r7, #7]
 8001af8:	4613      	mov	r3, r2
 8001afa:	71bb      	strb	r3, [r7, #6]
    uint8_t response[5];
    uint16_t crc;

    response[0] = modbus.device_address;
 8001afc:	4b15      	ldr	r3, [pc, #84]	; (8001b54 <ModBus_SendException+0x68>)
 8001afe:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8001b02:	723b      	strb	r3, [r7, #8]
    response[1] = function | 0x80;
 8001b04:	79fb      	ldrb	r3, [r7, #7]
 8001b06:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	727b      	strb	r3, [r7, #9]
    response[2] = exception_code;
 8001b0e:	79bb      	ldrb	r3, [r7, #6]
 8001b10:	72bb      	strb	r3, [r7, #10]

    crc = ModBus_CRC16(response, 3);
 8001b12:	f107 0308 	add.w	r3, r7, #8
 8001b16:	2103      	movs	r1, #3
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff ffaf 	bl	8001a7c <ModBus_CRC16>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	81fb      	strh	r3, [r7, #14]
    response[3] = crc & 0xFF;
 8001b22:	89fb      	ldrh	r3, [r7, #14]
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	72fb      	strb	r3, [r7, #11]
    response[4] = (crc >> 8) & 0xFF;
 8001b28:	89fb      	ldrh	r3, [r7, #14]
 8001b2a:	0a1b      	lsrs	r3, r3, #8
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	733b      	strb	r3, [r7, #12]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, 5);
 8001b32:	f107 0308 	add.w	r3, r7, #8
 8001b36:	2105      	movs	r1, #5
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f001 f9e1 	bl	8002f00 <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, 5, 200);
 8001b3e:	f107 0108 	add.w	r1, r7, #8
 8001b42:	23c8      	movs	r3, #200	; 0xc8
 8001b44:	2205      	movs	r2, #5
 8001b46:	4804      	ldr	r0, [pc, #16]	; (8001b58 <ModBus_SendException+0x6c>)
 8001b48:	f004 f9e7 	bl	8005f1a <HAL_UART_Transmit>
}
 8001b4c:	bf00      	nop
 8001b4e:	3710      	adds	r7, #16
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	2000018c 	.word	0x2000018c
 8001b58:	20000038 	.word	0x20000038

08001b5c <FloatToRegisters>:

/* Преобразование float в два регистра ------------------------------------*/
static void FloatToRegisters(float value, uint16_t *reg_high, uint16_t *reg_low)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b087      	sub	sp, #28
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	60f8      	str	r0, [r7, #12]
 8001b64:	60b9      	str	r1, [r7, #8]
 8001b66:	607a      	str	r2, [r7, #4]
    union {
        float f;
        uint32_t u32;
    } converter;

    converter.f = value;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	617b      	str	r3, [r7, #20]
    *reg_high = (converter.u32 >> 16) & 0xFFFF;
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	0c1b      	lsrs	r3, r3, #16
 8001b70:	b29a      	uxth	r2, r3
 8001b72:	68bb      	ldr	r3, [r7, #8]
 8001b74:	801a      	strh	r2, [r3, #0]
    *reg_low = converter.u32 & 0xFFFF;
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	801a      	strh	r2, [r3, #0]
}
 8001b7e:	bf00      	nop
 8001b80:	371c      	adds	r7, #28
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bc80      	pop	{r7}
 8001b86:	4770      	bx	lr

08001b88 <ModBus_ReadHoldingRegisters>:

/* Чтение holding регистров (функция 0x03) --------------------------------*/
static void ModBus_ReadHoldingRegisters(uint16_t start_addr, uint16_t reg_count)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b0c6      	sub	sp, #280	; 0x118
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	4602      	mov	r2, r0
 8001b90:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001b94:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001b98:	801a      	strh	r2, [r3, #0]
 8001b9a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001b9e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001ba2:	460a      	mov	r2, r1
 8001ba4:	801a      	strh	r2, [r3, #0]
    if (start_addr >= HOLD_HOLDING_REG_COUNT) {
 8001ba6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001baa:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001bae:	881b      	ldrh	r3, [r3, #0]
 8001bb0:	2b1f      	cmp	r3, #31
 8001bb2:	d904      	bls.n	8001bbe <ModBus_ReadHoldingRegisters+0x36>
        ModBus_SendException(0x03, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001bb4:	2102      	movs	r1, #2
 8001bb6:	2003      	movs	r0, #3
 8001bb8:	f7ff ff98 	bl	8001aec <ModBus_SendException>
        return;
 8001bbc:	e0cd      	b.n	8001d5a <ModBus_ReadHoldingRegisters+0x1d2>
    }

    if (reg_count == 0 || reg_count > 125) {
 8001bbe:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001bc2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001bc6:	881b      	ldrh	r3, [r3, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d006      	beq.n	8001bda <ModBus_ReadHoldingRegisters+0x52>
 8001bcc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001bd0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001bd4:	881b      	ldrh	r3, [r3, #0]
 8001bd6:	2b7d      	cmp	r3, #125	; 0x7d
 8001bd8:	d904      	bls.n	8001be4 <ModBus_ReadHoldingRegisters+0x5c>
        ModBus_SendException(0x03, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001bda:	2103      	movs	r1, #3
 8001bdc:	2003      	movs	r0, #3
 8001bde:	f7ff ff85 	bl	8001aec <ModBus_SendException>
        return;
 8001be2:	e0ba      	b.n	8001d5a <ModBus_ReadHoldingRegisters+0x1d2>
    }

    if (start_addr + reg_count > HOLD_HOLDING_REG_COUNT) {
 8001be4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001be8:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001bec:	881a      	ldrh	r2, [r3, #0]
 8001bee:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001bf2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001bf6:	881b      	ldrh	r3, [r3, #0]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	2b20      	cmp	r3, #32
 8001bfc:	dd04      	ble.n	8001c08 <ModBus_ReadHoldingRegisters+0x80>
        ModBus_SendException(0x03, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001bfe:	2102      	movs	r1, #2
 8001c00:	2003      	movs	r0, #3
 8001c02:	f7ff ff73 	bl	8001aec <ModBus_SendException>
        return;
 8001c06:	e0a8      	b.n	8001d5a <ModBus_ReadHoldingRegisters+0x1d2>
    }

    uint8_t response[256];
    uint16_t index = 0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
    uint16_t bytes_to_send = reg_count * 2;
 8001c0e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001c12:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001c16:	881b      	ldrh	r3, [r3, #0]
 8001c18:	005b      	lsls	r3, r3, #1
 8001c1a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112

    response[index++] = modbus.device_address;
 8001c1e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001c22:	1c5a      	adds	r2, r3, #1
 8001c24:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001c28:	461a      	mov	r2, r3
 8001c2a:	4b4e      	ldr	r3, [pc, #312]	; (8001d64 <ModBus_ReadHoldingRegisters+0x1dc>)
 8001c2c:	f893 1064 	ldrb.w	r1, [r3, #100]	; 0x64
 8001c30:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001c34:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001c38:	5499      	strb	r1, [r3, r2]
    response[index++] = MODBUS_READ_HOLDING_REGISTERS;
 8001c3a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001c3e:	1c5a      	adds	r2, r3, #1
 8001c40:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001c44:	461a      	mov	r2, r3
 8001c46:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001c4a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001c4e:	2103      	movs	r1, #3
 8001c50:	5499      	strb	r1, [r3, r2]
    response[index++] = bytes_to_send;
 8001c52:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001c56:	1c5a      	adds	r2, r3, #1
 8001c58:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 8001c62:	b2d9      	uxtb	r1, r3
 8001c64:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001c68:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001c6c:	5499      	strb	r1, [r3, r2]

    for(uint16_t i = 0; i < reg_count; i++) {
 8001c6e:	2300      	movs	r3, #0
 8001c70:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8001c74:	e02f      	b.n	8001cd6 <ModBus_ReadHoldingRegisters+0x14e>
        uint16_t reg_value = modbus.holding_regs[start_addr + i];
 8001c76:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001c7a:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001c7e:	881a      	ldrh	r2, [r3, #0]
 8001c80:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8001c84:	4413      	add	r3, r2
 8001c86:	4a37      	ldr	r2, [pc, #220]	; (8001d64 <ModBus_ReadHoldingRegisters+0x1dc>)
 8001c88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001c8c:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
        response[index++] = (reg_value >> 8) & 0xFF;
 8001c90:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8001c94:	0a1b      	lsrs	r3, r3, #8
 8001c96:	b299      	uxth	r1, r3
 8001c98:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001c9c:	1c5a      	adds	r2, r3, #1
 8001c9e:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	b2c9      	uxtb	r1, r1
 8001ca6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001caa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001cae:	5499      	strb	r1, [r3, r2]
        response[index++] = reg_value & 0xFF;
 8001cb0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001cb4:	1c5a      	adds	r2, r3, #1
 8001cb6:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001cba:	461a      	mov	r2, r3
 8001cbc:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8001cc0:	b2d9      	uxtb	r1, r3
 8001cc2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001cc6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001cca:	5499      	strb	r1, [r3, r2]
    for(uint16_t i = 0; i < reg_count; i++) {
 8001ccc:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8001cd6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001cda:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001cde:	f8b7 2114 	ldrh.w	r2, [r7, #276]	; 0x114
 8001ce2:	881b      	ldrh	r3, [r3, #0]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d3c6      	bcc.n	8001c76 <ModBus_ReadHoldingRegisters+0xee>
    }

    uint16_t crc = ModBus_CRC16(response, index);
 8001ce8:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001cec:	f107 030c 	add.w	r3, r7, #12
 8001cf0:	4611      	mov	r1, r2
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff fec2 	bl	8001a7c <ModBus_CRC16>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
    response[index++] = crc & 0xFF;
 8001cfe:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001d02:	1c5a      	adds	r2, r3, #1
 8001d04:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001d08:	461a      	mov	r2, r3
 8001d0a:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8001d0e:	b2d9      	uxtb	r1, r3
 8001d10:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d14:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001d18:	5499      	strb	r1, [r3, r2]
    response[index++] = (crc >> 8) & 0xFF;
 8001d1a:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8001d1e:	0a1b      	lsrs	r3, r3, #8
 8001d20:	b299      	uxth	r1, r3
 8001d22:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001d26:	1c5a      	adds	r2, r3, #1
 8001d28:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	b2c9      	uxtb	r1, r1
 8001d30:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d34:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001d38:	5499      	strb	r1, [r3, r2]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, index);
 8001d3a:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001d3e:	f107 030c 	add.w	r3, r7, #12
 8001d42:	4611      	mov	r1, r2
 8001d44:	4618      	mov	r0, r3
 8001d46:	f001 f8db 	bl	8002f00 <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, index, 200);
 8001d4a:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001d4e:	f107 010c 	add.w	r1, r7, #12
 8001d52:	23c8      	movs	r3, #200	; 0xc8
 8001d54:	4804      	ldr	r0, [pc, #16]	; (8001d68 <ModBus_ReadHoldingRegisters+0x1e0>)
 8001d56:	f004 f8e0 	bl	8005f1a <HAL_UART_Transmit>
}
 8001d5a:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	2000018c 	.word	0x2000018c
 8001d68:	20000038 	.word	0x20000038

08001d6c <ModBus_ReadInputRegisters>:

/* Чтение input регистров (функция 0x04) ---------------------------------*/
static void ModBus_ReadInputRegisters(uint16_t start_addr, uint16_t reg_count)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b0c6      	sub	sp, #280	; 0x118
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4602      	mov	r2, r0
 8001d74:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d78:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001d7c:	801a      	strh	r2, [r3, #0]
 8001d7e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d82:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001d86:	460a      	mov	r2, r1
 8001d88:	801a      	strh	r2, [r3, #0]
    if (start_addr >= REG_INPUT_REG_COUNT) {
 8001d8a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d8e:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	2b11      	cmp	r3, #17
 8001d96:	d904      	bls.n	8001da2 <ModBus_ReadInputRegisters+0x36>
        ModBus_SendException(0x04, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001d98:	2102      	movs	r1, #2
 8001d9a:	2004      	movs	r0, #4
 8001d9c:	f7ff fea6 	bl	8001aec <ModBus_SendException>
        return;
 8001da0:	e0ce      	b.n	8001f40 <ModBus_ReadInputRegisters+0x1d4>
    }

    if (reg_count == 0 || reg_count > 125) {
 8001da2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001da6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001daa:	881b      	ldrh	r3, [r3, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d006      	beq.n	8001dbe <ModBus_ReadInputRegisters+0x52>
 8001db0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001db4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001db8:	881b      	ldrh	r3, [r3, #0]
 8001dba:	2b7d      	cmp	r3, #125	; 0x7d
 8001dbc:	d904      	bls.n	8001dc8 <ModBus_ReadInputRegisters+0x5c>
        ModBus_SendException(0x04, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8001dbe:	2103      	movs	r1, #3
 8001dc0:	2004      	movs	r0, #4
 8001dc2:	f7ff fe93 	bl	8001aec <ModBus_SendException>
        return;
 8001dc6:	e0bb      	b.n	8001f40 <ModBus_ReadInputRegisters+0x1d4>
    }

    if (start_addr + reg_count > REG_INPUT_REG_COUNT) {
 8001dc8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001dcc:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001dd0:	881a      	ldrh	r2, [r3, #0]
 8001dd2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001dd6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001dda:	881b      	ldrh	r3, [r3, #0]
 8001ddc:	4413      	add	r3, r2
 8001dde:	2b12      	cmp	r3, #18
 8001de0:	dd04      	ble.n	8001dec <ModBus_ReadInputRegisters+0x80>
        ModBus_SendException(0x04, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001de2:	2102      	movs	r1, #2
 8001de4:	2004      	movs	r0, #4
 8001de6:	f7ff fe81 	bl	8001aec <ModBus_SendException>
        return;
 8001dea:	e0a9      	b.n	8001f40 <ModBus_ReadInputRegisters+0x1d4>
    }

    uint8_t response[256];
    uint16_t index = 0;
 8001dec:	2300      	movs	r3, #0
 8001dee:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
    uint16_t bytes_to_send = reg_count * 2;
 8001df2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001df6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001dfa:	881b      	ldrh	r3, [r3, #0]
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112

    response[index++] = modbus.device_address;
 8001e02:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001e06:	1c5a      	adds	r2, r3, #1
 8001e08:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	4b4e      	ldr	r3, [pc, #312]	; (8001f48 <ModBus_ReadInputRegisters+0x1dc>)
 8001e10:	f893 1064 	ldrb.w	r1, [r3, #100]	; 0x64
 8001e14:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e18:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001e1c:	5499      	strb	r1, [r3, r2]
    response[index++] = MODBUS_READ_INPUT_REGISTERS;
 8001e1e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001e22:	1c5a      	adds	r2, r3, #1
 8001e24:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001e28:	461a      	mov	r2, r3
 8001e2a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e2e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001e32:	2104      	movs	r1, #4
 8001e34:	5499      	strb	r1, [r3, r2]
    response[index++] = bytes_to_send;
 8001e36:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001e3a:	1c5a      	adds	r2, r3, #1
 8001e3c:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001e40:	461a      	mov	r2, r3
 8001e42:	f8b7 3112 	ldrh.w	r3, [r7, #274]	; 0x112
 8001e46:	b2d9      	uxtb	r1, r3
 8001e48:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e4c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001e50:	5499      	strb	r1, [r3, r2]

    for(uint16_t i = 0; i < reg_count; i++) {
 8001e52:	2300      	movs	r3, #0
 8001e54:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8001e58:	e030      	b.n	8001ebc <ModBus_ReadInputRegisters+0x150>
        uint16_t reg_value = modbus.input_regs[start_addr + i];
 8001e5a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e5e:	f5a3 7389 	sub.w	r3, r3, #274	; 0x112
 8001e62:	881a      	ldrh	r2, [r3, #0]
 8001e64:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8001e68:	4413      	add	r3, r2
 8001e6a:	4a37      	ldr	r2, [pc, #220]	; (8001f48 <ModBus_ReadInputRegisters+0x1dc>)
 8001e6c:	3320      	adds	r3, #32
 8001e6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e72:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
        response[index++] = (reg_value >> 8) & 0xFF;
 8001e76:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8001e7a:	0a1b      	lsrs	r3, r3, #8
 8001e7c:	b299      	uxth	r1, r3
 8001e7e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001e82:	1c5a      	adds	r2, r3, #1
 8001e84:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001e88:	461a      	mov	r2, r3
 8001e8a:	b2c9      	uxtb	r1, r1
 8001e8c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e90:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001e94:	5499      	strb	r1, [r3, r2]
        response[index++] = reg_value & 0xFF;
 8001e96:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001e9a:	1c5a      	adds	r2, r3, #1
 8001e9c:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8001ea6:	b2d9      	uxtb	r1, r3
 8001ea8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001eac:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001eb0:	5499      	strb	r1, [r3, r2]
    for(uint16_t i = 0; i < reg_count; i++) {
 8001eb2:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
 8001ebc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001ec0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001ec4:	f8b7 2114 	ldrh.w	r2, [r7, #276]	; 0x114
 8001ec8:	881b      	ldrh	r3, [r3, #0]
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d3c5      	bcc.n	8001e5a <ModBus_ReadInputRegisters+0xee>
    }

    uint16_t crc = ModBus_CRC16(response, index);
 8001ece:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001ed2:	f107 030c 	add.w	r3, r7, #12
 8001ed6:	4611      	mov	r1, r2
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff fdcf 	bl	8001a7c <ModBus_CRC16>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
    response[index++] = crc & 0xFF;
 8001ee4:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001ee8:	1c5a      	adds	r2, r3, #1
 8001eea:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001eee:	461a      	mov	r2, r3
 8001ef0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8001ef4:	b2d9      	uxtb	r1, r3
 8001ef6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001efa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001efe:	5499      	strb	r1, [r3, r2]
    response[index++] = (crc >> 8) & 0xFF;
 8001f00:	f8b7 3110 	ldrh.w	r3, [r7, #272]	; 0x110
 8001f04:	0a1b      	lsrs	r3, r3, #8
 8001f06:	b299      	uxth	r1, r3
 8001f08:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001f0c:	1c5a      	adds	r2, r3, #1
 8001f0e:	f8a7 2116 	strh.w	r2, [r7, #278]	; 0x116
 8001f12:	461a      	mov	r2, r3
 8001f14:	b2c9      	uxtb	r1, r1
 8001f16:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001f1a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001f1e:	5499      	strb	r1, [r3, r2]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, index);
 8001f20:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001f24:	f107 030c 	add.w	r3, r7, #12
 8001f28:	4611      	mov	r1, r2
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f000 ffe8 	bl	8002f00 <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, index, 200);
 8001f30:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001f34:	f107 010c 	add.w	r1, r7, #12
 8001f38:	23c8      	movs	r3, #200	; 0xc8
 8001f3a:	4804      	ldr	r0, [pc, #16]	; (8001f4c <ModBus_ReadInputRegisters+0x1e0>)
 8001f3c:	f003 ffed 	bl	8005f1a <HAL_UART_Transmit>
}
 8001f40:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	2000018c 	.word	0x2000018c
 8001f4c:	20000038 	.word	0x20000038

08001f50 <ModBus_WriteSingleRegister>:

/* Запись одного регистра (функция 0x06) ----------------------------------*/
static void ModBus_WriteSingleRegister(uint16_t reg_addr, uint16_t value)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b08a      	sub	sp, #40	; 0x28
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	460a      	mov	r2, r1
 8001f5a:	80fb      	strh	r3, [r7, #6]
 8001f5c:	4613      	mov	r3, r2
 8001f5e:	80bb      	strh	r3, [r7, #4]
    if (reg_addr >= HOLD_HOLDING_REG_COUNT) {
 8001f60:	88fb      	ldrh	r3, [r7, #6]
 8001f62:	2b1f      	cmp	r3, #31
 8001f64:	d904      	bls.n	8001f70 <ModBus_WriteSingleRegister+0x20>
        ModBus_SendException(0x06, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 8001f66:	2102      	movs	r1, #2
 8001f68:	2006      	movs	r0, #6
 8001f6a:	f7ff fdbf 	bl	8001aec <ModBus_SendException>
 8001f6e:	e093      	b.n	8002098 <ModBus_WriteSingleRegister+0x148>
        return;
    }

    // Записываем значение в регистр
    modbus.holding_regs[reg_addr] = value;
 8001f70:	88fb      	ldrh	r3, [r7, #6]
 8001f72:	494b      	ldr	r1, [pc, #300]	; (80020a0 <ModBus_WriteSingleRegister+0x150>)
 8001f74:	88ba      	ldrh	r2, [r7, #4]
 8001f76:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

    // Если изменился адрес устройства, обновляем его
    if (reg_addr == HOLD_DEVICE_ADDR) {
 8001f7a:	88fb      	ldrh	r3, [r7, #6]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d122      	bne.n	8001fc6 <ModBus_WriteSingleRegister+0x76>
        uint8_t new_addr = (uint8_t)(value & 0xFF);
 8001f80:	88bb      	ldrh	r3, [r7, #4]
 8001f82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (new_addr >= 1 && new_addr <= 247) {
 8001f86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d01b      	beq.n	8001fc6 <ModBus_WriteSingleRegister+0x76>
 8001f8e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001f92:	2bf7      	cmp	r3, #247	; 0xf7
 8001f94:	d817      	bhi.n	8001fc6 <ModBus_WriteSingleRegister+0x76>
            modbus.device_address = new_addr;
 8001f96:	4a42      	ldr	r2, [pc, #264]	; (80020a0 <ModBus_WriteSingleRegister+0x150>)
 8001f98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001f9c:	f882 3064 	strb.w	r3, [r2, #100]	; 0x64
            char num_str[10];
            USART2_Print("[MODBUS] Device address changed to ");
 8001fa0:	4840      	ldr	r0, [pc, #256]	; (80020a4 <ModBus_WriteSingleRegister+0x154>)
 8001fa2:	f000 fe63 	bl	8002c6c <USART2_Print>
            modbus_uint32_to_str(new_addr, num_str);
 8001fa6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001faa:	f107 020c 	add.w	r2, r7, #12
 8001fae:	4611      	mov	r1, r2
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7ff fd0f 	bl	80019d4 <modbus_uint32_to_str>
            USART2_Print(num_str);
 8001fb6:	f107 030c 	add.w	r3, r7, #12
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f000 fe56 	bl	8002c6c <USART2_Print>
            USART2_Print("\r\n");
 8001fc0:	4839      	ldr	r0, [pc, #228]	; (80020a8 <ModBus_WriteSingleRegister+0x158>)
 8001fc2:	f000 fe53 	bl	8002c6c <USART2_Print>
        }
    }
    
    // Отправляем ответ (эхо запроса)
    uint8_t response[8];
    uint16_t index = 0;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	84bb      	strh	r3, [r7, #36]	; 0x24

    response[index++] = modbus.device_address;
 8001fca:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001fcc:	1c5a      	adds	r2, r3, #1
 8001fce:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4b33      	ldr	r3, [pc, #204]	; (80020a0 <ModBus_WriteSingleRegister+0x150>)
 8001fd4:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
 8001fd8:	f101 0328 	add.w	r3, r1, #40	; 0x28
 8001fdc:	443b      	add	r3, r7
 8001fde:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = MODBUS_WRITE_SINGLE_REGISTER;
 8001fe2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001fe4:	1c5a      	adds	r2, r3, #1
 8001fe6:	84ba      	strh	r2, [r7, #36]	; 0x24
 8001fe8:	3328      	adds	r3, #40	; 0x28
 8001fea:	443b      	add	r3, r7
 8001fec:	2206      	movs	r2, #6
 8001fee:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = (reg_addr >> 8) & 0xFF;
 8001ff2:	88fb      	ldrh	r3, [r7, #6]
 8001ff4:	0a1b      	lsrs	r3, r3, #8
 8001ff6:	b29a      	uxth	r2, r3
 8001ff8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001ffa:	1c59      	adds	r1, r3, #1
 8001ffc:	84b9      	strh	r1, [r7, #36]	; 0x24
 8001ffe:	b2d2      	uxtb	r2, r2
 8002000:	3328      	adds	r3, #40	; 0x28
 8002002:	443b      	add	r3, r7
 8002004:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = reg_addr & 0xFF;
 8002008:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800200a:	1c5a      	adds	r2, r3, #1
 800200c:	84ba      	strh	r2, [r7, #36]	; 0x24
 800200e:	88fa      	ldrh	r2, [r7, #6]
 8002010:	b2d2      	uxtb	r2, r2
 8002012:	3328      	adds	r3, #40	; 0x28
 8002014:	443b      	add	r3, r7
 8002016:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = (value >> 8) & 0xFF;
 800201a:	88bb      	ldrh	r3, [r7, #4]
 800201c:	0a1b      	lsrs	r3, r3, #8
 800201e:	b29a      	uxth	r2, r3
 8002020:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002022:	1c59      	adds	r1, r3, #1
 8002024:	84b9      	strh	r1, [r7, #36]	; 0x24
 8002026:	b2d2      	uxtb	r2, r2
 8002028:	3328      	adds	r3, #40	; 0x28
 800202a:	443b      	add	r3, r7
 800202c:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = value & 0xFF;
 8002030:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002032:	1c5a      	adds	r2, r3, #1
 8002034:	84ba      	strh	r2, [r7, #36]	; 0x24
 8002036:	88ba      	ldrh	r2, [r7, #4]
 8002038:	b2d2      	uxtb	r2, r2
 800203a:	3328      	adds	r3, #40	; 0x28
 800203c:	443b      	add	r3, r7
 800203e:	f803 2c10 	strb.w	r2, [r3, #-16]

    uint16_t crc = ModBus_CRC16(response, index);
 8002042:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002044:	f107 0318 	add.w	r3, r7, #24
 8002048:	4611      	mov	r1, r2
 800204a:	4618      	mov	r0, r3
 800204c:	f7ff fd16 	bl	8001a7c <ModBus_CRC16>
 8002050:	4603      	mov	r3, r0
 8002052:	847b      	strh	r3, [r7, #34]	; 0x22
    response[index++] = crc & 0xFF;
 8002054:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002056:	1c5a      	adds	r2, r3, #1
 8002058:	84ba      	strh	r2, [r7, #36]	; 0x24
 800205a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800205c:	b2d2      	uxtb	r2, r2
 800205e:	3328      	adds	r3, #40	; 0x28
 8002060:	443b      	add	r3, r7
 8002062:	f803 2c10 	strb.w	r2, [r3, #-16]
    response[index++] = (crc >> 8) & 0xFF;
 8002066:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002068:	0a1b      	lsrs	r3, r3, #8
 800206a:	b29a      	uxth	r2, r3
 800206c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800206e:	1c59      	adds	r1, r3, #1
 8002070:	84b9      	strh	r1, [r7, #36]	; 0x24
 8002072:	b2d2      	uxtb	r2, r2
 8002074:	3328      	adds	r3, #40	; 0x28
 8002076:	443b      	add	r3, r7
 8002078:	f803 2c10 	strb.w	r2, [r3, #-16]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, index);
 800207c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800207e:	f107 0318 	add.w	r3, r7, #24
 8002082:	4611      	mov	r1, r2
 8002084:	4618      	mov	r0, r3
 8002086:	f000 ff3b 	bl	8002f00 <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, index, 200);
 800208a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800208c:	f107 0118 	add.w	r1, r7, #24
 8002090:	23c8      	movs	r3, #200	; 0xc8
 8002092:	4806      	ldr	r0, [pc, #24]	; (80020ac <ModBus_WriteSingleRegister+0x15c>)
 8002094:	f003 ff41 	bl	8005f1a <HAL_UART_Transmit>
}
 8002098:	3728      	adds	r7, #40	; 0x28
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	2000018c 	.word	0x2000018c
 80020a4:	08006ff8 	.word	0x08006ff8
 80020a8:	0800701c 	.word	0x0800701c
 80020ac:	20000038 	.word	0x20000038

080020b0 <ModBus_WriteMultipleRegisters>:

/* Запись нескольких регистров (функция 0x10) -----------------------------*/
static void ModBus_WriteMultipleRegisters(uint16_t start_addr, uint16_t reg_count, uint8_t *data)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b08a      	sub	sp, #40	; 0x28
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	603a      	str	r2, [r7, #0]
 80020ba:	80fb      	strh	r3, [r7, #6]
 80020bc:	460b      	mov	r3, r1
 80020be:	80bb      	strh	r3, [r7, #4]
    if (start_addr >= HOLD_HOLDING_REG_COUNT) {
 80020c0:	88fb      	ldrh	r3, [r7, #6]
 80020c2:	2b1f      	cmp	r3, #31
 80020c4:	d904      	bls.n	80020d0 <ModBus_WriteMultipleRegisters+0x20>
        ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 80020c6:	2102      	movs	r1, #2
 80020c8:	2010      	movs	r0, #16
 80020ca:	f7ff fd0f 	bl	8001aec <ModBus_SendException>
        return;
 80020ce:	e0c3      	b.n	8002258 <ModBus_WriteMultipleRegisters+0x1a8>
    }

    if (reg_count == 0 || reg_count > 123) {
 80020d0:	88bb      	ldrh	r3, [r7, #4]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d002      	beq.n	80020dc <ModBus_WriteMultipleRegisters+0x2c>
 80020d6:	88bb      	ldrh	r3, [r7, #4]
 80020d8:	2b7b      	cmp	r3, #123	; 0x7b
 80020da:	d904      	bls.n	80020e6 <ModBus_WriteMultipleRegisters+0x36>
        ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80020dc:	2103      	movs	r1, #3
 80020de:	2010      	movs	r0, #16
 80020e0:	f7ff fd04 	bl	8001aec <ModBus_SendException>
        return;
 80020e4:	e0b8      	b.n	8002258 <ModBus_WriteMultipleRegisters+0x1a8>
    }

    if (start_addr + reg_count > HOLD_HOLDING_REG_COUNT) {
 80020e6:	88fa      	ldrh	r2, [r7, #6]
 80020e8:	88bb      	ldrh	r3, [r7, #4]
 80020ea:	4413      	add	r3, r2
 80020ec:	2b20      	cmp	r3, #32
 80020ee:	dd04      	ble.n	80020fa <ModBus_WriteMultipleRegisters+0x4a>
        ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDRESS);
 80020f0:	2102      	movs	r1, #2
 80020f2:	2010      	movs	r0, #16
 80020f4:	f7ff fcfa 	bl	8001aec <ModBus_SendException>
        return;
 80020f8:	e0ae      	b.n	8002258 <ModBus_WriteMultipleRegisters+0x1a8>
    }

    // Записываем данные в регистры
    for(uint16_t i = 0; i < reg_count; i++) {
 80020fa:	2300      	movs	r3, #0
 80020fc:	84fb      	strh	r3, [r7, #38]	; 0x26
 80020fe:	e03e      	b.n	800217e <ModBus_WriteMultipleRegisters+0xce>
        uint16_t value = (data[i*2] << 8) | data[i*2 + 1];
 8002100:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002102:	005b      	lsls	r3, r3, #1
 8002104:	461a      	mov	r2, r3
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	4413      	add	r3, r2
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	021b      	lsls	r3, r3, #8
 800210e:	b21a      	sxth	r2, r3
 8002110:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	3301      	adds	r3, #1
 8002116:	6839      	ldr	r1, [r7, #0]
 8002118:	440b      	add	r3, r1
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	b21b      	sxth	r3, r3
 800211e:	4313      	orrs	r3, r2
 8002120:	b21b      	sxth	r3, r3
 8002122:	843b      	strh	r3, [r7, #32]
        modbus.holding_regs[start_addr + i] = value;
 8002124:	88fa      	ldrh	r2, [r7, #6]
 8002126:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002128:	4413      	add	r3, r2
 800212a:	494d      	ldr	r1, [pc, #308]	; (8002260 <ModBus_WriteMultipleRegisters+0x1b0>)
 800212c:	8c3a      	ldrh	r2, [r7, #32]
 800212e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

        // Если изменился адрес устройства (регистр 0), обновляем его
        if ((start_addr + i) == HOLD_DEVICE_ADDR) {
 8002132:	88fa      	ldrh	r2, [r7, #6]
 8002134:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002136:	4413      	add	r3, r2
 8002138:	2b00      	cmp	r3, #0
 800213a:	d11d      	bne.n	8002178 <ModBus_WriteMultipleRegisters+0xc8>
            uint8_t new_addr = (uint8_t)(value & 0xFF);
 800213c:	8c3b      	ldrh	r3, [r7, #32]
 800213e:	77fb      	strb	r3, [r7, #31]
            if (new_addr >= 1 && new_addr <= 247) {
 8002140:	7ffb      	ldrb	r3, [r7, #31]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d018      	beq.n	8002178 <ModBus_WriteMultipleRegisters+0xc8>
 8002146:	7ffb      	ldrb	r3, [r7, #31]
 8002148:	2bf7      	cmp	r3, #247	; 0xf7
 800214a:	d815      	bhi.n	8002178 <ModBus_WriteMultipleRegisters+0xc8>
                modbus.device_address = new_addr;
 800214c:	4a44      	ldr	r2, [pc, #272]	; (8002260 <ModBus_WriteMultipleRegisters+0x1b0>)
 800214e:	7ffb      	ldrb	r3, [r7, #31]
 8002150:	f882 3064 	strb.w	r3, [r2, #100]	; 0x64
                char num_str[10];
                USART2_Print("[MODBUS] Device address changed to ");
 8002154:	4843      	ldr	r0, [pc, #268]	; (8002264 <ModBus_WriteMultipleRegisters+0x1b4>)
 8002156:	f000 fd89 	bl	8002c6c <USART2_Print>
                modbus_uint32_to_str(new_addr, num_str);
 800215a:	7ffb      	ldrb	r3, [r7, #31]
 800215c:	f107 0208 	add.w	r2, r7, #8
 8002160:	4611      	mov	r1, r2
 8002162:	4618      	mov	r0, r3
 8002164:	f7ff fc36 	bl	80019d4 <modbus_uint32_to_str>
                USART2_Print(num_str);
 8002168:	f107 0308 	add.w	r3, r7, #8
 800216c:	4618      	mov	r0, r3
 800216e:	f000 fd7d 	bl	8002c6c <USART2_Print>
                USART2_Print("\r\n");
 8002172:	483d      	ldr	r0, [pc, #244]	; (8002268 <ModBus_WriteMultipleRegisters+0x1b8>)
 8002174:	f000 fd7a 	bl	8002c6c <USART2_Print>
    for(uint16_t i = 0; i < reg_count; i++) {
 8002178:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800217a:	3301      	adds	r3, #1
 800217c:	84fb      	strh	r3, [r7, #38]	; 0x26
 800217e:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8002180:	88bb      	ldrh	r3, [r7, #4]
 8002182:	429a      	cmp	r2, r3
 8002184:	d3bc      	bcc.n	8002100 <ModBus_WriteMultipleRegisters+0x50>
        }
    }

    // Отправляем ответ
    uint8_t response[8];
    uint16_t index = 0;
 8002186:	2300      	movs	r3, #0
 8002188:	84bb      	strh	r3, [r7, #36]	; 0x24

    response[index++] = modbus.device_address;
 800218a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800218c:	1c5a      	adds	r2, r3, #1
 800218e:	84ba      	strh	r2, [r7, #36]	; 0x24
 8002190:	4619      	mov	r1, r3
 8002192:	4b33      	ldr	r3, [pc, #204]	; (8002260 <ModBus_WriteMultipleRegisters+0x1b0>)
 8002194:	f893 2064 	ldrb.w	r2, [r3, #100]	; 0x64
 8002198:	f101 0328 	add.w	r3, r1, #40	; 0x28
 800219c:	443b      	add	r3, r7
 800219e:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = MODBUS_WRITE_MULTIPLE_REGISTERS;
 80021a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80021a4:	1c5a      	adds	r2, r3, #1
 80021a6:	84ba      	strh	r2, [r7, #36]	; 0x24
 80021a8:	3328      	adds	r3, #40	; 0x28
 80021aa:	443b      	add	r3, r7
 80021ac:	2210      	movs	r2, #16
 80021ae:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = (start_addr >> 8) & 0xFF;
 80021b2:	88fb      	ldrh	r3, [r7, #6]
 80021b4:	0a1b      	lsrs	r3, r3, #8
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80021ba:	1c59      	adds	r1, r3, #1
 80021bc:	84b9      	strh	r1, [r7, #36]	; 0x24
 80021be:	b2d2      	uxtb	r2, r2
 80021c0:	3328      	adds	r3, #40	; 0x28
 80021c2:	443b      	add	r3, r7
 80021c4:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = start_addr & 0xFF;
 80021c8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80021ca:	1c5a      	adds	r2, r3, #1
 80021cc:	84ba      	strh	r2, [r7, #36]	; 0x24
 80021ce:	88fa      	ldrh	r2, [r7, #6]
 80021d0:	b2d2      	uxtb	r2, r2
 80021d2:	3328      	adds	r3, #40	; 0x28
 80021d4:	443b      	add	r3, r7
 80021d6:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = (reg_count >> 8) & 0xFF;
 80021da:	88bb      	ldrh	r3, [r7, #4]
 80021dc:	0a1b      	lsrs	r3, r3, #8
 80021de:	b29a      	uxth	r2, r3
 80021e0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80021e2:	1c59      	adds	r1, r3, #1
 80021e4:	84b9      	strh	r1, [r7, #36]	; 0x24
 80021e6:	b2d2      	uxtb	r2, r2
 80021e8:	3328      	adds	r3, #40	; 0x28
 80021ea:	443b      	add	r3, r7
 80021ec:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = reg_count & 0xFF;
 80021f0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80021f2:	1c5a      	adds	r2, r3, #1
 80021f4:	84ba      	strh	r2, [r7, #36]	; 0x24
 80021f6:	88ba      	ldrh	r2, [r7, #4]
 80021f8:	b2d2      	uxtb	r2, r2
 80021fa:	3328      	adds	r3, #40	; 0x28
 80021fc:	443b      	add	r3, r7
 80021fe:	f803 2c14 	strb.w	r2, [r3, #-20]

    uint16_t crc = ModBus_CRC16(response, index);
 8002202:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002204:	f107 0314 	add.w	r3, r7, #20
 8002208:	4611      	mov	r1, r2
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff fc36 	bl	8001a7c <ModBus_CRC16>
 8002210:	4603      	mov	r3, r0
 8002212:	847b      	strh	r3, [r7, #34]	; 0x22
    response[index++] = crc & 0xFF;
 8002214:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002216:	1c5a      	adds	r2, r3, #1
 8002218:	84ba      	strh	r2, [r7, #36]	; 0x24
 800221a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800221c:	b2d2      	uxtb	r2, r2
 800221e:	3328      	adds	r3, #40	; 0x28
 8002220:	443b      	add	r3, r7
 8002222:	f803 2c14 	strb.w	r2, [r3, #-20]
    response[index++] = (crc >> 8) & 0xFF;
 8002226:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002228:	0a1b      	lsrs	r3, r3, #8
 800222a:	b29a      	uxth	r2, r3
 800222c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800222e:	1c59      	adds	r1, r3, #1
 8002230:	84b9      	strh	r1, [r7, #36]	; 0x24
 8002232:	b2d2      	uxtb	r2, r2
 8002234:	3328      	adds	r3, #40	; 0x28
 8002236:	443b      	add	r3, r7
 8002238:	f803 2c14 	strb.w	r2, [r3, #-20]

    // Вывод ответа в формате QModMaster
    USART2_PrintModBusResponse(response, index);
 800223c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800223e:	f107 0314 	add.w	r3, r7, #20
 8002242:	4611      	mov	r1, r2
 8002244:	4618      	mov	r0, r3
 8002246:	f000 fe5b 	bl	8002f00 <USART2_PrintModBusResponse>

    HAL_UART_Transmit(&huart1, response, index, 200);
 800224a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800224c:	f107 0114 	add.w	r1, r7, #20
 8002250:	23c8      	movs	r3, #200	; 0xc8
 8002252:	4806      	ldr	r0, [pc, #24]	; (800226c <ModBus_WriteMultipleRegisters+0x1bc>)
 8002254:	f003 fe61 	bl	8005f1a <HAL_UART_Transmit>
}
 8002258:	3728      	adds	r7, #40	; 0x28
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	2000018c 	.word	0x2000018c
 8002264:	08006ff8 	.word	0x08006ff8
 8002268:	0800701c 	.word	0x0800701c
 800226c:	20000038 	.word	0x20000038

08002270 <ModBus_ProcessFrame>:

/* Обработка принятого фрейма ---------------------------------------------*/
static void ModBus_ProcessFrame(void)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af00      	add	r7, sp, #0
    if (modbus.rx_index < 4) {
 8002276:	4ba4      	ldr	r3, [pc, #656]	; (8002508 <ModBus_ProcessFrame+0x298>)
 8002278:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800227c:	2b03      	cmp	r3, #3
 800227e:	d807      	bhi.n	8002290 <ModBus_ProcessFrame+0x20>
        USART2_Print("[MODBUS] Frame too short, ignoring\r\n");
 8002280:	48a2      	ldr	r0, [pc, #648]	; (800250c <ModBus_ProcessFrame+0x29c>)
 8002282:	f000 fcf3 	bl	8002c6c <USART2_Print>
        modbus.rx_index = 0;
 8002286:	4ba0      	ldr	r3, [pc, #640]	; (8002508 <ModBus_ProcessFrame+0x298>)
 8002288:	2200      	movs	r2, #0
 800228a:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
        return;
 800228e:	e138      	b.n	8002502 <ModBus_ProcessFrame+0x292>
    }

    // Проверяем CRC
    uint16_t received_crc = (modbus.rx_buffer[modbus.rx_index - 1] << 8) |
 8002290:	4b9d      	ldr	r3, [pc, #628]	; (8002508 <ModBus_ProcessFrame+0x298>)
 8002292:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002296:	3b01      	subs	r3, #1
 8002298:	4a9b      	ldr	r2, [pc, #620]	; (8002508 <ModBus_ProcessFrame+0x298>)
 800229a:	4413      	add	r3, r2
 800229c:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 80022a0:	021b      	lsls	r3, r3, #8
 80022a2:	b21a      	sxth	r2, r3
                           modbus.rx_buffer[modbus.rx_index - 2];
 80022a4:	4b98      	ldr	r3, [pc, #608]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80022a6:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80022aa:	3b02      	subs	r3, #2
 80022ac:	4996      	ldr	r1, [pc, #600]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80022ae:	440b      	add	r3, r1
 80022b0:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 80022b4:	b21b      	sxth	r3, r3
    uint16_t received_crc = (modbus.rx_buffer[modbus.rx_index - 1] << 8) |
 80022b6:	4313      	orrs	r3, r2
 80022b8:	b21b      	sxth	r3, r3
 80022ba:	82fb      	strh	r3, [r7, #22]
    uint16_t calculated_crc = ModBus_CRC16(modbus.rx_buffer, modbus.rx_index - 2);
 80022bc:	4b92      	ldr	r3, [pc, #584]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80022be:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80022c2:	3b02      	subs	r3, #2
 80022c4:	b29b      	uxth	r3, r3
 80022c6:	4619      	mov	r1, r3
 80022c8:	4891      	ldr	r0, [pc, #580]	; (8002510 <ModBus_ProcessFrame+0x2a0>)
 80022ca:	f7ff fbd7 	bl	8001a7c <ModBus_CRC16>
 80022ce:	4603      	mov	r3, r0
 80022d0:	82bb      	strh	r3, [r7, #20]

    if (received_crc != calculated_crc) {
 80022d2:	8afa      	ldrh	r2, [r7, #22]
 80022d4:	8abb      	ldrh	r3, [r7, #20]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d010      	beq.n	80022fc <ModBus_ProcessFrame+0x8c>
        ModBus_DebugFrame(modbus.rx_buffer, modbus.rx_index, "RX CRC ERROR");
 80022da:	4b8b      	ldr	r3, [pc, #556]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80022dc:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80022e0:	4a8c      	ldr	r2, [pc, #560]	; (8002514 <ModBus_ProcessFrame+0x2a4>)
 80022e2:	4619      	mov	r1, r3
 80022e4:	488a      	ldr	r0, [pc, #552]	; (8002510 <ModBus_ProcessFrame+0x2a0>)
 80022e6:	f000 fe9d 	bl	8003024 <ModBus_DebugFrame>
        modbus.rx_index = 0;
 80022ea:	4b87      	ldr	r3, [pc, #540]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
        modbus.rx_error = 1;
 80022f2:	4b85      	ldr	r3, [pc, #532]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80022f4:	2201      	movs	r2, #1
 80022f6:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
        return;
 80022fa:	e102      	b.n	8002502 <ModBus_ProcessFrame+0x292>
    }

    // Проверяем адрес устройства
    uint8_t device_addr = modbus.rx_buffer[0];
 80022fc:	4b82      	ldr	r3, [pc, #520]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80022fe:	f893 306e 	ldrb.w	r3, [r3, #110]	; 0x6e
 8002302:	74fb      	strb	r3, [r7, #19]
    if (device_addr != modbus.device_address && device_addr != 0) {
 8002304:	4b80      	ldr	r3, [pc, #512]	; (8002508 <ModBus_ProcessFrame+0x298>)
 8002306:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800230a:	7cfa      	ldrb	r2, [r7, #19]
 800230c:	429a      	cmp	r2, r3
 800230e:	d007      	beq.n	8002320 <ModBus_ProcessFrame+0xb0>
 8002310:	7cfb      	ldrb	r3, [r7, #19]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d004      	beq.n	8002320 <ModBus_ProcessFrame+0xb0>
        modbus.rx_index = 0;
 8002316:	4b7c      	ldr	r3, [pc, #496]	; (8002508 <ModBus_ProcessFrame+0x298>)
 8002318:	2200      	movs	r2, #0
 800231a:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
        return;
 800231e:	e0f0      	b.n	8002502 <ModBus_ProcessFrame+0x292>
    }

    // Выводим принятую команду в формате как в QModMaster
    USART2_PrintModBusCommand(modbus.rx_buffer, modbus.rx_index);
 8002320:	4b79      	ldr	r3, [pc, #484]	; (8002508 <ModBus_ProcessFrame+0x298>)
 8002322:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002326:	4619      	mov	r1, r3
 8002328:	4879      	ldr	r0, [pc, #484]	; (8002510 <ModBus_ProcessFrame+0x2a0>)
 800232a:	f000 fd57 	bl	8002ddc <USART2_PrintModBusCommand>

    // Обработка в зависимости от функции
    switch(modbus.rx_buffer[1]) {
 800232e:	4b76      	ldr	r3, [pc, #472]	; (8002508 <ModBus_ProcessFrame+0x298>)
 8002330:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 8002334:	3b03      	subs	r3, #3
 8002336:	2b0d      	cmp	r3, #13
 8002338:	f200 80c8 	bhi.w	80024cc <ModBus_ProcessFrame+0x25c>
 800233c:	a201      	add	r2, pc, #4	; (adr r2, 8002344 <ModBus_ProcessFrame+0xd4>)
 800233e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002342:	bf00      	nop
 8002344:	0800237d 	.word	0x0800237d
 8002348:	080023c7 	.word	0x080023c7
 800234c:	080024cd 	.word	0x080024cd
 8002350:	08002411 	.word	0x08002411
 8002354:	080024cd 	.word	0x080024cd
 8002358:	080024cd 	.word	0x080024cd
 800235c:	080024cd 	.word	0x080024cd
 8002360:	080024cd 	.word	0x080024cd
 8002364:	080024cd 	.word	0x080024cd
 8002368:	080024cd 	.word	0x080024cd
 800236c:	080024cd 	.word	0x080024cd
 8002370:	080024cd 	.word	0x080024cd
 8002374:	080024cd 	.word	0x080024cd
 8002378:	08002459 	.word	0x08002459
        case MODBUS_READ_HOLDING_REGISTERS:
            if (modbus.rx_index >= 8) {
 800237c:	4b62      	ldr	r3, [pc, #392]	; (8002508 <ModBus_ProcessFrame+0x298>)
 800237e:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002382:	2b07      	cmp	r3, #7
 8002384:	f240 80aa 	bls.w	80024dc <ModBus_ProcessFrame+0x26c>
                uint16_t start_addr = (modbus.rx_buffer[2] << 8) | modbus.rx_buffer[3];
 8002388:	4b5f      	ldr	r3, [pc, #380]	; (8002508 <ModBus_ProcessFrame+0x298>)
 800238a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800238e:	021b      	lsls	r3, r3, #8
 8002390:	b21a      	sxth	r2, r3
 8002392:	4b5d      	ldr	r3, [pc, #372]	; (8002508 <ModBus_ProcessFrame+0x298>)
 8002394:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002398:	b21b      	sxth	r3, r3
 800239a:	4313      	orrs	r3, r2
 800239c:	b21b      	sxth	r3, r3
 800239e:	807b      	strh	r3, [r7, #2]
                uint16_t reg_count = (modbus.rx_buffer[4] << 8) | modbus.rx_buffer[5];
 80023a0:	4b59      	ldr	r3, [pc, #356]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80023a2:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80023a6:	021b      	lsls	r3, r3, #8
 80023a8:	b21a      	sxth	r2, r3
 80023aa:	4b57      	ldr	r3, [pc, #348]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80023ac:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 80023b0:	b21b      	sxth	r3, r3
 80023b2:	4313      	orrs	r3, r2
 80023b4:	b21b      	sxth	r3, r3
 80023b6:	803b      	strh	r3, [r7, #0]
                ModBus_ReadHoldingRegisters(start_addr, reg_count);
 80023b8:	883a      	ldrh	r2, [r7, #0]
 80023ba:	887b      	ldrh	r3, [r7, #2]
 80023bc:	4611      	mov	r1, r2
 80023be:	4618      	mov	r0, r3
 80023c0:	f7ff fbe2 	bl	8001b88 <ModBus_ReadHoldingRegisters>
            }
            break;
 80023c4:	e08a      	b.n	80024dc <ModBus_ProcessFrame+0x26c>

        case MODBUS_READ_INPUT_REGISTERS:
            if (modbus.rx_index >= 8) {
 80023c6:	4b50      	ldr	r3, [pc, #320]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80023c8:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80023cc:	2b07      	cmp	r3, #7
 80023ce:	f240 8087 	bls.w	80024e0 <ModBus_ProcessFrame+0x270>
                uint16_t start_addr = (modbus.rx_buffer[2] << 8) | modbus.rx_buffer[3];
 80023d2:	4b4d      	ldr	r3, [pc, #308]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80023d4:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80023d8:	021b      	lsls	r3, r3, #8
 80023da:	b21a      	sxth	r2, r3
 80023dc:	4b4a      	ldr	r3, [pc, #296]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80023de:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 80023e2:	b21b      	sxth	r3, r3
 80023e4:	4313      	orrs	r3, r2
 80023e6:	b21b      	sxth	r3, r3
 80023e8:	80fb      	strh	r3, [r7, #6]
                uint16_t reg_count = (modbus.rx_buffer[4] << 8) | modbus.rx_buffer[5];
 80023ea:	4b47      	ldr	r3, [pc, #284]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80023ec:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80023f0:	021b      	lsls	r3, r3, #8
 80023f2:	b21a      	sxth	r2, r3
 80023f4:	4b44      	ldr	r3, [pc, #272]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80023f6:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 80023fa:	b21b      	sxth	r3, r3
 80023fc:	4313      	orrs	r3, r2
 80023fe:	b21b      	sxth	r3, r3
 8002400:	80bb      	strh	r3, [r7, #4]
                ModBus_ReadInputRegisters(start_addr, reg_count);
 8002402:	88ba      	ldrh	r2, [r7, #4]
 8002404:	88fb      	ldrh	r3, [r7, #6]
 8002406:	4611      	mov	r1, r2
 8002408:	4618      	mov	r0, r3
 800240a:	f7ff fcaf 	bl	8001d6c <ModBus_ReadInputRegisters>
            }
            break;
 800240e:	e067      	b.n	80024e0 <ModBus_ProcessFrame+0x270>

        case MODBUS_WRITE_SINGLE_REGISTER:
            if (modbus.rx_index >= 8) {
 8002410:	4b3d      	ldr	r3, [pc, #244]	; (8002508 <ModBus_ProcessFrame+0x298>)
 8002412:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002416:	2b07      	cmp	r3, #7
 8002418:	d964      	bls.n	80024e4 <ModBus_ProcessFrame+0x274>
                uint16_t reg_addr = (modbus.rx_buffer[2] << 8) | modbus.rx_buffer[3];
 800241a:	4b3b      	ldr	r3, [pc, #236]	; (8002508 <ModBus_ProcessFrame+0x298>)
 800241c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002420:	021b      	lsls	r3, r3, #8
 8002422:	b21a      	sxth	r2, r3
 8002424:	4b38      	ldr	r3, [pc, #224]	; (8002508 <ModBus_ProcessFrame+0x298>)
 8002426:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800242a:	b21b      	sxth	r3, r3
 800242c:	4313      	orrs	r3, r2
 800242e:	b21b      	sxth	r3, r3
 8002430:	817b      	strh	r3, [r7, #10]
                uint16_t reg_value = (modbus.rx_buffer[4] << 8) | modbus.rx_buffer[5];
 8002432:	4b35      	ldr	r3, [pc, #212]	; (8002508 <ModBus_ProcessFrame+0x298>)
 8002434:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002438:	021b      	lsls	r3, r3, #8
 800243a:	b21a      	sxth	r2, r3
 800243c:	4b32      	ldr	r3, [pc, #200]	; (8002508 <ModBus_ProcessFrame+0x298>)
 800243e:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 8002442:	b21b      	sxth	r3, r3
 8002444:	4313      	orrs	r3, r2
 8002446:	b21b      	sxth	r3, r3
 8002448:	813b      	strh	r3, [r7, #8]
                ModBus_WriteSingleRegister(reg_addr, reg_value);
 800244a:	893a      	ldrh	r2, [r7, #8]
 800244c:	897b      	ldrh	r3, [r7, #10]
 800244e:	4611      	mov	r1, r2
 8002450:	4618      	mov	r0, r3
 8002452:	f7ff fd7d 	bl	8001f50 <ModBus_WriteSingleRegister>
            }
            break;
 8002456:	e045      	b.n	80024e4 <ModBus_ProcessFrame+0x274>

        case MODBUS_WRITE_MULTIPLE_REGISTERS:
            if (modbus.rx_index >= 9) {
 8002458:	4b2b      	ldr	r3, [pc, #172]	; (8002508 <ModBus_ProcessFrame+0x298>)
 800245a:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800245e:	2b08      	cmp	r3, #8
 8002460:	d942      	bls.n	80024e8 <ModBus_ProcessFrame+0x278>
                uint16_t start_addr = (modbus.rx_buffer[2] << 8) | modbus.rx_buffer[3];
 8002462:	4b29      	ldr	r3, [pc, #164]	; (8002508 <ModBus_ProcessFrame+0x298>)
 8002464:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8002468:	021b      	lsls	r3, r3, #8
 800246a:	b21a      	sxth	r2, r3
 800246c:	4b26      	ldr	r3, [pc, #152]	; (8002508 <ModBus_ProcessFrame+0x298>)
 800246e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8002472:	b21b      	sxth	r3, r3
 8002474:	4313      	orrs	r3, r2
 8002476:	b21b      	sxth	r3, r3
 8002478:	823b      	strh	r3, [r7, #16]
                uint16_t reg_count = (modbus.rx_buffer[4] << 8) | modbus.rx_buffer[5];
 800247a:	4b23      	ldr	r3, [pc, #140]	; (8002508 <ModBus_ProcessFrame+0x298>)
 800247c:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8002480:	021b      	lsls	r3, r3, #8
 8002482:	b21a      	sxth	r2, r3
 8002484:	4b20      	ldr	r3, [pc, #128]	; (8002508 <ModBus_ProcessFrame+0x298>)
 8002486:	f893 3073 	ldrb.w	r3, [r3, #115]	; 0x73
 800248a:	b21b      	sxth	r3, r3
 800248c:	4313      	orrs	r3, r2
 800248e:	b21b      	sxth	r3, r3
 8002490:	81fb      	strh	r3, [r7, #14]
                uint8_t byte_count = modbus.rx_buffer[6];
 8002492:	4b1d      	ldr	r3, [pc, #116]	; (8002508 <ModBus_ProcessFrame+0x298>)
 8002494:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002498:	737b      	strb	r3, [r7, #13]

                // Проверяем соответствие количества байт
                if (byte_count == reg_count * 2 &&
 800249a:	7b7a      	ldrb	r2, [r7, #13]
 800249c:	89fb      	ldrh	r3, [r7, #14]
 800249e:	005b      	lsls	r3, r3, #1
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d10e      	bne.n	80024c2 <ModBus_ProcessFrame+0x252>
                    modbus.rx_index == 7 + byte_count + 2) { // +2 для CRC
 80024a4:	4b18      	ldr	r3, [pc, #96]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80024a6:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 80024aa:	461a      	mov	r2, r3
 80024ac:	7b7b      	ldrb	r3, [r7, #13]
 80024ae:	3309      	adds	r3, #9
                if (byte_count == reg_count * 2 &&
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d106      	bne.n	80024c2 <ModBus_ProcessFrame+0x252>
                    ModBus_WriteMultipleRegisters(start_addr, reg_count,
 80024b4:	89f9      	ldrh	r1, [r7, #14]
 80024b6:	8a3b      	ldrh	r3, [r7, #16]
 80024b8:	4a17      	ldr	r2, [pc, #92]	; (8002518 <ModBus_ProcessFrame+0x2a8>)
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff fdf8 	bl	80020b0 <ModBus_WriteMultipleRegisters>
                                                 &modbus.rx_buffer[7]);
                } else {
                    ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
                }
            }
            break;
 80024c0:	e012      	b.n	80024e8 <ModBus_ProcessFrame+0x278>
                    ModBus_SendException(0x10, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80024c2:	2103      	movs	r1, #3
 80024c4:	2010      	movs	r0, #16
 80024c6:	f7ff fb11 	bl	8001aec <ModBus_SendException>
            break;
 80024ca:	e00d      	b.n	80024e8 <ModBus_ProcessFrame+0x278>

        default:
            ModBus_SendException(modbus.rx_buffer[1], MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 80024cc:	4b0e      	ldr	r3, [pc, #56]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80024ce:	f893 306f 	ldrb.w	r3, [r3, #111]	; 0x6f
 80024d2:	2101      	movs	r1, #1
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7ff fb09 	bl	8001aec <ModBus_SendException>
            break;
 80024da:	e006      	b.n	80024ea <ModBus_ProcessFrame+0x27a>
            break;
 80024dc:	bf00      	nop
 80024de:	e004      	b.n	80024ea <ModBus_ProcessFrame+0x27a>
            break;
 80024e0:	bf00      	nop
 80024e2:	e002      	b.n	80024ea <ModBus_ProcessFrame+0x27a>
            break;
 80024e4:	bf00      	nop
 80024e6:	e000      	b.n	80024ea <ModBus_ProcessFrame+0x27a>
            break;
 80024e8:	bf00      	nop
    }

    modbus.rx_index = 0;
 80024ea:	4b07      	ldr	r3, [pc, #28]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
    modbus.rx_complete = 0;
 80024f2:	4b05      	ldr	r3, [pc, #20]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
    modbus.rx_error = 0;
 80024fa:	4b03      	ldr	r3, [pc, #12]	; (8002508 <ModBus_ProcessFrame+0x298>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
}
 8002502:	3718      	adds	r7, #24
 8002504:	46bd      	mov	sp, r7
 8002506:	bd80      	pop	{r7, pc}
 8002508:	2000018c 	.word	0x2000018c
 800250c:	08007020 	.word	0x08007020
 8002510:	200001fa 	.word	0x200001fa
 8002514:	08007048 	.word	0x08007048
 8002518:	20000201 	.word	0x20000201

0800251c <ModBus_Init>:

/* Инициализация ModBus ---------------------------------------------------*/
void ModBus_Init(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
    // Инициализация ModBus структуры
    memset(&modbus, 0, sizeof(modbus));
 8002522:	f44f 7220 	mov.w	r2, #640	; 0x280
 8002526:	2100      	movs	r1, #0
 8002528:	4847      	ldr	r0, [pc, #284]	; (8002648 <ModBus_Init+0x12c>)
 800252a:	f004 fa05 	bl	8006938 <memset>
    modbus.device_address = MODBUS_DEFAULT_ADDRESS;
 800252e:	4b46      	ldr	r3, [pc, #280]	; (8002648 <ModBus_Init+0x12c>)
 8002530:	2201      	movs	r2, #1
 8002532:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    modbus.rx_active = 1;
 8002536:	4b44      	ldr	r3, [pc, #272]	; (8002648 <ModBus_Init+0x12c>)
 8002538:	2201      	movs	r2, #1
 800253a:	f883 216f 	strb.w	r2, [r3, #367]	; 0x16f
    modbus.rx_complete = 0;
 800253e:	4b42      	ldr	r3, [pc, #264]	; (8002648 <ModBus_Init+0x12c>)
 8002540:	2200      	movs	r2, #0
 8002542:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
    modbus.rx_error = 0;
 8002546:	4b40      	ldr	r3, [pc, #256]	; (8002648 <ModBus_Init+0x12c>)
 8002548:	2200      	movs	r2, #0
 800254a:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
    modbus.rx_byte_count = 0;
 800254e:	4b3e      	ldr	r3, [pc, #248]	; (8002648 <ModBus_Init+0x12c>)
 8002550:	2200      	movs	r2, #0
 8002552:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
    modbus.last_byte_time = HAL_GetTick();
 8002556:	f001 f8bb 	bl	80036d0 <HAL_GetTick>
 800255a:	4603      	mov	r3, r0
 800255c:	4a3a      	ldr	r2, [pc, #232]	; (8002648 <ModBus_Init+0x12c>)
 800255e:	f8c2 3178 	str.w	r3, [r2, #376]	; 0x178

    // Инициализация holding регистров нулями
    for (int i = 0; i < HOLD_HOLDING_REG_COUNT; i++) {
 8002562:	2300      	movs	r3, #0
 8002564:	60fb      	str	r3, [r7, #12]
 8002566:	e007      	b.n	8002578 <ModBus_Init+0x5c>
        modbus.holding_regs[i] = 0;
 8002568:	4a37      	ldr	r2, [pc, #220]	; (8002648 <ModBus_Init+0x12c>)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2100      	movs	r1, #0
 800256e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < HOLD_HOLDING_REG_COUNT; i++) {
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	3301      	adds	r3, #1
 8002576:	60fb      	str	r3, [r7, #12]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2b1f      	cmp	r3, #31
 800257c:	ddf4      	ble.n	8002568 <ModBus_Init+0x4c>
    }

    // Установка начальных значений регистров
    modbus.holding_regs[HOLD_DEVICE_ADDR] = MODBUS_DEFAULT_ADDRESS;
 800257e:	4b32      	ldr	r3, [pc, #200]	; (8002648 <ModBus_Init+0x12c>)
 8002580:	2201      	movs	r2, #1
 8002582:	801a      	strh	r2, [r3, #0]
    modbus.holding_regs[HOLD_BAUDRATE] = MODBUS_BAUDRATE;
 8002584:	4b30      	ldr	r3, [pc, #192]	; (8002648 <ModBus_Init+0x12c>)
 8002586:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800258a:	805a      	strh	r2, [r3, #2]
    modbus.holding_regs[HOLD_PARITY] = 0;
 800258c:	4b2e      	ldr	r3, [pc, #184]	; (8002648 <ModBus_Init+0x12c>)
 800258e:	2200      	movs	r2, #0
 8002590:	809a      	strh	r2, [r3, #4]
    modbus.holding_regs[HOLD_STOP_BITS] = 1;
 8002592:	4b2d      	ldr	r3, [pc, #180]	; (8002648 <ModBus_Init+0x12c>)
 8002594:	2201      	movs	r2, #1
 8002596:	80da      	strh	r2, [r3, #6]

    // Настройка начальных значений input регистров
    FloatToRegisters(3.3f, &modbus.input_regs[REG_VDDA_HIGH], &modbus.input_regs[REG_VDDA_LOW]);
 8002598:	4a2c      	ldr	r2, [pc, #176]	; (800264c <ModBus_Init+0x130>)
 800259a:	492d      	ldr	r1, [pc, #180]	; (8002650 <ModBus_Init+0x134>)
 800259c:	482d      	ldr	r0, [pc, #180]	; (8002654 <ModBus_Init+0x138>)
 800259e:	f7ff fadd 	bl	8001b5c <FloatToRegisters>
    FloatToRegisters(24.0f, &modbus.input_regs[REG_24V_HIGH], &modbus.input_regs[REG_24V_LOW]);
 80025a2:	4a2d      	ldr	r2, [pc, #180]	; (8002658 <ModBus_Init+0x13c>)
 80025a4:	492d      	ldr	r1, [pc, #180]	; (800265c <ModBus_Init+0x140>)
 80025a6:	482e      	ldr	r0, [pc, #184]	; (8002660 <ModBus_Init+0x144>)
 80025a8:	f7ff fad8 	bl	8001b5c <FloatToRegisters>
    FloatToRegisters(12.0f, &modbus.input_regs[REG_12V_HIGH], &modbus.input_regs[REG_12V_LOW]);
 80025ac:	4a2d      	ldr	r2, [pc, #180]	; (8002664 <ModBus_Init+0x148>)
 80025ae:	492e      	ldr	r1, [pc, #184]	; (8002668 <ModBus_Init+0x14c>)
 80025b0:	482e      	ldr	r0, [pc, #184]	; (800266c <ModBus_Init+0x150>)
 80025b2:	f7ff fad3 	bl	8001b5c <FloatToRegisters>
    FloatToRegisters(5.0f, &modbus.input_regs[REG_5V_HIGH], &modbus.input_regs[REG_5V_LOW]);
 80025b6:	4a2e      	ldr	r2, [pc, #184]	; (8002670 <ModBus_Init+0x154>)
 80025b8:	492e      	ldr	r1, [pc, #184]	; (8002674 <ModBus_Init+0x158>)
 80025ba:	482f      	ldr	r0, [pc, #188]	; (8002678 <ModBus_Init+0x15c>)
 80025bc:	f7ff face 	bl	8001b5c <FloatToRegisters>

    // Установка значений по умолчанию для измерений
    modbus.input_regs[REG_STATUS] = 0;
 80025c0:	4b21      	ldr	r3, [pc, #132]	; (8002648 <ModBus_Init+0x12c>)
 80025c2:	2200      	movs	r2, #0
 80025c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    modbus.input_regs[REG_COUNTER] = 0;
 80025c8:	4b1f      	ldr	r3, [pc, #124]	; (8002648 <ModBus_Init+0x12c>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    modbus.input_regs[REG_TIMESTAMP_HIGH] = 0;
 80025d0:	4b1d      	ldr	r3, [pc, #116]	; (8002648 <ModBus_Init+0x12c>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    modbus.input_regs[REG_TIMESTAMP_LOW] = 0;
 80025d8:	4b1b      	ldr	r3, [pc, #108]	; (8002648 <ModBus_Init+0x12c>)
 80025da:	2200      	movs	r2, #0
 80025dc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

    // Запуск приема по прерыванию
    HAL_UART_Receive_IT(&huart1, &modbus.rx_byte, 1);
 80025e0:	2201      	movs	r2, #1
 80025e2:	4926      	ldr	r1, [pc, #152]	; (800267c <ModBus_Init+0x160>)
 80025e4:	4826      	ldr	r0, [pc, #152]	; (8002680 <ModBus_Init+0x164>)
 80025e6:	f003 fd2a 	bl	800603e <HAL_UART_Receive_IT>

    USART2_Print("[MODBUS] ModBus initialized\r\n");
 80025ea:	4826      	ldr	r0, [pc, #152]	; (8002684 <ModBus_Init+0x168>)
 80025ec:	f000 fb3e 	bl	8002c6c <USART2_Print>
    USART2_Print("[MODBUS] Address: ");
 80025f0:	4825      	ldr	r0, [pc, #148]	; (8002688 <ModBus_Init+0x16c>)
 80025f2:	f000 fb3b 	bl	8002c6c <USART2_Print>
    char num_str[10];
    modbus_uint32_to_str(MODBUS_DEFAULT_ADDRESS, num_str);
 80025f6:	463b      	mov	r3, r7
 80025f8:	4619      	mov	r1, r3
 80025fa:	2001      	movs	r0, #1
 80025fc:	f7ff f9ea 	bl	80019d4 <modbus_uint32_to_str>
    USART2_Print(num_str);
 8002600:	463b      	mov	r3, r7
 8002602:	4618      	mov	r0, r3
 8002604:	f000 fb32 	bl	8002c6c <USART2_Print>
    USART2_Print(", Baudrate: ");
 8002608:	4820      	ldr	r0, [pc, #128]	; (800268c <ModBus_Init+0x170>)
 800260a:	f000 fb2f 	bl	8002c6c <USART2_Print>
    modbus_uint32_to_str(MODBUS_BAUDRATE, num_str);
 800260e:	463b      	mov	r3, r7
 8002610:	4619      	mov	r1, r3
 8002612:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8002616:	f7ff f9dd 	bl	80019d4 <modbus_uint32_to_str>
    USART2_Print(num_str);
 800261a:	463b      	mov	r3, r7
 800261c:	4618      	mov	r0, r3
 800261e:	f000 fb25 	bl	8002c6c <USART2_Print>
    USART2_Print(", Holding registers: ");
 8002622:	481b      	ldr	r0, [pc, #108]	; (8002690 <ModBus_Init+0x174>)
 8002624:	f000 fb22 	bl	8002c6c <USART2_Print>
    modbus_uint32_to_str(HOLD_HOLDING_REG_COUNT, num_str);
 8002628:	463b      	mov	r3, r7
 800262a:	4619      	mov	r1, r3
 800262c:	2020      	movs	r0, #32
 800262e:	f7ff f9d1 	bl	80019d4 <modbus_uint32_to_str>
    USART2_Print(num_str);
 8002632:	463b      	mov	r3, r7
 8002634:	4618      	mov	r0, r3
 8002636:	f000 fb19 	bl	8002c6c <USART2_Print>
    USART2_Print("\r\n");
 800263a:	4816      	ldr	r0, [pc, #88]	; (8002694 <ModBus_Init+0x178>)
 800263c:	f000 fb16 	bl	8002c6c <USART2_Print>
}
 8002640:	bf00      	nop
 8002642:	3710      	adds	r7, #16
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	2000018c 	.word	0x2000018c
 800264c:	200001ce 	.word	0x200001ce
 8002650:	200001cc 	.word	0x200001cc
 8002654:	40533333 	.word	0x40533333
 8002658:	200001d2 	.word	0x200001d2
 800265c:	200001d0 	.word	0x200001d0
 8002660:	41c00000 	.word	0x41c00000
 8002664:	200001d6 	.word	0x200001d6
 8002668:	200001d4 	.word	0x200001d4
 800266c:	41400000 	.word	0x41400000
 8002670:	200001da 	.word	0x200001da
 8002674:	200001d8 	.word	0x200001d8
 8002678:	40a00000 	.word	0x40a00000
 800267c:	200002fa 	.word	0x200002fa
 8002680:	20000038 	.word	0x20000038
 8002684:	08007058 	.word	0x08007058
 8002688:	08007078 	.word	0x08007078
 800268c:	0800708c 	.word	0x0800708c
 8002690:	0800709c 	.word	0x0800709c
 8002694:	0800701c 	.word	0x0800701c

08002698 <ModBus_RxCallback>:

/* Callback приема данных UART --------------------------------------------*/
void ModBus_RxCallback(UART_HandleTypeDef *huart)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a08      	ldr	r2, [pc, #32]	; (80026c8 <ModBus_RxCallback+0x30>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d10a      	bne.n	80026c0 <ModBus_RxCallback+0x28>
        // Вызываем обработку принятого байта
        ModBus_RxByte(modbus.rx_byte);
 80026aa:	4b08      	ldr	r3, [pc, #32]	; (80026cc <ModBus_RxCallback+0x34>)
 80026ac:	f893 316e 	ldrb.w	r3, [r3, #366]	; 0x16e
 80026b0:	4618      	mov	r0, r3
 80026b2:	f000 f811 	bl	80026d8 <ModBus_RxByte>

        // Запускаем прием следующего байта
        HAL_UART_Receive_IT(&huart1, &modbus.rx_byte, 1);
 80026b6:	2201      	movs	r2, #1
 80026b8:	4905      	ldr	r1, [pc, #20]	; (80026d0 <ModBus_RxCallback+0x38>)
 80026ba:	4806      	ldr	r0, [pc, #24]	; (80026d4 <ModBus_RxCallback+0x3c>)
 80026bc:	f003 fcbf 	bl	800603e <HAL_UART_Receive_IT>
    }
}
 80026c0:	bf00      	nop
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	40013800 	.word	0x40013800
 80026cc:	2000018c 	.word	0x2000018c
 80026d0:	200002fa 	.word	0x200002fa
 80026d4:	20000038 	.word	0x20000038

080026d8 <ModBus_RxByte>:

/* Прием одного байта данных ---------------------------------------------*/
void ModBus_RxByte(uint8_t byte)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	4603      	mov	r3, r0
 80026e0:	71fb      	strb	r3, [r7, #7]
    uint32_t current_time = HAL_GetTick();
 80026e2:	f000 fff5 	bl	80036d0 <HAL_GetTick>
 80026e6:	60f8      	str	r0, [r7, #12]

    // Проверяем межкадровый интервал (3.5 символа при 9600 бод ~ 4 мс)
    if (current_time - modbus.last_byte_time > MODBUS_INTER_FRAME_TIMEOUT_MS) {
 80026e8:	4b22      	ldr	r3, [pc, #136]	; (8002774 <ModBus_RxByte+0x9c>)
 80026ea:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80026ee:	68fa      	ldr	r2, [r7, #12]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	2b0a      	cmp	r3, #10
 80026f4:	d903      	bls.n	80026fe <ModBus_RxByte+0x26>
        // Новый фрейм, сбрасываем буфер
        modbus.rx_index = 0;
 80026f6:	4b1f      	ldr	r3, [pc, #124]	; (8002774 <ModBus_RxByte+0x9c>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
    }
    modbus.last_byte_time = current_time;
 80026fe:	4a1d      	ldr	r2, [pc, #116]	; (8002774 <ModBus_RxByte+0x9c>)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f8c2 3178 	str.w	r3, [r2, #376]	; 0x178

    // Проверяем, что прием активен и есть место в буфере
    if (modbus.rx_active && modbus.rx_index < MODBUS_BUFFER_SIZE) {
 8002706:	4b1b      	ldr	r3, [pc, #108]	; (8002774 <ModBus_RxByte+0x9c>)
 8002708:	f893 316f 	ldrb.w	r3, [r3, #367]	; 0x16f
 800270c:	2b00      	cmp	r3, #0
 800270e:	d023      	beq.n	8002758 <ModBus_RxByte+0x80>
 8002710:	4b18      	ldr	r3, [pc, #96]	; (8002774 <ModBus_RxByte+0x9c>)
 8002712:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002716:	2bff      	cmp	r3, #255	; 0xff
 8002718:	d81e      	bhi.n	8002758 <ModBus_RxByte+0x80>
        // Сохраняем принятый байт
        modbus.rx_buffer[modbus.rx_index] = byte;
 800271a:	4b16      	ldr	r3, [pc, #88]	; (8002774 <ModBus_RxByte+0x9c>)
 800271c:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002720:	461a      	mov	r2, r3
 8002722:	4b14      	ldr	r3, [pc, #80]	; (8002774 <ModBus_RxByte+0x9c>)
 8002724:	4413      	add	r3, r2
 8002726:	79fa      	ldrb	r2, [r7, #7]
 8002728:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
        modbus.rx_index++;
 800272c:	4b11      	ldr	r3, [pc, #68]	; (8002774 <ModBus_RxByte+0x9c>)
 800272e:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002732:	3301      	adds	r3, #1
 8002734:	b29a      	uxth	r2, r3
 8002736:	4b0f      	ldr	r3, [pc, #60]	; (8002774 <ModBus_RxByte+0x9c>)
 8002738:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c

        // Если индекс превысил размер буфера, сбрасываем
        if (modbus.rx_index >= MODBUS_BUFFER_SIZE) {
 800273c:	4b0d      	ldr	r3, [pc, #52]	; (8002774 <ModBus_RxByte+0x9c>)
 800273e:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 8002742:	2bff      	cmp	r3, #255	; 0xff
 8002744:	d911      	bls.n	800276a <ModBus_RxByte+0x92>
            modbus.rx_index = 0;
 8002746:	4b0b      	ldr	r3, [pc, #44]	; (8002774 <ModBus_RxByte+0x9c>)
 8002748:	2200      	movs	r2, #0
 800274a:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
            modbus.rx_error = 1;
 800274e:	4b09      	ldr	r3, [pc, #36]	; (8002774 <ModBus_RxByte+0x9c>)
 8002750:	2201      	movs	r2, #1
 8002752:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
        if (modbus.rx_index >= MODBUS_BUFFER_SIZE) {
 8002756:	e008      	b.n	800276a <ModBus_RxByte+0x92>
        }
    } else {
        // Переполнение буфера
        modbus.rx_error = 1;
 8002758:	4b06      	ldr	r3, [pc, #24]	; (8002774 <ModBus_RxByte+0x9c>)
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
        modbus.rx_index = 0;
 8002760:	4b04      	ldr	r3, [pc, #16]	; (8002774 <ModBus_RxByte+0x9c>)
 8002762:	2200      	movs	r2, #0
 8002764:	f8a3 206c 	strh.w	r2, [r3, #108]	; 0x6c
    }
}
 8002768:	bf00      	nop
 800276a:	bf00      	nop
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	2000018c 	.word	0x2000018c

08002778 <ModBus_Process>:

/* Обработка ModBus (вызывать в цикле) -----------------------------------*/
void ModBus_Process(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
    static uint32_t last_process_time = 0;
    uint32_t current_time = HAL_GetTick();
 800277e:	f000 ffa7 	bl	80036d0 <HAL_GetTick>
 8002782:	6078      	str	r0, [r7, #4]

    // Обработка не чаще чем раз в 10 мс
    if (current_time - last_process_time < 10) {
 8002784:	4b0d      	ldr	r3, [pc, #52]	; (80027bc <ModBus_Process+0x44>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	1ad3      	subs	r3, r2, r3
 800278c:	2b09      	cmp	r3, #9
 800278e:	d911      	bls.n	80027b4 <ModBus_Process+0x3c>
        return;
    }
    last_process_time = current_time;
 8002790:	4a0a      	ldr	r2, [pc, #40]	; (80027bc <ModBus_Process+0x44>)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6013      	str	r3, [r2, #0]

    // Если принят хотя бы 1 байт и прошло время таймаута, обрабатываем фрейм
    if (modbus.rx_index > 0 && (current_time - modbus.last_byte_time > MODBUS_RESPONSE_TIMEOUT_MS)) {
 8002796:	4b0a      	ldr	r3, [pc, #40]	; (80027c0 <ModBus_Process+0x48>)
 8002798:	f8b3 306c 	ldrh.w	r3, [r3, #108]	; 0x6c
 800279c:	2b00      	cmp	r3, #0
 800279e:	d00a      	beq.n	80027b6 <ModBus_Process+0x3e>
 80027a0:	4b07      	ldr	r3, [pc, #28]	; (80027c0 <ModBus_Process+0x48>)
 80027a2:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2bc8      	cmp	r3, #200	; 0xc8
 80027ac:	d903      	bls.n	80027b6 <ModBus_Process+0x3e>
        // Принудительная обработка фрейма
        ModBus_ProcessFrame();
 80027ae:	f7ff fd5f 	bl	8002270 <ModBus_ProcessFrame>
 80027b2:	e000      	b.n	80027b6 <ModBus_Process+0x3e>
        return;
 80027b4:	bf00      	nop
    }
}
 80027b6:	3708      	adds	r7, #8
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	2000040c 	.word	0x2000040c
 80027c0:	2000018c 	.word	0x2000018c

080027c4 <ModBus_UpdateVoltages>:

/* Обновление данных напряжений -------------------------------------------*/
void ModBus_UpdateVoltages(float vdda, float v24, float v12, float v5)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	60b9      	str	r1, [r7, #8]
 80027ce:	607a      	str	r2, [r7, #4]
 80027d0:	603b      	str	r3, [r7, #0]
    FloatToRegisters(vdda, &modbus.input_regs[REG_VDDA_HIGH], &modbus.input_regs[REG_VDDA_LOW]);
 80027d2:	4a0c      	ldr	r2, [pc, #48]	; (8002804 <ModBus_UpdateVoltages+0x40>)
 80027d4:	490c      	ldr	r1, [pc, #48]	; (8002808 <ModBus_UpdateVoltages+0x44>)
 80027d6:	68f8      	ldr	r0, [r7, #12]
 80027d8:	f7ff f9c0 	bl	8001b5c <FloatToRegisters>
    FloatToRegisters(v24, &modbus.input_regs[REG_24V_HIGH], &modbus.input_regs[REG_24V_LOW]);
 80027dc:	4a0b      	ldr	r2, [pc, #44]	; (800280c <ModBus_UpdateVoltages+0x48>)
 80027de:	490c      	ldr	r1, [pc, #48]	; (8002810 <ModBus_UpdateVoltages+0x4c>)
 80027e0:	68b8      	ldr	r0, [r7, #8]
 80027e2:	f7ff f9bb 	bl	8001b5c <FloatToRegisters>
    FloatToRegisters(v12, &modbus.input_regs[REG_12V_HIGH], &modbus.input_regs[REG_12V_LOW]);
 80027e6:	4a0b      	ldr	r2, [pc, #44]	; (8002814 <ModBus_UpdateVoltages+0x50>)
 80027e8:	490b      	ldr	r1, [pc, #44]	; (8002818 <ModBus_UpdateVoltages+0x54>)
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f7ff f9b6 	bl	8001b5c <FloatToRegisters>
    FloatToRegisters(v5, &modbus.input_regs[REG_5V_HIGH], &modbus.input_regs[REG_5V_LOW]);
 80027f0:	4a0a      	ldr	r2, [pc, #40]	; (800281c <ModBus_UpdateVoltages+0x58>)
 80027f2:	490b      	ldr	r1, [pc, #44]	; (8002820 <ModBus_UpdateVoltages+0x5c>)
 80027f4:	6838      	ldr	r0, [r7, #0]
 80027f6:	f7ff f9b1 	bl	8001b5c <FloatToRegisters>
}
 80027fa:	bf00      	nop
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	200001ce 	.word	0x200001ce
 8002808:	200001cc 	.word	0x200001cc
 800280c:	200001d2 	.word	0x200001d2
 8002810:	200001d0 	.word	0x200001d0
 8002814:	200001d6 	.word	0x200001d6
 8002818:	200001d4 	.word	0x200001d4
 800281c:	200001da 	.word	0x200001da
 8002820:	200001d8 	.word	0x200001d8

08002824 <ModBus_UpdateMeasurements>:

/* Обновление данных измерений --------------------------------------------*/
void ModBus_UpdateMeasurements(float p1, float p2, float freq, uint8_t status)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b086      	sub	sp, #24
 8002828:	af00      	add	r7, sp, #0
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	60b9      	str	r1, [r7, #8]
 800282e:	607a      	str	r2, [r7, #4]
 8002830:	70fb      	strb	r3, [r7, #3]
    static uint16_t counter = 0;

    FloatToRegisters(p1, &modbus.input_regs[REG_PERIOD1_HIGH], &modbus.input_regs[REG_PERIOD1_LOW]);
 8002832:	4a17      	ldr	r2, [pc, #92]	; (8002890 <ModBus_UpdateMeasurements+0x6c>)
 8002834:	4917      	ldr	r1, [pc, #92]	; (8002894 <ModBus_UpdateMeasurements+0x70>)
 8002836:	68f8      	ldr	r0, [r7, #12]
 8002838:	f7ff f990 	bl	8001b5c <FloatToRegisters>
    FloatToRegisters(p2, &modbus.input_regs[REG_PERIOD2_HIGH], &modbus.input_regs[REG_PERIOD2_LOW]);
 800283c:	4a16      	ldr	r2, [pc, #88]	; (8002898 <ModBus_UpdateMeasurements+0x74>)
 800283e:	4917      	ldr	r1, [pc, #92]	; (800289c <ModBus_UpdateMeasurements+0x78>)
 8002840:	68b8      	ldr	r0, [r7, #8]
 8002842:	f7ff f98b 	bl	8001b5c <FloatToRegisters>
    FloatToRegisters(freq, &modbus.input_regs[REG_FREQ_HIGH], &modbus.input_regs[REG_FREQ_LOW]);
 8002846:	4a16      	ldr	r2, [pc, #88]	; (80028a0 <ModBus_UpdateMeasurements+0x7c>)
 8002848:	4916      	ldr	r1, [pc, #88]	; (80028a4 <ModBus_UpdateMeasurements+0x80>)
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f7ff f986 	bl	8001b5c <FloatToRegisters>

    modbus.input_regs[REG_STATUS] = status;
 8002850:	78fb      	ldrb	r3, [r7, #3]
 8002852:	b29a      	uxth	r2, r3
 8002854:	4b14      	ldr	r3, [pc, #80]	; (80028a8 <ModBus_UpdateMeasurements+0x84>)
 8002856:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    modbus.input_regs[REG_COUNTER] = counter++;
 800285a:	4b14      	ldr	r3, [pc, #80]	; (80028ac <ModBus_UpdateMeasurements+0x88>)
 800285c:	881b      	ldrh	r3, [r3, #0]
 800285e:	1c5a      	adds	r2, r3, #1
 8002860:	b291      	uxth	r1, r2
 8002862:	4a12      	ldr	r2, [pc, #72]	; (80028ac <ModBus_UpdateMeasurements+0x88>)
 8002864:	8011      	strh	r1, [r2, #0]
 8002866:	4a10      	ldr	r2, [pc, #64]	; (80028a8 <ModBus_UpdateMeasurements+0x84>)
 8002868:	f8a2 305e 	strh.w	r3, [r2, #94]	; 0x5e
    if (counter > 65535) counter = 0;

    uint32_t timestamp = HAL_GetTick();
 800286c:	f000 ff30 	bl	80036d0 <HAL_GetTick>
 8002870:	6178      	str	r0, [r7, #20]
    modbus.input_regs[REG_TIMESTAMP_HIGH] = (timestamp >> 16) & 0xFFFF;
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	0c1b      	lsrs	r3, r3, #16
 8002876:	b29a      	uxth	r2, r3
 8002878:	4b0b      	ldr	r3, [pc, #44]	; (80028a8 <ModBus_UpdateMeasurements+0x84>)
 800287a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    modbus.input_regs[REG_TIMESTAMP_LOW] = timestamp & 0xFFFF;
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	b29a      	uxth	r2, r3
 8002882:	4b09      	ldr	r3, [pc, #36]	; (80028a8 <ModBus_UpdateMeasurements+0x84>)
 8002884:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
}
 8002888:	bf00      	nop
 800288a:	3718      	adds	r7, #24
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}
 8002890:	200001de 	.word	0x200001de
 8002894:	200001dc 	.word	0x200001dc
 8002898:	200001e2 	.word	0x200001e2
 800289c:	200001e0 	.word	0x200001e0
 80028a0:	200001e6 	.word	0x200001e6
 80028a4:	200001e4 	.word	0x200001e4
 80028a8:	2000018c 	.word	0x2000018c
 80028ac:	20000410 	.word	0x20000410

080028b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b085      	sub	sp, #20
 80028b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80028b6:	4b15      	ldr	r3, [pc, #84]	; (800290c <HAL_MspInit+0x5c>)
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	4a14      	ldr	r2, [pc, #80]	; (800290c <HAL_MspInit+0x5c>)
 80028bc:	f043 0301 	orr.w	r3, r3, #1
 80028c0:	6193      	str	r3, [r2, #24]
 80028c2:	4b12      	ldr	r3, [pc, #72]	; (800290c <HAL_MspInit+0x5c>)
 80028c4:	699b      	ldr	r3, [r3, #24]
 80028c6:	f003 0301 	and.w	r3, r3, #1
 80028ca:	60bb      	str	r3, [r7, #8]
 80028cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028ce:	4b0f      	ldr	r3, [pc, #60]	; (800290c <HAL_MspInit+0x5c>)
 80028d0:	69db      	ldr	r3, [r3, #28]
 80028d2:	4a0e      	ldr	r2, [pc, #56]	; (800290c <HAL_MspInit+0x5c>)
 80028d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028d8:	61d3      	str	r3, [r2, #28]
 80028da:	4b0c      	ldr	r3, [pc, #48]	; (800290c <HAL_MspInit+0x5c>)
 80028dc:	69db      	ldr	r3, [r3, #28]
 80028de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028e2:	607b      	str	r3, [r7, #4]
 80028e4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80028e6:	4b0a      	ldr	r3, [pc, #40]	; (8002910 <HAL_MspInit+0x60>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	60fb      	str	r3, [r7, #12]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80028f2:	60fb      	str	r3, [r7, #12]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80028fa:	60fb      	str	r3, [r7, #12]
 80028fc:	4a04      	ldr	r2, [pc, #16]	; (8002910 <HAL_MspInit+0x60>)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002902:	bf00      	nop
 8002904:	3714      	adds	r7, #20
 8002906:	46bd      	mov	sp, r7
 8002908:	bc80      	pop	{r7}
 800290a:	4770      	bx	lr
 800290c:	40021000 	.word	0x40021000
 8002910:	40010000 	.word	0x40010000

08002914 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b08a      	sub	sp, #40	; 0x28
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800291c:	f107 0318 	add.w	r3, r7, #24
 8002920:	2200      	movs	r2, #0
 8002922:	601a      	str	r2, [r3, #0]
 8002924:	605a      	str	r2, [r3, #4]
 8002926:	609a      	str	r2, [r3, #8]
 8002928:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a28      	ldr	r2, [pc, #160]	; (80029d0 <HAL_ADC_MspInit+0xbc>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d122      	bne.n	800297a <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002934:	4b27      	ldr	r3, [pc, #156]	; (80029d4 <HAL_ADC_MspInit+0xc0>)
 8002936:	699b      	ldr	r3, [r3, #24]
 8002938:	4a26      	ldr	r2, [pc, #152]	; (80029d4 <HAL_ADC_MspInit+0xc0>)
 800293a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800293e:	6193      	str	r3, [r2, #24]
 8002940:	4b24      	ldr	r3, [pc, #144]	; (80029d4 <HAL_ADC_MspInit+0xc0>)
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002948:	617b      	str	r3, [r7, #20]
 800294a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800294c:	4b21      	ldr	r3, [pc, #132]	; (80029d4 <HAL_ADC_MspInit+0xc0>)
 800294e:	699b      	ldr	r3, [r3, #24]
 8002950:	4a20      	ldr	r2, [pc, #128]	; (80029d4 <HAL_ADC_MspInit+0xc0>)
 8002952:	f043 0304 	orr.w	r3, r3, #4
 8002956:	6193      	str	r3, [r2, #24]
 8002958:	4b1e      	ldr	r3, [pc, #120]	; (80029d4 <HAL_ADC_MspInit+0xc0>)
 800295a:	699b      	ldr	r3, [r3, #24]
 800295c:	f003 0304 	and.w	r3, r3, #4
 8002960:	613b      	str	r3, [r7, #16]
 8002962:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Read_24V_Pin;
 8002964:	2301      	movs	r3, #1
 8002966:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002968:	2303      	movs	r3, #3
 800296a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Read_24V_GPIO_Port, &GPIO_InitStruct);
 800296c:	f107 0318 	add.w	r3, r7, #24
 8002970:	4619      	mov	r1, r3
 8002972:	4819      	ldr	r0, [pc, #100]	; (80029d8 <HAL_ADC_MspInit+0xc4>)
 8002974:	f001 fe7c 	bl	8004670 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002978:	e026      	b.n	80029c8 <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a17      	ldr	r2, [pc, #92]	; (80029dc <HAL_ADC_MspInit+0xc8>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d121      	bne.n	80029c8 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002984:	4b13      	ldr	r3, [pc, #76]	; (80029d4 <HAL_ADC_MspInit+0xc0>)
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	4a12      	ldr	r2, [pc, #72]	; (80029d4 <HAL_ADC_MspInit+0xc0>)
 800298a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800298e:	6193      	str	r3, [r2, #24]
 8002990:	4b10      	ldr	r3, [pc, #64]	; (80029d4 <HAL_ADC_MspInit+0xc0>)
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002998:	60fb      	str	r3, [r7, #12]
 800299a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800299c:	4b0d      	ldr	r3, [pc, #52]	; (80029d4 <HAL_ADC_MspInit+0xc0>)
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	4a0c      	ldr	r2, [pc, #48]	; (80029d4 <HAL_ADC_MspInit+0xc0>)
 80029a2:	f043 0304 	orr.w	r3, r3, #4
 80029a6:	6193      	str	r3, [r2, #24]
 80029a8:	4b0a      	ldr	r3, [pc, #40]	; (80029d4 <HAL_ADC_MspInit+0xc0>)
 80029aa:	699b      	ldr	r3, [r3, #24]
 80029ac:	f003 0304 	and.w	r3, r3, #4
 80029b0:	60bb      	str	r3, [r7, #8]
 80029b2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Read_12V_Pin|Read_5V_Pin;
 80029b4:	2322      	movs	r3, #34	; 0x22
 80029b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029b8:	2303      	movs	r3, #3
 80029ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029bc:	f107 0318 	add.w	r3, r7, #24
 80029c0:	4619      	mov	r1, r3
 80029c2:	4805      	ldr	r0, [pc, #20]	; (80029d8 <HAL_ADC_MspInit+0xc4>)
 80029c4:	f001 fe54 	bl	8004670 <HAL_GPIO_Init>
}
 80029c8:	bf00      	nop
 80029ca:	3728      	adds	r7, #40	; 0x28
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}
 80029d0:	40012400 	.word	0x40012400
 80029d4:	40021000 	.word	0x40021000
 80029d8:	40010800 	.word	0x40010800
 80029dc:	40012800 	.word	0x40012800

080029e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b08a      	sub	sp, #40	; 0x28
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029e8:	f107 0318 	add.w	r3, r7, #24
 80029ec:	2200      	movs	r2, #0
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	605a      	str	r2, [r3, #4]
 80029f2:	609a      	str	r2, [r3, #8]
 80029f4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a37      	ldr	r2, [pc, #220]	; (8002ad8 <HAL_UART_MspInit+0xf8>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d132      	bne.n	8002a66 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a00:	4b36      	ldr	r3, [pc, #216]	; (8002adc <HAL_UART_MspInit+0xfc>)
 8002a02:	699b      	ldr	r3, [r3, #24]
 8002a04:	4a35      	ldr	r2, [pc, #212]	; (8002adc <HAL_UART_MspInit+0xfc>)
 8002a06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a0a:	6193      	str	r3, [r2, #24]
 8002a0c:	4b33      	ldr	r3, [pc, #204]	; (8002adc <HAL_UART_MspInit+0xfc>)
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a14:	617b      	str	r3, [r7, #20]
 8002a16:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a18:	4b30      	ldr	r3, [pc, #192]	; (8002adc <HAL_UART_MspInit+0xfc>)
 8002a1a:	699b      	ldr	r3, [r3, #24]
 8002a1c:	4a2f      	ldr	r2, [pc, #188]	; (8002adc <HAL_UART_MspInit+0xfc>)
 8002a1e:	f043 0304 	orr.w	r3, r3, #4
 8002a22:	6193      	str	r3, [r2, #24]
 8002a24:	4b2d      	ldr	r3, [pc, #180]	; (8002adc <HAL_UART_MspInit+0xfc>)
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	f003 0304 	and.w	r3, r3, #4
 8002a2c:	613b      	str	r3, [r7, #16]
 8002a2e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    PA11     ------> USART1_CTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002a30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a36:	2302      	movs	r3, #2
 8002a38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a3e:	f107 0318 	add.w	r3, r7, #24
 8002a42:	4619      	mov	r1, r3
 8002a44:	4826      	ldr	r0, [pc, #152]	; (8002ae0 <HAL_UART_MspInit+0x100>)
 8002a46:	f001 fe13 	bl	8004670 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002a4a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002a4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a50:	2300      	movs	r3, #0
 8002a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a54:	2300      	movs	r3, #0
 8002a56:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a58:	f107 0318 	add.w	r3, r7, #24
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4820      	ldr	r0, [pc, #128]	; (8002ae0 <HAL_UART_MspInit+0x100>)
 8002a60:	f001 fe06 	bl	8004670 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002a64:	e034      	b.n	8002ad0 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a1e      	ldr	r2, [pc, #120]	; (8002ae4 <HAL_UART_MspInit+0x104>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d12f      	bne.n	8002ad0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a70:	4b1a      	ldr	r3, [pc, #104]	; (8002adc <HAL_UART_MspInit+0xfc>)
 8002a72:	69db      	ldr	r3, [r3, #28]
 8002a74:	4a19      	ldr	r2, [pc, #100]	; (8002adc <HAL_UART_MspInit+0xfc>)
 8002a76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a7a:	61d3      	str	r3, [r2, #28]
 8002a7c:	4b17      	ldr	r3, [pc, #92]	; (8002adc <HAL_UART_MspInit+0xfc>)
 8002a7e:	69db      	ldr	r3, [r3, #28]
 8002a80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a84:	60fb      	str	r3, [r7, #12]
 8002a86:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a88:	4b14      	ldr	r3, [pc, #80]	; (8002adc <HAL_UART_MspInit+0xfc>)
 8002a8a:	699b      	ldr	r3, [r3, #24]
 8002a8c:	4a13      	ldr	r2, [pc, #76]	; (8002adc <HAL_UART_MspInit+0xfc>)
 8002a8e:	f043 0304 	orr.w	r3, r3, #4
 8002a92:	6193      	str	r3, [r2, #24]
 8002a94:	4b11      	ldr	r3, [pc, #68]	; (8002adc <HAL_UART_MspInit+0xfc>)
 8002a96:	699b      	ldr	r3, [r3, #24]
 8002a98:	f003 0304 	and.w	r3, r3, #4
 8002a9c:	60bb      	str	r3, [r7, #8]
 8002a9e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002aa0:	2304      	movs	r3, #4
 8002aa2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aac:	f107 0318 	add.w	r3, r7, #24
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	480b      	ldr	r0, [pc, #44]	; (8002ae0 <HAL_UART_MspInit+0x100>)
 8002ab4:	f001 fddc 	bl	8004670 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002ab8:	2308      	movs	r3, #8
 8002aba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002abc:	2300      	movs	r3, #0
 8002abe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ac4:	f107 0318 	add.w	r3, r7, #24
 8002ac8:	4619      	mov	r1, r3
 8002aca:	4805      	ldr	r0, [pc, #20]	; (8002ae0 <HAL_UART_MspInit+0x100>)
 8002acc:	f001 fdd0 	bl	8004670 <HAL_GPIO_Init>
}
 8002ad0:	bf00      	nop
 8002ad2:	3728      	adds	r7, #40	; 0x28
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	40013800 	.word	0x40013800
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	40010800 	.word	0x40010800
 8002ae4:	40004400 	.word	0x40004400

08002ae8 <NMI_Handler>:

/******************************************************************************/
/*           Cortex-M3 Processor Interruption and Exception Handlers          */
/******************************************************************************/
void NMI_Handler(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  while (1)
 8002aec:	e7fe      	b.n	8002aec <NMI_Handler+0x4>

08002aee <HardFault_Handler>:
  {
  }
}

void HardFault_Handler(void)
{
 8002aee:	b480      	push	{r7}
 8002af0:	af00      	add	r7, sp, #0
  while (1)
 8002af2:	e7fe      	b.n	8002af2 <HardFault_Handler+0x4>

08002af4 <MemManage_Handler>:
  {
  }
}

void MemManage_Handler(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
  while (1)
 8002af8:	e7fe      	b.n	8002af8 <MemManage_Handler+0x4>

08002afa <BusFault_Handler>:
  {
  }
}

void BusFault_Handler(void)
{
 8002afa:	b480      	push	{r7}
 8002afc:	af00      	add	r7, sp, #0
  while (1)
 8002afe:	e7fe      	b.n	8002afe <BusFault_Handler+0x4>

08002b00 <UsageFault_Handler>:
  {
  }
}

void UsageFault_Handler(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
  while (1)
 8002b04:	e7fe      	b.n	8002b04 <UsageFault_Handler+0x4>

08002b06 <SVC_Handler>:
  {
  }
}

void SVC_Handler(void)
{
 8002b06:	b480      	push	{r7}
 8002b08:	af00      	add	r7, sp, #0
}
 8002b0a:	bf00      	nop
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bc80      	pop	{r7}
 8002b10:	4770      	bx	lr

08002b12 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8002b12:	b480      	push	{r7}
 8002b14:	af00      	add	r7, sp, #0
}
 8002b16:	bf00      	nop
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bc80      	pop	{r7}
 8002b1c:	4770      	bx	lr

08002b1e <PendSV_Handler>:

void PendSV_Handler(void)
{
 8002b1e:	b480      	push	{r7}
 8002b20:	af00      	add	r7, sp, #0
}
 8002b22:	bf00      	nop
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bc80      	pop	{r7}
 8002b28:	4770      	bx	lr

08002b2a <SysTick_Handler>:

void SysTick_Handler(void)
{
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8002b2e:	f000 fdbd 	bl	80036ac <HAL_IncTick>
}
 8002b32:	bf00      	nop
 8002b34:	bd80      	pop	{r7, pc}

08002b36 <EXTI1_IRQHandler>:
/******************************************************************************/
/* STM32F1xx Peripheral Interrupt Handlers                                    */
/******************************************************************************/

void EXTI1_IRQHandler(void)
{
 8002b36:	b580      	push	{r7, lr}
 8002b38:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002b3a:	2002      	movs	r0, #2
 8002b3c:	f001 ff4e 	bl	80049dc <HAL_GPIO_EXTI_IRQHandler>
}
 8002b40:	bf00      	nop
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
    if (TIM3->SR & TIM_SR_CC4IF)
 8002b4a:	4b2a      	ldr	r3, [pc, #168]	; (8002bf4 <TIM3_IRQHandler+0xb0>)
 8002b4c:	691b      	ldr	r3, [r3, #16]
 8002b4e:	f003 0310 	and.w	r3, r3, #16
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d049      	beq.n	8002bea <TIM3_IRQHandler+0xa6>
    {
        uint16_t current_capture = TIM3->CCR4;
 8002b56:	4b27      	ldr	r3, [pc, #156]	; (8002bf4 <TIM3_IRQHandler+0xb0>)
 8002b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5a:	807b      	strh	r3, [r7, #2]
        uint32_t delta;

        // Вычисляем разницу с учетом переполнения
        if (current_capture >= last_capture) {
 8002b5c:	4b26      	ldr	r3, [pc, #152]	; (8002bf8 <TIM3_IRQHandler+0xb4>)
 8002b5e:	881b      	ldrh	r3, [r3, #0]
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	887a      	ldrh	r2, [r7, #2]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d306      	bcc.n	8002b76 <TIM3_IRQHandler+0x32>
            delta = current_capture - last_capture;
 8002b68:	887b      	ldrh	r3, [r7, #2]
 8002b6a:	4a23      	ldr	r2, [pc, #140]	; (8002bf8 <TIM3_IRQHandler+0xb4>)
 8002b6c:	8812      	ldrh	r2, [r2, #0]
 8002b6e:	b292      	uxth	r2, r2
 8002b70:	1a9b      	subs	r3, r3, r2
 8002b72:	607b      	str	r3, [r7, #4]
 8002b74:	e008      	b.n	8002b88 <TIM3_IRQHandler+0x44>
        } else {
            delta = (0xFFFF - last_capture) + current_capture;
 8002b76:	4b20      	ldr	r3, [pc, #128]	; (8002bf8 <TIM3_IRQHandler+0xb4>)
 8002b78:	881b      	ldrh	r3, [r3, #0]
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8002b80:	33ff      	adds	r3, #255	; 0xff
 8002b82:	887a      	ldrh	r2, [r7, #2]
 8002b84:	4413      	add	r3, r2
 8002b86:	607b      	str	r3, [r7, #4]
        }

        if (capture_index < 3) {
 8002b88:	4b1c      	ldr	r3, [pc, #112]	; (8002bfc <TIM3_IRQHandler+0xb8>)
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d825      	bhi.n	8002bde <TIM3_IRQHandler+0x9a>
            capture_times[capture_index] = delta;
 8002b92:	4b1a      	ldr	r3, [pc, #104]	; (8002bfc <TIM3_IRQHandler+0xb8>)
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	4619      	mov	r1, r3
 8002b9a:	4a19      	ldr	r2, [pc, #100]	; (8002c00 <TIM3_IRQHandler+0xbc>)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
            capture_index++;
 8002ba2:	4b16      	ldr	r3, [pc, #88]	; (8002bfc <TIM3_IRQHandler+0xb8>)
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	3301      	adds	r3, #1
 8002baa:	b2da      	uxtb	r2, r3
 8002bac:	4b13      	ldr	r3, [pc, #76]	; (8002bfc <TIM3_IRQHandler+0xb8>)
 8002bae:	701a      	strb	r2, [r3, #0]
            last_capture = current_capture;
 8002bb0:	4a11      	ldr	r2, [pc, #68]	; (8002bf8 <TIM3_IRQHandler+0xb4>)
 8002bb2:	887b      	ldrh	r3, [r7, #2]
 8002bb4:	8013      	strh	r3, [r2, #0]

            if (capture_index >= 3) {
 8002bb6:	4b11      	ldr	r3, [pc, #68]	; (8002bfc <TIM3_IRQHandler+0xb8>)
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	2b02      	cmp	r3, #2
 8002bbe:	d90e      	bls.n	8002bde <TIM3_IRQHandler+0x9a>
                measurement_done = 1;
 8002bc0:	4b10      	ldr	r3, [pc, #64]	; (8002c04 <TIM3_IRQHandler+0xc0>)
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	701a      	strb	r2, [r3, #0]
                TIM3->CR1 &= ~TIM_CR1_CEN;        // Останавливаем таймер
 8002bc6:	4b0b      	ldr	r3, [pc, #44]	; (8002bf4 <TIM3_IRQHandler+0xb0>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a0a      	ldr	r2, [pc, #40]	; (8002bf4 <TIM3_IRQHandler+0xb0>)
 8002bcc:	f023 0301 	bic.w	r3, r3, #1
 8002bd0:	6013      	str	r3, [r2, #0]
                TIM3->DIER &= ~TIM_DIER_CC4IE;    // Отключаем прерывание захвата
 8002bd2:	4b08      	ldr	r3, [pc, #32]	; (8002bf4 <TIM3_IRQHandler+0xb0>)
 8002bd4:	68db      	ldr	r3, [r3, #12]
 8002bd6:	4a07      	ldr	r2, [pc, #28]	; (8002bf4 <TIM3_IRQHandler+0xb0>)
 8002bd8:	f023 0310 	bic.w	r3, r3, #16
 8002bdc:	60d3      	str	r3, [r2, #12]
            }
        }

        TIM3->SR &= ~TIM_SR_CC4IF;  // Очищаем флаг прерывания
 8002bde:	4b05      	ldr	r3, [pc, #20]	; (8002bf4 <TIM3_IRQHandler+0xb0>)
 8002be0:	691b      	ldr	r3, [r3, #16]
 8002be2:	4a04      	ldr	r2, [pc, #16]	; (8002bf4 <TIM3_IRQHandler+0xb0>)
 8002be4:	f023 0310 	bic.w	r3, r3, #16
 8002be8:	6113      	str	r3, [r2, #16]
    }
}
 8002bea:	bf00      	nop
 8002bec:	370c      	adds	r7, #12
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bc80      	pop	{r7}
 8002bf2:	4770      	bx	lr
 8002bf4:	40000400 	.word	0x40000400
 8002bf8:	20000176 	.word	0x20000176
 8002bfc:	20000174 	.word	0x20000174
 8002c00:	20000168 	.word	0x20000168
 8002c04:	20000175 	.word	0x20000175

08002c08 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
    // Используем стандартный обработчик HAL
    HAL_UART_IRQHandler(&huart1);
 8002c0c:	4802      	ldr	r0, [pc, #8]	; (8002c18 <USART1_IRQHandler+0x10>)
 8002c0e:	f003 fa47 	bl	80060a0 <HAL_UART_IRQHandler>
}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}
 8002c16:	bf00      	nop
 8002c18:	20000038 	.word	0x20000038

08002c1c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&huart2);
 8002c20:	4802      	ldr	r0, [pc, #8]	; (8002c2c <USART2_IRQHandler+0x10>)
 8002c22:	f003 fa3d 	bl	80060a0 <HAL_UART_IRQHandler>
}
 8002c26:	bf00      	nop
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	2000007c 	.word	0x2000007c

08002c30 <ADC1_2_IRQHandler>:

// Обработчики прерываний ADC (добавлены)
void ADC1_2_IRQHandler(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
    HAL_ADC_IRQHandler(&hadc1);
 8002c34:	4803      	ldr	r0, [pc, #12]	; (8002c44 <ADC1_2_IRQHandler+0x14>)
 8002c36:	f001 f83d 	bl	8003cb4 <HAL_ADC_IRQHandler>
    HAL_ADC_IRQHandler(&hadc2);
 8002c3a:	4803      	ldr	r0, [pc, #12]	; (8002c48 <ADC1_2_IRQHandler+0x18>)
 8002c3c:	f001 f83a 	bl	8003cb4 <HAL_ADC_IRQHandler>
}
 8002c40:	bf00      	nop
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	200000c0 	.word	0x200000c0
 8002c48:	200000f0 	.word	0x200000f0

08002c4c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&htim4);
 8002c50:	4802      	ldr	r0, [pc, #8]	; (8002c5c <TIM4_IRQHandler+0x10>)
 8002c52:	f002 fd25 	bl	80056a0 <HAL_TIM_IRQHandler>
}
 8002c56:	bf00      	nop
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	20000120 	.word	0x20000120

08002c60 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c64:	bf00      	nop
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bc80      	pop	{r7}
 8002c6a:	4770      	bx	lr

08002c6c <USART2_Print>:

/**
  * @brief  Вывод строки через USART2
  */
void USART2_Print(const char* str)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
    if (str == NULL) return;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d00a      	beq.n	8002c90 <USART2_Print+0x24>
    HAL_UART_Transmit(&huart2, (uint8_t*)str, strlen(str), 100);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7fd fa66 	bl	800014c <strlen>
 8002c80:	4603      	mov	r3, r0
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	2364      	movs	r3, #100	; 0x64
 8002c86:	6879      	ldr	r1, [r7, #4]
 8002c88:	4803      	ldr	r0, [pc, #12]	; (8002c98 <USART2_Print+0x2c>)
 8002c8a:	f003 f946 	bl	8005f1a <HAL_UART_Transmit>
 8002c8e:	e000      	b.n	8002c92 <USART2_Print+0x26>
    if (str == NULL) return;
 8002c90:	bf00      	nop
}
 8002c92:	3708      	adds	r7, #8
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	2000007c 	.word	0x2000007c

08002c9c <USART2_PrintNum>:

/**
  * @brief  Вывод числа через USART2
  */
void USART2_PrintNum(uint32_t num)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b088      	sub	sp, #32
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
    /* Преобразование числа в строку */
    if (num == 0) {
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d103      	bne.n	8002cb2 <USART2_PrintNum+0x16>
        USART2_Print("0");
 8002caa:	481e      	ldr	r0, [pc, #120]	; (8002d24 <USART2_PrintNum+0x88>)
 8002cac:	f7ff ffde 	bl	8002c6c <USART2_Print>
 8002cb0:	e035      	b.n	8002d1e <USART2_PrintNum+0x82>
        return;
    }
    
    char temp[16];
    int i = 0;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	61fb      	str	r3, [r7, #28]
    
    while (num > 0 && i < 15) {
 8002cb6:	e019      	b.n	8002cec <USART2_PrintNum+0x50>
        temp[i++] = (num % 10) + '0';
 8002cb8:	6879      	ldr	r1, [r7, #4]
 8002cba:	4b1b      	ldr	r3, [pc, #108]	; (8002d28 <USART2_PrintNum+0x8c>)
 8002cbc:	fba3 2301 	umull	r2, r3, r3, r1
 8002cc0:	08da      	lsrs	r2, r3, #3
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	4413      	add	r3, r2
 8002cc8:	005b      	lsls	r3, r3, #1
 8002cca:	1aca      	subs	r2, r1, r3
 8002ccc:	b2d2      	uxtb	r2, r2
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	1c59      	adds	r1, r3, #1
 8002cd2:	61f9      	str	r1, [r7, #28]
 8002cd4:	3230      	adds	r2, #48	; 0x30
 8002cd6:	b2d2      	uxtb	r2, r2
 8002cd8:	3320      	adds	r3, #32
 8002cda:	443b      	add	r3, r7
 8002cdc:	f803 2c18 	strb.w	r2, [r3, #-24]
        num /= 10;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	4a11      	ldr	r2, [pc, #68]	; (8002d28 <USART2_PrintNum+0x8c>)
 8002ce4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce8:	08db      	lsrs	r3, r3, #3
 8002cea:	607b      	str	r3, [r7, #4]
    while (num > 0 && i < 15) {
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d002      	beq.n	8002cf8 <USART2_PrintNum+0x5c>
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	2b0e      	cmp	r3, #14
 8002cf6:	dddf      	ble.n	8002cb8 <USART2_PrintNum+0x1c>
    }
    
    /* Вывод в обратном порядке */
    for (int j = i - 1; j >= 0; j--) {
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	61bb      	str	r3, [r7, #24]
 8002cfe:	e00b      	b.n	8002d18 <USART2_PrintNum+0x7c>
        HAL_UART_Transmit(&huart2, (uint8_t*)&temp[j], 1, 100);
 8002d00:	f107 0208 	add.w	r2, r7, #8
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	18d1      	adds	r1, r2, r3
 8002d08:	2364      	movs	r3, #100	; 0x64
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	4807      	ldr	r0, [pc, #28]	; (8002d2c <USART2_PrintNum+0x90>)
 8002d0e:	f003 f904 	bl	8005f1a <HAL_UART_Transmit>
    for (int j = i - 1; j >= 0; j--) {
 8002d12:	69bb      	ldr	r3, [r7, #24]
 8002d14:	3b01      	subs	r3, #1
 8002d16:	61bb      	str	r3, [r7, #24]
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	daf0      	bge.n	8002d00 <USART2_PrintNum+0x64>
    }
}
 8002d1e:	3720      	adds	r7, #32
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	080070b4 	.word	0x080070b4
 8002d28:	cccccccd 	.word	0xcccccccd
 8002d2c:	2000007c 	.word	0x2000007c

08002d30 <USART2_PrintHexByte>:

/**
  * @brief  Вывод одного байта в hex формате на USART2
  */
void USART2_PrintHexByte(uint8_t byte)
{
 8002d30:	b5b0      	push	{r4, r5, r7, lr}
 8002d32:	b088      	sub	sp, #32
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	4603      	mov	r3, r0
 8002d38:	71fb      	strb	r3, [r7, #7]
    const char hex_chars[] = "0123456789ABCDEF";
 8002d3a:	4b13      	ldr	r3, [pc, #76]	; (8002d88 <USART2_PrintHexByte+0x58>)
 8002d3c:	f107 040c 	add.w	r4, r7, #12
 8002d40:	461d      	mov	r5, r3
 8002d42:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d44:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d46:	682b      	ldr	r3, [r5, #0]
 8002d48:	7023      	strb	r3, [r4, #0]
    str_buffer[0] = hex_chars[(byte >> 4) & 0x0F];
 8002d4a:	79fb      	ldrb	r3, [r7, #7]
 8002d4c:	091b      	lsrs	r3, r3, #4
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	f003 030f 	and.w	r3, r3, #15
 8002d54:	3320      	adds	r3, #32
 8002d56:	443b      	add	r3, r7
 8002d58:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8002d5c:	4b0b      	ldr	r3, [pc, #44]	; (8002d8c <USART2_PrintHexByte+0x5c>)
 8002d5e:	701a      	strb	r2, [r3, #0]
    str_buffer[1] = hex_chars[byte & 0x0F];
 8002d60:	79fb      	ldrb	r3, [r7, #7]
 8002d62:	f003 030f 	and.w	r3, r3, #15
 8002d66:	3320      	adds	r3, #32
 8002d68:	443b      	add	r3, r7
 8002d6a:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 8002d6e:	4b07      	ldr	r3, [pc, #28]	; (8002d8c <USART2_PrintHexByte+0x5c>)
 8002d70:	705a      	strb	r2, [r3, #1]
    str_buffer[2] = '\0';
 8002d72:	4b06      	ldr	r3, [pc, #24]	; (8002d8c <USART2_PrintHexByte+0x5c>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	709a      	strb	r2, [r3, #2]
    USART2_Print(str_buffer);
 8002d78:	4804      	ldr	r0, [pc, #16]	; (8002d8c <USART2_PrintHexByte+0x5c>)
 8002d7a:	f7ff ff77 	bl	8002c6c <USART2_Print>
}
 8002d7e:	bf00      	nop
 8002d80:	3720      	adds	r7, #32
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bdb0      	pop	{r4, r5, r7, pc}
 8002d86:	bf00      	nop
 8002d88:	080070b8 	.word	0x080070b8
 8002d8c:	20000414 	.word	0x20000414

08002d90 <USART2_PrintHexBuffer>:

/**
  * @brief  Вывод буфера в hex формате на USART2
  */
void USART2_PrintHexBuffer(const uint8_t* buffer, uint16_t length)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b084      	sub	sp, #16
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	460b      	mov	r3, r1
 8002d9a:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < length; i++) {
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	81fb      	strh	r3, [r7, #14]
 8002da0:	e011      	b.n	8002dc6 <USART2_PrintHexBuffer+0x36>
        USART2_PrintHexByte(buffer[i]);
 8002da2:	89fb      	ldrh	r3, [r7, #14]
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	4413      	add	r3, r2
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7ff ffc0 	bl	8002d30 <USART2_PrintHexByte>
        if (i < length - 1) {
 8002db0:	89fa      	ldrh	r2, [r7, #14]
 8002db2:	887b      	ldrh	r3, [r7, #2]
 8002db4:	3b01      	subs	r3, #1
 8002db6:	429a      	cmp	r2, r3
 8002db8:	da02      	bge.n	8002dc0 <USART2_PrintHexBuffer+0x30>
            USART2_Print(" ");
 8002dba:	4807      	ldr	r0, [pc, #28]	; (8002dd8 <USART2_PrintHexBuffer+0x48>)
 8002dbc:	f7ff ff56 	bl	8002c6c <USART2_Print>
    for (uint16_t i = 0; i < length; i++) {
 8002dc0:	89fb      	ldrh	r3, [r7, #14]
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	81fb      	strh	r3, [r7, #14]
 8002dc6:	89fa      	ldrh	r2, [r7, #14]
 8002dc8:	887b      	ldrh	r3, [r7, #2]
 8002dca:	429a      	cmp	r2, r3
 8002dcc:	d3e9      	bcc.n	8002da2 <USART2_PrintHexBuffer+0x12>
        }
    }
}
 8002dce:	bf00      	nop
 8002dd0:	bf00      	nop
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	080070cc 	.word	0x080070cc

08002ddc <USART2_PrintModBusCommand>:

/**
  * @brief  Вывод ModBus команды в формате QModMaster на USART2
  */
void USART2_PrintModBusCommand(const uint8_t* data, uint16_t length)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b088      	sub	sp, #32
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	460b      	mov	r3, r1
 8002de6:	807b      	strh	r3, [r7, #2]
    if (length == 0) return;
 8002de8:	887b      	ldrh	r3, [r7, #2]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d072      	beq.n	8002ed4 <USART2_PrintModBusCommand+0xf8>

    USART2_Print("Sys > ");
 8002dee:	483b      	ldr	r0, [pc, #236]	; (8002edc <USART2_PrintModBusCommand+0x100>)
 8002df0:	f7ff ff3c 	bl	8002c6c <USART2_Print>

    /* Получаем текущее время */
    uint32_t tick = HAL_GetTick();
 8002df4:	f000 fc6c 	bl	80036d0 <HAL_GetTick>
 8002df8:	61f8      	str	r0, [r7, #28]
    uint32_t hours = tick / 3600000;
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	4a38      	ldr	r2, [pc, #224]	; (8002ee0 <USART2_PrintModBusCommand+0x104>)
 8002dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8002e02:	0d5b      	lsrs	r3, r3, #21
 8002e04:	61bb      	str	r3, [r7, #24]
    uint32_t mins = (tick % 3600000) / 60000;
 8002e06:	69fa      	ldr	r2, [r7, #28]
 8002e08:	4b35      	ldr	r3, [pc, #212]	; (8002ee0 <USART2_PrintModBusCommand+0x104>)
 8002e0a:	fba3 1302 	umull	r1, r3, r3, r2
 8002e0e:	0d5b      	lsrs	r3, r3, #21
 8002e10:	4934      	ldr	r1, [pc, #208]	; (8002ee4 <USART2_PrintModBusCommand+0x108>)
 8002e12:	fb01 f303 	mul.w	r3, r1, r3
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	4a33      	ldr	r2, [pc, #204]	; (8002ee8 <USART2_PrintModBusCommand+0x10c>)
 8002e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1e:	0b9b      	lsrs	r3, r3, #14
 8002e20:	617b      	str	r3, [r7, #20]
    uint32_t secs = (tick % 60000) / 1000;
 8002e22:	69fa      	ldr	r2, [r7, #28]
 8002e24:	4b30      	ldr	r3, [pc, #192]	; (8002ee8 <USART2_PrintModBusCommand+0x10c>)
 8002e26:	fba3 1302 	umull	r1, r3, r3, r2
 8002e2a:	0b9b      	lsrs	r3, r3, #14
 8002e2c:	f64e 2160 	movw	r1, #60000	; 0xea60
 8002e30:	fb01 f303 	mul.w	r3, r1, r3
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	4a2d      	ldr	r2, [pc, #180]	; (8002eec <USART2_PrintModBusCommand+0x110>)
 8002e38:	fba2 2303 	umull	r2, r3, r2, r3
 8002e3c:	099b      	lsrs	r3, r3, #6
 8002e3e:	613b      	str	r3, [r7, #16]
    uint32_t ms = tick % 1000;
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	4a2a      	ldr	r2, [pc, #168]	; (8002eec <USART2_PrintModBusCommand+0x110>)
 8002e44:	fba2 1203 	umull	r1, r2, r2, r3
 8002e48:	0992      	lsrs	r2, r2, #6
 8002e4a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002e4e:	fb01 f202 	mul.w	r2, r1, r2
 8002e52:	1a9b      	subs	r3, r3, r2
 8002e54:	60fb      	str	r3, [r7, #12]

    /* Выводим время в формате HH:MM:SS:mmm */
    if (hours < 10) USART2_Print("0");
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	2b09      	cmp	r3, #9
 8002e5a:	d802      	bhi.n	8002e62 <USART2_PrintModBusCommand+0x86>
 8002e5c:	4824      	ldr	r0, [pc, #144]	; (8002ef0 <USART2_PrintModBusCommand+0x114>)
 8002e5e:	f7ff ff05 	bl	8002c6c <USART2_Print>
    USART2_PrintNum(hours);
 8002e62:	69b8      	ldr	r0, [r7, #24]
 8002e64:	f7ff ff1a 	bl	8002c9c <USART2_PrintNum>
    USART2_Print(":");
 8002e68:	4822      	ldr	r0, [pc, #136]	; (8002ef4 <USART2_PrintModBusCommand+0x118>)
 8002e6a:	f7ff feff 	bl	8002c6c <USART2_Print>
    
    if (mins < 10) USART2_Print("0");
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	2b09      	cmp	r3, #9
 8002e72:	d802      	bhi.n	8002e7a <USART2_PrintModBusCommand+0x9e>
 8002e74:	481e      	ldr	r0, [pc, #120]	; (8002ef0 <USART2_PrintModBusCommand+0x114>)
 8002e76:	f7ff fef9 	bl	8002c6c <USART2_Print>
    USART2_PrintNum(mins);
 8002e7a:	6978      	ldr	r0, [r7, #20]
 8002e7c:	f7ff ff0e 	bl	8002c9c <USART2_PrintNum>
    USART2_Print(":");
 8002e80:	481c      	ldr	r0, [pc, #112]	; (8002ef4 <USART2_PrintModBusCommand+0x118>)
 8002e82:	f7ff fef3 	bl	8002c6c <USART2_Print>
    
    if (secs < 10) USART2_Print("0");
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	2b09      	cmp	r3, #9
 8002e8a:	d802      	bhi.n	8002e92 <USART2_PrintModBusCommand+0xb6>
 8002e8c:	4818      	ldr	r0, [pc, #96]	; (8002ef0 <USART2_PrintModBusCommand+0x114>)
 8002e8e:	f7ff feed 	bl	8002c6c <USART2_Print>
    USART2_PrintNum(secs);
 8002e92:	6938      	ldr	r0, [r7, #16]
 8002e94:	f7ff ff02 	bl	8002c9c <USART2_PrintNum>
    USART2_Print(":");
 8002e98:	4816      	ldr	r0, [pc, #88]	; (8002ef4 <USART2_PrintModBusCommand+0x118>)
 8002e9a:	f7ff fee7 	bl	8002c6c <USART2_Print>
    
    if (ms < 100) USART2_Print("0");
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2b63      	cmp	r3, #99	; 0x63
 8002ea2:	d802      	bhi.n	8002eaa <USART2_PrintModBusCommand+0xce>
 8002ea4:	4812      	ldr	r0, [pc, #72]	; (8002ef0 <USART2_PrintModBusCommand+0x114>)
 8002ea6:	f7ff fee1 	bl	8002c6c <USART2_Print>
    if (ms < 10) USART2_Print("0");
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	2b09      	cmp	r3, #9
 8002eae:	d802      	bhi.n	8002eb6 <USART2_PrintModBusCommand+0xda>
 8002eb0:	480f      	ldr	r0, [pc, #60]	; (8002ef0 <USART2_PrintModBusCommand+0x114>)
 8002eb2:	f7ff fedb 	bl	8002c6c <USART2_Print>
    USART2_PrintNum(ms);
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f7ff fef0 	bl	8002c9c <USART2_PrintNum>
    USART2_Print(" - ");
 8002ebc:	480e      	ldr	r0, [pc, #56]	; (8002ef8 <USART2_PrintModBusCommand+0x11c>)
 8002ebe:	f7ff fed5 	bl	8002c6c <USART2_Print>

    /* Выводим данные команды */
    USART2_PrintHexBuffer(data, length);
 8002ec2:	887b      	ldrh	r3, [r7, #2]
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f7ff ff62 	bl	8002d90 <USART2_PrintHexBuffer>
    USART2_Print("\r\n");
 8002ecc:	480b      	ldr	r0, [pc, #44]	; (8002efc <USART2_PrintModBusCommand+0x120>)
 8002ece:	f7ff fecd 	bl	8002c6c <USART2_Print>
 8002ed2:	e000      	b.n	8002ed6 <USART2_PrintModBusCommand+0xfa>
    if (length == 0) return;
 8002ed4:	bf00      	nop
}
 8002ed6:	3720      	adds	r7, #32
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	080070d0 	.word	0x080070d0
 8002ee0:	95217cb1 	.word	0x95217cb1
 8002ee4:	0036ee80 	.word	0x0036ee80
 8002ee8:	45e7b273 	.word	0x45e7b273
 8002eec:	10624dd3 	.word	0x10624dd3
 8002ef0:	080070b4 	.word	0x080070b4
 8002ef4:	080070d8 	.word	0x080070d8
 8002ef8:	080070dc 	.word	0x080070dc
 8002efc:	080070e0 	.word	0x080070e0

08002f00 <USART2_PrintModBusResponse>:

/**
  * @brief  Вывод ModBus ответа на USART2
  */
void USART2_PrintModBusResponse(const uint8_t* data, uint16_t length)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b088      	sub	sp, #32
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	460b      	mov	r3, r1
 8002f0a:	807b      	strh	r3, [r7, #2]
    if (length == 0) return;
 8002f0c:	887b      	ldrh	r3, [r7, #2]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d072      	beq.n	8002ff8 <USART2_PrintModBusResponse+0xf8>

    USART2_Print("[RTU]>Tx > ");
 8002f12:	483b      	ldr	r0, [pc, #236]	; (8003000 <USART2_PrintModBusResponse+0x100>)
 8002f14:	f7ff feaa 	bl	8002c6c <USART2_Print>

    /* Получаем текущее время */
    uint32_t tick = HAL_GetTick();
 8002f18:	f000 fbda 	bl	80036d0 <HAL_GetTick>
 8002f1c:	61f8      	str	r0, [r7, #28]
    uint32_t hours = tick / 3600000;
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	4a38      	ldr	r2, [pc, #224]	; (8003004 <USART2_PrintModBusResponse+0x104>)
 8002f22:	fba2 2303 	umull	r2, r3, r2, r3
 8002f26:	0d5b      	lsrs	r3, r3, #21
 8002f28:	61bb      	str	r3, [r7, #24]
    uint32_t mins = (tick % 3600000) / 60000;
 8002f2a:	69fa      	ldr	r2, [r7, #28]
 8002f2c:	4b35      	ldr	r3, [pc, #212]	; (8003004 <USART2_PrintModBusResponse+0x104>)
 8002f2e:	fba3 1302 	umull	r1, r3, r3, r2
 8002f32:	0d5b      	lsrs	r3, r3, #21
 8002f34:	4934      	ldr	r1, [pc, #208]	; (8003008 <USART2_PrintModBusResponse+0x108>)
 8002f36:	fb01 f303 	mul.w	r3, r1, r3
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	4a33      	ldr	r2, [pc, #204]	; (800300c <USART2_PrintModBusResponse+0x10c>)
 8002f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f42:	0b9b      	lsrs	r3, r3, #14
 8002f44:	617b      	str	r3, [r7, #20]
    uint32_t secs = (tick % 60000) / 1000;
 8002f46:	69fa      	ldr	r2, [r7, #28]
 8002f48:	4b30      	ldr	r3, [pc, #192]	; (800300c <USART2_PrintModBusResponse+0x10c>)
 8002f4a:	fba3 1302 	umull	r1, r3, r3, r2
 8002f4e:	0b9b      	lsrs	r3, r3, #14
 8002f50:	f64e 2160 	movw	r1, #60000	; 0xea60
 8002f54:	fb01 f303 	mul.w	r3, r1, r3
 8002f58:	1ad3      	subs	r3, r2, r3
 8002f5a:	4a2d      	ldr	r2, [pc, #180]	; (8003010 <USART2_PrintModBusResponse+0x110>)
 8002f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f60:	099b      	lsrs	r3, r3, #6
 8002f62:	613b      	str	r3, [r7, #16]
    uint32_t ms = tick % 1000;
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	4a2a      	ldr	r2, [pc, #168]	; (8003010 <USART2_PrintModBusResponse+0x110>)
 8002f68:	fba2 1203 	umull	r1, r2, r2, r3
 8002f6c:	0992      	lsrs	r2, r2, #6
 8002f6e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002f72:	fb01 f202 	mul.w	r2, r1, r2
 8002f76:	1a9b      	subs	r3, r3, r2
 8002f78:	60fb      	str	r3, [r7, #12]

    /* Выводим время в формате HH:MM:SS:mmm */
    if (hours < 10) USART2_Print("0");
 8002f7a:	69bb      	ldr	r3, [r7, #24]
 8002f7c:	2b09      	cmp	r3, #9
 8002f7e:	d802      	bhi.n	8002f86 <USART2_PrintModBusResponse+0x86>
 8002f80:	4824      	ldr	r0, [pc, #144]	; (8003014 <USART2_PrintModBusResponse+0x114>)
 8002f82:	f7ff fe73 	bl	8002c6c <USART2_Print>
    USART2_PrintNum(hours);
 8002f86:	69b8      	ldr	r0, [r7, #24]
 8002f88:	f7ff fe88 	bl	8002c9c <USART2_PrintNum>
    USART2_Print(":");
 8002f8c:	4822      	ldr	r0, [pc, #136]	; (8003018 <USART2_PrintModBusResponse+0x118>)
 8002f8e:	f7ff fe6d 	bl	8002c6c <USART2_Print>
    
    if (mins < 10) USART2_Print("0");
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	2b09      	cmp	r3, #9
 8002f96:	d802      	bhi.n	8002f9e <USART2_PrintModBusResponse+0x9e>
 8002f98:	481e      	ldr	r0, [pc, #120]	; (8003014 <USART2_PrintModBusResponse+0x114>)
 8002f9a:	f7ff fe67 	bl	8002c6c <USART2_Print>
    USART2_PrintNum(mins);
 8002f9e:	6978      	ldr	r0, [r7, #20]
 8002fa0:	f7ff fe7c 	bl	8002c9c <USART2_PrintNum>
    USART2_Print(":");
 8002fa4:	481c      	ldr	r0, [pc, #112]	; (8003018 <USART2_PrintModBusResponse+0x118>)
 8002fa6:	f7ff fe61 	bl	8002c6c <USART2_Print>
    
    if (secs < 10) USART2_Print("0");
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	2b09      	cmp	r3, #9
 8002fae:	d802      	bhi.n	8002fb6 <USART2_PrintModBusResponse+0xb6>
 8002fb0:	4818      	ldr	r0, [pc, #96]	; (8003014 <USART2_PrintModBusResponse+0x114>)
 8002fb2:	f7ff fe5b 	bl	8002c6c <USART2_Print>
    USART2_PrintNum(secs);
 8002fb6:	6938      	ldr	r0, [r7, #16]
 8002fb8:	f7ff fe70 	bl	8002c9c <USART2_PrintNum>
    USART2_Print(":");
 8002fbc:	4816      	ldr	r0, [pc, #88]	; (8003018 <USART2_PrintModBusResponse+0x118>)
 8002fbe:	f7ff fe55 	bl	8002c6c <USART2_Print>
    
    if (ms < 100) USART2_Print("0");
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	2b63      	cmp	r3, #99	; 0x63
 8002fc6:	d802      	bhi.n	8002fce <USART2_PrintModBusResponse+0xce>
 8002fc8:	4812      	ldr	r0, [pc, #72]	; (8003014 <USART2_PrintModBusResponse+0x114>)
 8002fca:	f7ff fe4f 	bl	8002c6c <USART2_Print>
    if (ms < 10) USART2_Print("0");
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2b09      	cmp	r3, #9
 8002fd2:	d802      	bhi.n	8002fda <USART2_PrintModBusResponse+0xda>
 8002fd4:	480f      	ldr	r0, [pc, #60]	; (8003014 <USART2_PrintModBusResponse+0x114>)
 8002fd6:	f7ff fe49 	bl	8002c6c <USART2_Print>
    USART2_PrintNum(ms);
 8002fda:	68f8      	ldr	r0, [r7, #12]
 8002fdc:	f7ff fe5e 	bl	8002c9c <USART2_PrintNum>
    USART2_Print(" - ");
 8002fe0:	480e      	ldr	r0, [pc, #56]	; (800301c <USART2_PrintModBusResponse+0x11c>)
 8002fe2:	f7ff fe43 	bl	8002c6c <USART2_Print>

    /* Выводим данные ответа */
    USART2_PrintHexBuffer(data, length);
 8002fe6:	887b      	ldrh	r3, [r7, #2]
 8002fe8:	4619      	mov	r1, r3
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f7ff fed0 	bl	8002d90 <USART2_PrintHexBuffer>
    USART2_Print("\r\n");
 8002ff0:	480b      	ldr	r0, [pc, #44]	; (8003020 <USART2_PrintModBusResponse+0x120>)
 8002ff2:	f7ff fe3b 	bl	8002c6c <USART2_Print>
 8002ff6:	e000      	b.n	8002ffa <USART2_PrintModBusResponse+0xfa>
    if (length == 0) return;
 8002ff8:	bf00      	nop
}
 8002ffa:	3720      	adds	r7, #32
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	080070e4 	.word	0x080070e4
 8003004:	95217cb1 	.word	0x95217cb1
 8003008:	0036ee80 	.word	0x0036ee80
 800300c:	45e7b273 	.word	0x45e7b273
 8003010:	10624dd3 	.word	0x10624dd3
 8003014:	080070b4 	.word	0x080070b4
 8003018:	080070d8 	.word	0x080070d8
 800301c:	080070dc 	.word	0x080070dc
 8003020:	080070e0 	.word	0x080070e0

08003024 <ModBus_DebugFrame>:

/**
  * @brief  Вывод ModBus фрейма в детальном формате
  */
void ModBus_DebugFrame(const uint8_t* frame, uint16_t length, const char* prefix)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b08a      	sub	sp, #40	; 0x28
 8003028:	af00      	add	r7, sp, #0
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	460b      	mov	r3, r1
 800302e:	607a      	str	r2, [r7, #4]
 8003030:	817b      	strh	r3, [r7, #10]
    if (length == 0) return;
 8003032:	897b      	ldrh	r3, [r7, #10]
 8003034:	2b00      	cmp	r3, #0
 8003036:	f000 81d4 	beq.w	80033e2 <ModBus_DebugFrame+0x3be>

    USART2_Print("[MODBUS] ");
 800303a:	48b0      	ldr	r0, [pc, #704]	; (80032fc <ModBus_DebugFrame+0x2d8>)
 800303c:	f7ff fe16 	bl	8002c6c <USART2_Print>
    USART2_Print(prefix);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f7ff fe13 	bl	8002c6c <USART2_Print>
    USART2_Print(": ");
 8003046:	48ae      	ldr	r0, [pc, #696]	; (8003300 <ModBus_DebugFrame+0x2dc>)
 8003048:	f7ff fe10 	bl	8002c6c <USART2_Print>

    /* Вывод hex */
    for(uint16_t i = 0; i < length; i++) {
 800304c:	2300      	movs	r3, #0
 800304e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003050:	e00c      	b.n	800306c <ModBus_DebugFrame+0x48>
        USART2_PrintHexByte(frame[i]);
 8003052:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003054:	68fa      	ldr	r2, [r7, #12]
 8003056:	4413      	add	r3, r2
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	4618      	mov	r0, r3
 800305c:	f7ff fe68 	bl	8002d30 <USART2_PrintHexByte>
        USART2_Print(" ");
 8003060:	48a8      	ldr	r0, [pc, #672]	; (8003304 <ModBus_DebugFrame+0x2e0>)
 8003062:	f7ff fe03 	bl	8002c6c <USART2_Print>
    for(uint16_t i = 0; i < length; i++) {
 8003066:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003068:	3301      	adds	r3, #1
 800306a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800306c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800306e:	897b      	ldrh	r3, [r7, #10]
 8003070:	429a      	cmp	r2, r3
 8003072:	d3ee      	bcc.n	8003052 <ModBus_DebugFrame+0x2e>
    }

    USART2_Print(" | ");
 8003074:	48a4      	ldr	r0, [pc, #656]	; (8003308 <ModBus_DebugFrame+0x2e4>)
 8003076:	f7ff fdf9 	bl	8002c6c <USART2_Print>

    /* Парсинг фрейма */
    if (length >= 3) {
 800307a:	897b      	ldrh	r3, [r7, #10]
 800307c:	2b02      	cmp	r3, #2
 800307e:	f240 8179 	bls.w	8003374 <ModBus_DebugFrame+0x350>
        uint8_t addr = frame[0];
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	781b      	ldrb	r3, [r3, #0]
 8003086:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        uint8_t func = frame[1];
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	785b      	ldrb	r3, [r3, #1]
 800308e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

        USART2_Print("Addr=");
 8003092:	489e      	ldr	r0, [pc, #632]	; (800330c <ModBus_DebugFrame+0x2e8>)
 8003094:	f7ff fdea 	bl	8002c6c <USART2_Print>
        USART2_PrintNum(addr);
 8003098:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800309c:	4618      	mov	r0, r3
 800309e:	f7ff fdfd 	bl	8002c9c <USART2_PrintNum>
        USART2_Print(" Func=");
 80030a2:	489b      	ldr	r0, [pc, #620]	; (8003310 <ModBus_DebugFrame+0x2ec>)
 80030a4:	f7ff fde2 	bl	8002c6c <USART2_Print>
        USART2_PrintHexByte(func);
 80030a8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7ff fe3f 	bl	8002d30 <USART2_PrintHexByte>

        switch(func) {
 80030b2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80030b6:	2b10      	cmp	r3, #16
 80030b8:	dc4a      	bgt.n	8003150 <ModBus_DebugFrame+0x12c>
 80030ba:	2b03      	cmp	r3, #3
 80030bc:	da24      	bge.n	8003108 <ModBus_DebugFrame+0xe4>
 80030be:	e155      	b.n	800336c <ModBus_DebugFrame+0x348>
 80030c0:	3b83      	subs	r3, #131	; 0x83
 80030c2:	2b0d      	cmp	r3, #13
 80030c4:	f200 8152 	bhi.w	800336c <ModBus_DebugFrame+0x348>
 80030c8:	a201      	add	r2, pc, #4	; (adr r2, 80030d0 <ModBus_DebugFrame+0xac>)
 80030ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030ce:	bf00      	nop
 80030d0:	080032c9 	.word	0x080032c9
 80030d4:	080032e3 	.word	0x080032e3
 80030d8:	0800336d 	.word	0x0800336d
 80030dc:	08003339 	.word	0x08003339
 80030e0:	0800336d 	.word	0x0800336d
 80030e4:	0800336d 	.word	0x0800336d
 80030e8:	0800336d 	.word	0x0800336d
 80030ec:	0800336d 	.word	0x0800336d
 80030f0:	0800336d 	.word	0x0800336d
 80030f4:	0800336d 	.word	0x0800336d
 80030f8:	0800336d 	.word	0x0800336d
 80030fc:	0800336d 	.word	0x0800336d
 8003100:	0800336d 	.word	0x0800336d
 8003104:	08003353 	.word	0x08003353
 8003108:	3b03      	subs	r3, #3
 800310a:	2b0d      	cmp	r3, #13
 800310c:	f200 812e 	bhi.w	800336c <ModBus_DebugFrame+0x348>
 8003110:	a201      	add	r2, pc, #4	; (adr r2, 8003118 <ModBus_DebugFrame+0xf4>)
 8003112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003116:	bf00      	nop
 8003118:	0800315d 	.word	0x0800315d
 800311c:	080031b3 	.word	0x080031b3
 8003120:	0800336d 	.word	0x0800336d
 8003124:	08003209 	.word	0x08003209
 8003128:	0800336d 	.word	0x0800336d
 800312c:	0800336d 	.word	0x0800336d
 8003130:	0800336d 	.word	0x0800336d
 8003134:	0800336d 	.word	0x0800336d
 8003138:	0800336d 	.word	0x0800336d
 800313c:	0800336d 	.word	0x0800336d
 8003140:	0800336d 	.word	0x0800336d
 8003144:	0800336d 	.word	0x0800336d
 8003148:	0800336d 	.word	0x0800336d
 800314c:	0800325f 	.word	0x0800325f
 8003150:	2b90      	cmp	r3, #144	; 0x90
 8003152:	f300 810b 	bgt.w	800336c <ModBus_DebugFrame+0x348>
 8003156:	2b83      	cmp	r3, #131	; 0x83
 8003158:	dab2      	bge.n	80030c0 <ModBus_DebugFrame+0x9c>
 800315a:	e107      	b.n	800336c <ModBus_DebugFrame+0x348>
            case 0x03: /* Read Holding Registers */
                if (length >= 8) {
 800315c:	897b      	ldrh	r3, [r7, #10]
 800315e:	2b07      	cmp	r3, #7
 8003160:	f240 810a 	bls.w	8003378 <ModBus_DebugFrame+0x354>
                    uint16_t start = (frame[2] << 8) | frame[3];
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	3302      	adds	r3, #2
 8003168:	781b      	ldrb	r3, [r3, #0]
 800316a:	021b      	lsls	r3, r3, #8
 800316c:	b21a      	sxth	r2, r3
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	3303      	adds	r3, #3
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	b21b      	sxth	r3, r3
 8003176:	4313      	orrs	r3, r2
 8003178:	b21b      	sxth	r3, r3
 800317a:	82bb      	strh	r3, [r7, #20]
                    uint16_t count = (frame[4] << 8) | frame[5];
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	3304      	adds	r3, #4
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	021b      	lsls	r3, r3, #8
 8003184:	b21a      	sxth	r2, r3
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	3305      	adds	r3, #5
 800318a:	781b      	ldrb	r3, [r3, #0]
 800318c:	b21b      	sxth	r3, r3
 800318e:	4313      	orrs	r3, r2
 8003190:	b21b      	sxth	r3, r3
 8003192:	827b      	strh	r3, [r7, #18]
                    USART2_Print(" ReadHold Start=");
 8003194:	485f      	ldr	r0, [pc, #380]	; (8003314 <ModBus_DebugFrame+0x2f0>)
 8003196:	f7ff fd69 	bl	8002c6c <USART2_Print>
                    USART2_PrintNum(start);
 800319a:	8abb      	ldrh	r3, [r7, #20]
 800319c:	4618      	mov	r0, r3
 800319e:	f7ff fd7d 	bl	8002c9c <USART2_PrintNum>
                    USART2_Print(" Count=");
 80031a2:	485d      	ldr	r0, [pc, #372]	; (8003318 <ModBus_DebugFrame+0x2f4>)
 80031a4:	f7ff fd62 	bl	8002c6c <USART2_Print>
                    USART2_PrintNum(count);
 80031a8:	8a7b      	ldrh	r3, [r7, #18]
 80031aa:	4618      	mov	r0, r3
 80031ac:	f7ff fd76 	bl	8002c9c <USART2_PrintNum>
                }
                break;
 80031b0:	e0e2      	b.n	8003378 <ModBus_DebugFrame+0x354>

            case 0x04: /* Read Input Registers */
                if (length >= 8) {
 80031b2:	897b      	ldrh	r3, [r7, #10]
 80031b4:	2b07      	cmp	r3, #7
 80031b6:	f240 80e1 	bls.w	800337c <ModBus_DebugFrame+0x358>
                    uint16_t start = (frame[2] << 8) | frame[3];
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	3302      	adds	r3, #2
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	021b      	lsls	r3, r3, #8
 80031c2:	b21a      	sxth	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	3303      	adds	r3, #3
 80031c8:	781b      	ldrb	r3, [r3, #0]
 80031ca:	b21b      	sxth	r3, r3
 80031cc:	4313      	orrs	r3, r2
 80031ce:	b21b      	sxth	r3, r3
 80031d0:	833b      	strh	r3, [r7, #24]
                    uint16_t count = (frame[4] << 8) | frame[5];
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	3304      	adds	r3, #4
 80031d6:	781b      	ldrb	r3, [r3, #0]
 80031d8:	021b      	lsls	r3, r3, #8
 80031da:	b21a      	sxth	r2, r3
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	3305      	adds	r3, #5
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	b21b      	sxth	r3, r3
 80031e4:	4313      	orrs	r3, r2
 80031e6:	b21b      	sxth	r3, r3
 80031e8:	82fb      	strh	r3, [r7, #22]
                    USART2_Print(" ReadInput Start=");
 80031ea:	484c      	ldr	r0, [pc, #304]	; (800331c <ModBus_DebugFrame+0x2f8>)
 80031ec:	f7ff fd3e 	bl	8002c6c <USART2_Print>
                    USART2_PrintNum(start);
 80031f0:	8b3b      	ldrh	r3, [r7, #24]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7ff fd52 	bl	8002c9c <USART2_PrintNum>
                    USART2_Print(" Count=");
 80031f8:	4847      	ldr	r0, [pc, #284]	; (8003318 <ModBus_DebugFrame+0x2f4>)
 80031fa:	f7ff fd37 	bl	8002c6c <USART2_Print>
                    USART2_PrintNum(count);
 80031fe:	8afb      	ldrh	r3, [r7, #22]
 8003200:	4618      	mov	r0, r3
 8003202:	f7ff fd4b 	bl	8002c9c <USART2_PrintNum>
                }
                break;
 8003206:	e0b9      	b.n	800337c <ModBus_DebugFrame+0x358>

            case 0x06: /* Write Single Register */
                if (length >= 8) {
 8003208:	897b      	ldrh	r3, [r7, #10]
 800320a:	2b07      	cmp	r3, #7
 800320c:	f240 80b8 	bls.w	8003380 <ModBus_DebugFrame+0x35c>
                    uint16_t reg = (frame[2] << 8) | frame[3];
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	3302      	adds	r3, #2
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	021b      	lsls	r3, r3, #8
 8003218:	b21a      	sxth	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	3303      	adds	r3, #3
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	b21b      	sxth	r3, r3
 8003222:	4313      	orrs	r3, r2
 8003224:	b21b      	sxth	r3, r3
 8003226:	83bb      	strh	r3, [r7, #28]
                    uint16_t value = (frame[4] << 8) | frame[5];
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	3304      	adds	r3, #4
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	021b      	lsls	r3, r3, #8
 8003230:	b21a      	sxth	r2, r3
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	3305      	adds	r3, #5
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	b21b      	sxth	r3, r3
 800323a:	4313      	orrs	r3, r2
 800323c:	b21b      	sxth	r3, r3
 800323e:	837b      	strh	r3, [r7, #26]
                    USART2_Print(" WriteSingle Reg=");
 8003240:	4837      	ldr	r0, [pc, #220]	; (8003320 <ModBus_DebugFrame+0x2fc>)
 8003242:	f7ff fd13 	bl	8002c6c <USART2_Print>
                    USART2_PrintNum(reg);
 8003246:	8bbb      	ldrh	r3, [r7, #28]
 8003248:	4618      	mov	r0, r3
 800324a:	f7ff fd27 	bl	8002c9c <USART2_PrintNum>
                    USART2_Print(" Value=");
 800324e:	4835      	ldr	r0, [pc, #212]	; (8003324 <ModBus_DebugFrame+0x300>)
 8003250:	f7ff fd0c 	bl	8002c6c <USART2_Print>
                    USART2_PrintNum(value);
 8003254:	8b7b      	ldrh	r3, [r7, #26]
 8003256:	4618      	mov	r0, r3
 8003258:	f7ff fd20 	bl	8002c9c <USART2_PrintNum>
                }
                break;
 800325c:	e090      	b.n	8003380 <ModBus_DebugFrame+0x35c>

            case 0x10: /* Write Multiple Registers */
                if (length >= 9) {
 800325e:	897b      	ldrh	r3, [r7, #10]
 8003260:	2b08      	cmp	r3, #8
 8003262:	f240 808f 	bls.w	8003384 <ModBus_DebugFrame+0x360>
                    uint16_t start = (frame[2] << 8) | frame[3];
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	3302      	adds	r3, #2
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	021b      	lsls	r3, r3, #8
 800326e:	b21a      	sxth	r2, r3
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	3303      	adds	r3, #3
 8003274:	781b      	ldrb	r3, [r3, #0]
 8003276:	b21b      	sxth	r3, r3
 8003278:	4313      	orrs	r3, r2
 800327a:	b21b      	sxth	r3, r3
 800327c:	847b      	strh	r3, [r7, #34]	; 0x22
                    uint16_t count = (frame[4] << 8) | frame[5];
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	3304      	adds	r3, #4
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	021b      	lsls	r3, r3, #8
 8003286:	b21a      	sxth	r2, r3
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	3305      	adds	r3, #5
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	b21b      	sxth	r3, r3
 8003290:	4313      	orrs	r3, r2
 8003292:	b21b      	sxth	r3, r3
 8003294:	843b      	strh	r3, [r7, #32]
                    uint8_t byte_count = frame[6];
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	799b      	ldrb	r3, [r3, #6]
 800329a:	77fb      	strb	r3, [r7, #31]
                    USART2_Print(" WriteMulti Start=");
 800329c:	4822      	ldr	r0, [pc, #136]	; (8003328 <ModBus_DebugFrame+0x304>)
 800329e:	f7ff fce5 	bl	8002c6c <USART2_Print>
                    USART2_PrintNum(start);
 80032a2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7ff fcf9 	bl	8002c9c <USART2_PrintNum>
                    USART2_Print(" Count=");
 80032aa:	481b      	ldr	r0, [pc, #108]	; (8003318 <ModBus_DebugFrame+0x2f4>)
 80032ac:	f7ff fcde 	bl	8002c6c <USART2_Print>
                    USART2_PrintNum(count);
 80032b0:	8c3b      	ldrh	r3, [r7, #32]
 80032b2:	4618      	mov	r0, r3
 80032b4:	f7ff fcf2 	bl	8002c9c <USART2_PrintNum>
                    USART2_Print(" Bytes=");
 80032b8:	481c      	ldr	r0, [pc, #112]	; (800332c <ModBus_DebugFrame+0x308>)
 80032ba:	f7ff fcd7 	bl	8002c6c <USART2_Print>
                    USART2_PrintNum(byte_count);
 80032be:	7ffb      	ldrb	r3, [r7, #31]
 80032c0:	4618      	mov	r0, r3
 80032c2:	f7ff fceb 	bl	8002c9c <USART2_PrintNum>
                }
                break;
 80032c6:	e05d      	b.n	8003384 <ModBus_DebugFrame+0x360>

            case 0x83: /* Exception for 0x03 */
                USART2_Print(" Exception(0x03) Code=");
 80032c8:	4819      	ldr	r0, [pc, #100]	; (8003330 <ModBus_DebugFrame+0x30c>)
 80032ca:	f7ff fccf 	bl	8002c6c <USART2_Print>
                if (length >= 3) {
 80032ce:	897b      	ldrh	r3, [r7, #10]
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d959      	bls.n	8003388 <ModBus_DebugFrame+0x364>
                    USART2_PrintHexByte(frame[2]);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	3302      	adds	r3, #2
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	4618      	mov	r0, r3
 80032dc:	f7ff fd28 	bl	8002d30 <USART2_PrintHexByte>
                }
                break;
 80032e0:	e052      	b.n	8003388 <ModBus_DebugFrame+0x364>

            case 0x84: /* Exception for 0x04 */
                USART2_Print(" Exception(0x04) Code=");
 80032e2:	4814      	ldr	r0, [pc, #80]	; (8003334 <ModBus_DebugFrame+0x310>)
 80032e4:	f7ff fcc2 	bl	8002c6c <USART2_Print>
                if (length >= 3) {
 80032e8:	897b      	ldrh	r3, [r7, #10]
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d94e      	bls.n	800338c <ModBus_DebugFrame+0x368>
                    USART2_PrintHexByte(frame[2]);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	3302      	adds	r3, #2
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7ff fd1b 	bl	8002d30 <USART2_PrintHexByte>
                }
                break;
 80032fa:	e047      	b.n	800338c <ModBus_DebugFrame+0x368>
 80032fc:	080070f0 	.word	0x080070f0
 8003300:	080070fc 	.word	0x080070fc
 8003304:	080070cc 	.word	0x080070cc
 8003308:	08007100 	.word	0x08007100
 800330c:	08007104 	.word	0x08007104
 8003310:	0800710c 	.word	0x0800710c
 8003314:	08007114 	.word	0x08007114
 8003318:	08007128 	.word	0x08007128
 800331c:	08007130 	.word	0x08007130
 8003320:	08007144 	.word	0x08007144
 8003324:	08007158 	.word	0x08007158
 8003328:	08007160 	.word	0x08007160
 800332c:	08007174 	.word	0x08007174
 8003330:	0800717c 	.word	0x0800717c
 8003334:	08007194 	.word	0x08007194

            case 0x86: /* Exception for 0x06 */
                USART2_Print(" Exception(0x06) Code=");
 8003338:	482c      	ldr	r0, [pc, #176]	; (80033ec <ModBus_DebugFrame+0x3c8>)
 800333a:	f7ff fc97 	bl	8002c6c <USART2_Print>
                if (length >= 3) {
 800333e:	897b      	ldrh	r3, [r7, #10]
 8003340:	2b02      	cmp	r3, #2
 8003342:	d925      	bls.n	8003390 <ModBus_DebugFrame+0x36c>
                    USART2_PrintHexByte(frame[2]);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	3302      	adds	r3, #2
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	4618      	mov	r0, r3
 800334c:	f7ff fcf0 	bl	8002d30 <USART2_PrintHexByte>
                }
                break;
 8003350:	e01e      	b.n	8003390 <ModBus_DebugFrame+0x36c>

            case 0x90: /* Exception for 0x10 */
                USART2_Print(" Exception(0x10) Code=");
 8003352:	4827      	ldr	r0, [pc, #156]	; (80033f0 <ModBus_DebugFrame+0x3cc>)
 8003354:	f7ff fc8a 	bl	8002c6c <USART2_Print>
                if (length >= 3) {
 8003358:	897b      	ldrh	r3, [r7, #10]
 800335a:	2b02      	cmp	r3, #2
 800335c:	d91a      	bls.n	8003394 <ModBus_DebugFrame+0x370>
                    USART2_PrintHexByte(frame[2]);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	3302      	adds	r3, #2
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	4618      	mov	r0, r3
 8003366:	f7ff fce3 	bl	8002d30 <USART2_PrintHexByte>
                }
                break;
 800336a:	e013      	b.n	8003394 <ModBus_DebugFrame+0x370>

            default:
                USART2_Print(" Unknown function");
 800336c:	4821      	ldr	r0, [pc, #132]	; (80033f4 <ModBus_DebugFrame+0x3d0>)
 800336e:	f7ff fc7d 	bl	8002c6c <USART2_Print>
                break;
 8003372:	e010      	b.n	8003396 <ModBus_DebugFrame+0x372>
        }
    }
 8003374:	bf00      	nop
 8003376:	e00e      	b.n	8003396 <ModBus_DebugFrame+0x372>
                break;
 8003378:	bf00      	nop
 800337a:	e00c      	b.n	8003396 <ModBus_DebugFrame+0x372>
                break;
 800337c:	bf00      	nop
 800337e:	e00a      	b.n	8003396 <ModBus_DebugFrame+0x372>
                break;
 8003380:	bf00      	nop
 8003382:	e008      	b.n	8003396 <ModBus_DebugFrame+0x372>
                break;
 8003384:	bf00      	nop
 8003386:	e006      	b.n	8003396 <ModBus_DebugFrame+0x372>
                break;
 8003388:	bf00      	nop
 800338a:	e004      	b.n	8003396 <ModBus_DebugFrame+0x372>
                break;
 800338c:	bf00      	nop
 800338e:	e002      	b.n	8003396 <ModBus_DebugFrame+0x372>
                break;
 8003390:	bf00      	nop
 8003392:	e000      	b.n	8003396 <ModBus_DebugFrame+0x372>
                break;
 8003394:	bf00      	nop

    /* Проверка CRC */
    if (length >= 2) {
 8003396:	897b      	ldrh	r3, [r7, #10]
 8003398:	2b01      	cmp	r3, #1
 800339a:	d91e      	bls.n	80033da <ModBus_DebugFrame+0x3b6>
        uint16_t recv_crc = (frame[length-1] << 8) | frame[length-2];
 800339c:	897b      	ldrh	r3, [r7, #10]
 800339e:	3b01      	subs	r3, #1
 80033a0:	68fa      	ldr	r2, [r7, #12]
 80033a2:	4413      	add	r3, r2
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	021b      	lsls	r3, r3, #8
 80033a8:	b21a      	sxth	r2, r3
 80033aa:	897b      	ldrh	r3, [r7, #10]
 80033ac:	3b02      	subs	r3, #2
 80033ae:	68f9      	ldr	r1, [r7, #12]
 80033b0:	440b      	add	r3, r1
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	b21b      	sxth	r3, r3
 80033b6:	4313      	orrs	r3, r2
 80033b8:	b21b      	sxth	r3, r3
 80033ba:	823b      	strh	r3, [r7, #16]
        USART2_Print(" CRC=");
 80033bc:	480e      	ldr	r0, [pc, #56]	; (80033f8 <ModBus_DebugFrame+0x3d4>)
 80033be:	f7ff fc55 	bl	8002c6c <USART2_Print>
        USART2_PrintHexByte((recv_crc >> 8) & 0xFF);
 80033c2:	8a3b      	ldrh	r3, [r7, #16]
 80033c4:	0a1b      	lsrs	r3, r3, #8
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7ff fcb0 	bl	8002d30 <USART2_PrintHexByte>
        USART2_PrintHexByte(recv_crc & 0xFF);
 80033d0:	8a3b      	ldrh	r3, [r7, #16]
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7ff fcab 	bl	8002d30 <USART2_PrintHexByte>
    }

    USART2_Print("\r\n");
 80033da:	4808      	ldr	r0, [pc, #32]	; (80033fc <ModBus_DebugFrame+0x3d8>)
 80033dc:	f7ff fc46 	bl	8002c6c <USART2_Print>
 80033e0:	e000      	b.n	80033e4 <ModBus_DebugFrame+0x3c0>
    if (length == 0) return;
 80033e2:	bf00      	nop
}
 80033e4:	3728      	adds	r7, #40	; 0x28
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	080071ac 	.word	0x080071ac
 80033f0:	080071c4 	.word	0x080071c4
 80033f4:	080071dc 	.word	0x080071dc
 80033f8:	080071f0 	.word	0x080071f0
 80033fc:	080070e0 	.word	0x080070e0

08003400 <float_to_str>:

/**
  * @brief  Преобразование float в строку
  */
void float_to_str(float value, char* buffer, int decimals)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b094      	sub	sp, #80	; 0x50
 8003404:	af00      	add	r7, sp, #0
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	607a      	str	r2, [r7, #4]
    int offset = 0;
 800340c:	2300      	movs	r3, #0
 800340e:	64fb      	str	r3, [r7, #76]	; 0x4c
    char temp_buffer[32];

    if (value < 0) {
 8003410:	f04f 0100 	mov.w	r1, #0
 8003414:	68f8      	ldr	r0, [r7, #12]
 8003416:	f7fd f94d 	bl	80006b4 <__aeabi_fcmplt>
 800341a:	4603      	mov	r3, r0
 800341c:	2b00      	cmp	r3, #0
 800341e:	d007      	beq.n	8003430 <float_to_str+0x30>
        temp_buffer[0] = '-';
 8003420:	232d      	movs	r3, #45	; 0x2d
 8003422:	743b      	strb	r3, [r7, #16]
        value = -value;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800342a:	60fb      	str	r3, [r7, #12]
        offset = 1;
 800342c:	2301      	movs	r3, #1
 800342e:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    int int_part = (int)value;
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f7fd f967 	bl	8000704 <__aeabi_f2iz>
 8003436:	4603      	mov	r3, r0
 8003438:	64bb      	str	r3, [r7, #72]	; 0x48
    float frac_part = value - (float)int_part;
 800343a:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800343c:	f7fc ff48 	bl	80002d0 <__aeabi_i2f>
 8003440:	4603      	mov	r3, r0
 8003442:	4619      	mov	r1, r3
 8003444:	68f8      	ldr	r0, [r7, #12]
 8003446:	f7fc fe8d 	bl	8000164 <__aeabi_fsub>
 800344a:	4603      	mov	r3, r0
 800344c:	647b      	str	r3, [r7, #68]	; 0x44

    /* Преобразуем целую часть */
    if (int_part == 0) {
 800344e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003450:	2b00      	cmp	r3, #0
 8003452:	d109      	bne.n	8003468 <float_to_str+0x68>
        temp_buffer[offset] = '0';
 8003454:	f107 0210 	add.w	r2, r7, #16
 8003458:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800345a:	4413      	add	r3, r2
 800345c:	2230      	movs	r2, #48	; 0x30
 800345e:	701a      	strb	r2, [r3, #0]
        offset += 1;
 8003460:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003462:	3301      	adds	r3, #1
 8003464:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003466:	e061      	b.n	800352c <float_to_str+0x12c>
    } else {
        int i = 0;
 8003468:	2300      	movs	r3, #0
 800346a:	643b      	str	r3, [r7, #64]	; 0x40
        while (int_part > 0 && i < 15) {
 800346c:	e020      	b.n	80034b0 <float_to_str+0xb0>
            temp_buffer[offset + i] = (int_part % 10) + '0';
 800346e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003470:	4b56      	ldr	r3, [pc, #344]	; (80035cc <float_to_str+0x1cc>)
 8003472:	fb83 1302 	smull	r1, r3, r3, r2
 8003476:	1099      	asrs	r1, r3, #2
 8003478:	17d3      	asrs	r3, r2, #31
 800347a:	1ac9      	subs	r1, r1, r3
 800347c:	460b      	mov	r3, r1
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	440b      	add	r3, r1
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	1ad1      	subs	r1, r2, r3
 8003486:	b2ca      	uxtb	r2, r1
 8003488:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800348a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800348c:	440b      	add	r3, r1
 800348e:	3230      	adds	r2, #48	; 0x30
 8003490:	b2d2      	uxtb	r2, r2
 8003492:	3350      	adds	r3, #80	; 0x50
 8003494:	443b      	add	r3, r7
 8003496:	f803 2c40 	strb.w	r2, [r3, #-64]
            int_part /= 10;
 800349a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800349c:	4a4b      	ldr	r2, [pc, #300]	; (80035cc <float_to_str+0x1cc>)
 800349e:	fb82 1203 	smull	r1, r2, r2, r3
 80034a2:	1092      	asrs	r2, r2, #2
 80034a4:	17db      	asrs	r3, r3, #31
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	64bb      	str	r3, [r7, #72]	; 0x48
            i++;
 80034aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034ac:	3301      	adds	r3, #1
 80034ae:	643b      	str	r3, [r7, #64]	; 0x40
        while (int_part > 0 && i < 15) {
 80034b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	dd02      	ble.n	80034bc <float_to_str+0xbc>
 80034b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034b8:	2b0e      	cmp	r3, #14
 80034ba:	ddd8      	ble.n	800346e <float_to_str+0x6e>
        }
        
        /* Переворачиваем цифры */
        for (int j = 0; j < i/2; j++) {
 80034bc:	2300      	movs	r3, #0
 80034be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034c0:	e028      	b.n	8003514 <float_to_str+0x114>
            char temp = temp_buffer[offset + j];
 80034c2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80034c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034c6:	4413      	add	r3, r2
 80034c8:	3350      	adds	r3, #80	; 0x50
 80034ca:	443b      	add	r3, r7
 80034cc:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80034d0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            temp_buffer[offset + j] = temp_buffer[offset + i - j - 1];
 80034d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80034d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034d8:	441a      	add	r2, r3
 80034da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	1e5a      	subs	r2, r3, #1
 80034e0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80034e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034e4:	440b      	add	r3, r1
 80034e6:	3250      	adds	r2, #80	; 0x50
 80034e8:	443a      	add	r2, r7
 80034ea:	f812 2c40 	ldrb.w	r2, [r2, #-64]
 80034ee:	3350      	adds	r3, #80	; 0x50
 80034f0:	443b      	add	r3, r7
 80034f2:	f803 2c40 	strb.w	r2, [r3, #-64]
            temp_buffer[offset + i - j - 1] = temp;
 80034f6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80034f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80034fa:	441a      	add	r2, r3
 80034fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	3b01      	subs	r3, #1
 8003502:	3350      	adds	r3, #80	; 0x50
 8003504:	443b      	add	r3, r7
 8003506:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800350a:	f803 2c40 	strb.w	r2, [r3, #-64]
        for (int j = 0; j < i/2; j++) {
 800350e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003510:	3301      	adds	r3, #1
 8003512:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003514:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003516:	0fda      	lsrs	r2, r3, #31
 8003518:	4413      	add	r3, r2
 800351a:	105b      	asrs	r3, r3, #1
 800351c:	461a      	mov	r2, r3
 800351e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003520:	4293      	cmp	r3, r2
 8003522:	dbce      	blt.n	80034c2 <float_to_str+0xc2>
        }
        offset += i;
 8003524:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003526:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003528:	4413      	add	r3, r2
 800352a:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    /* Добавляем дробную часть */
    if (decimals > 0) {
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2b00      	cmp	r3, #0
 8003530:	dd3b      	ble.n	80035aa <float_to_str+0x1aa>
        temp_buffer[offset] = '.';
 8003532:	f107 0210 	add.w	r2, r7, #16
 8003536:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003538:	4413      	add	r3, r2
 800353a:	222e      	movs	r2, #46	; 0x2e
 800353c:	701a      	strb	r2, [r3, #0]
        offset++;
 800353e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003540:	3301      	adds	r3, #1
 8003542:	64fb      	str	r3, [r7, #76]	; 0x4c
        
        for (int i = 0; i < decimals; i++) {
 8003544:	2300      	movs	r3, #0
 8003546:	63bb      	str	r3, [r7, #56]	; 0x38
 8003548:	e022      	b.n	8003590 <float_to_str+0x190>
            frac_part *= 10.0f;
 800354a:	4921      	ldr	r1, [pc, #132]	; (80035d0 <float_to_str+0x1d0>)
 800354c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800354e:	f7fc ff13 	bl	8000378 <__aeabi_fmul>
 8003552:	4603      	mov	r3, r0
 8003554:	647b      	str	r3, [r7, #68]	; 0x44
            int digit = (int)frac_part;
 8003556:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003558:	f7fd f8d4 	bl	8000704 <__aeabi_f2iz>
 800355c:	4603      	mov	r3, r0
 800355e:	633b      	str	r3, [r7, #48]	; 0x30
            temp_buffer[offset + i] = digit + '0';
 8003560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003562:	b2da      	uxtb	r2, r3
 8003564:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8003566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003568:	440b      	add	r3, r1
 800356a:	3230      	adds	r2, #48	; 0x30
 800356c:	b2d2      	uxtb	r2, r2
 800356e:	3350      	adds	r3, #80	; 0x50
 8003570:	443b      	add	r3, r7
 8003572:	f803 2c40 	strb.w	r2, [r3, #-64]
            frac_part -= (float)digit;
 8003576:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003578:	f7fc feaa 	bl	80002d0 <__aeabi_i2f>
 800357c:	4603      	mov	r3, r0
 800357e:	4619      	mov	r1, r3
 8003580:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003582:	f7fc fdef 	bl	8000164 <__aeabi_fsub>
 8003586:	4603      	mov	r3, r0
 8003588:	647b      	str	r3, [r7, #68]	; 0x44
        for (int i = 0; i < decimals; i++) {
 800358a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800358c:	3301      	adds	r3, #1
 800358e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003590:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	429a      	cmp	r2, r3
 8003596:	dbd8      	blt.n	800354a <float_to_str+0x14a>
        }
        temp_buffer[offset + decimals] = '\0';
 8003598:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4413      	add	r3, r2
 800359e:	3350      	adds	r3, #80	; 0x50
 80035a0:	443b      	add	r3, r7
 80035a2:	2200      	movs	r2, #0
 80035a4:	f803 2c40 	strb.w	r2, [r3, #-64]
 80035a8:	e005      	b.n	80035b6 <float_to_str+0x1b6>
    } else {
        temp_buffer[offset] = '\0';
 80035aa:	f107 0210 	add.w	r2, r7, #16
 80035ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80035b0:	4413      	add	r3, r2
 80035b2:	2200      	movs	r2, #0
 80035b4:	701a      	strb	r2, [r3, #0]
    }

    /* Копируем в выходной буфер */
    strcpy(buffer, temp_buffer);
 80035b6:	f107 0310 	add.w	r3, r7, #16
 80035ba:	4619      	mov	r1, r3
 80035bc:	68b8      	ldr	r0, [r7, #8]
 80035be:	f003 f9c3 	bl	8006948 <strcpy>
 80035c2:	bf00      	nop
 80035c4:	3750      	adds	r7, #80	; 0x50
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	66666667 	.word	0x66666667
 80035d0:	41200000 	.word	0x41200000

080035d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80035d4:	480c      	ldr	r0, [pc, #48]	; (8003608 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80035d6:	490d      	ldr	r1, [pc, #52]	; (800360c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80035d8:	4a0d      	ldr	r2, [pc, #52]	; (8003610 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80035da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035dc:	e002      	b.n	80035e4 <LoopCopyDataInit>

080035de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035e2:	3304      	adds	r3, #4

080035e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035e8:	d3f9      	bcc.n	80035de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035ea:	4a0a      	ldr	r2, [pc, #40]	; (8003614 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80035ec:	4c0a      	ldr	r4, [pc, #40]	; (8003618 <LoopFillZerobss+0x22>)
  movs r3, #0
 80035ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035f0:	e001      	b.n	80035f6 <LoopFillZerobss>

080035f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035f4:	3204      	adds	r2, #4

080035f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035f8:	d3fb      	bcc.n	80035f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80035fa:	f7ff fb31 	bl	8002c60 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80035fe:	f003 f977 	bl	80068f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003602:	f7fd f8a5 	bl	8000750 <main>
  bx lr
 8003606:	4770      	bx	lr
  ldr r0, =_sdata
 8003608:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800360c:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8003610:	08007238 	.word	0x08007238
  ldr r2, =_sbss
 8003614:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 8003618:	20000438 	.word	0x20000438

0800361c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800361c:	e7fe      	b.n	800361c <CAN1_RX1_IRQHandler>
	...

08003620 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003624:	4b08      	ldr	r3, [pc, #32]	; (8003648 <HAL_Init+0x28>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a07      	ldr	r2, [pc, #28]	; (8003648 <HAL_Init+0x28>)
 800362a:	f043 0310 	orr.w	r3, r3, #16
 800362e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003630:	2003      	movs	r0, #3
 8003632:	f000 ff2b 	bl	800448c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003636:	200f      	movs	r0, #15
 8003638:	f000 f808 	bl	800364c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800363c:	f7ff f938 	bl	80028b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	40022000 	.word	0x40022000

0800364c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003654:	4b12      	ldr	r3, [pc, #72]	; (80036a0 <HAL_InitTick+0x54>)
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	4b12      	ldr	r3, [pc, #72]	; (80036a4 <HAL_InitTick+0x58>)
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	4619      	mov	r1, r3
 800365e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003662:	fbb3 f3f1 	udiv	r3, r3, r1
 8003666:	fbb2 f3f3 	udiv	r3, r2, r3
 800366a:	4618      	mov	r0, r3
 800366c:	f000 ff43 	bl	80044f6 <HAL_SYSTICK_Config>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e00e      	b.n	8003698 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2b0f      	cmp	r3, #15
 800367e:	d80a      	bhi.n	8003696 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003680:	2200      	movs	r2, #0
 8003682:	6879      	ldr	r1, [r7, #4]
 8003684:	f04f 30ff 	mov.w	r0, #4294967295
 8003688:	f000 ff0b 	bl	80044a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800368c:	4a06      	ldr	r2, [pc, #24]	; (80036a8 <HAL_InitTick+0x5c>)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003692:	2300      	movs	r3, #0
 8003694:	e000      	b.n	8003698 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
}
 8003698:	4618      	mov	r0, r3
 800369a:	3708      	adds	r7, #8
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	20000010 	.word	0x20000010
 80036a4:	20000018 	.word	0x20000018
 80036a8:	20000014 	.word	0x20000014

080036ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80036ac:	b480      	push	{r7}
 80036ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80036b0:	4b05      	ldr	r3, [pc, #20]	; (80036c8 <HAL_IncTick+0x1c>)
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	461a      	mov	r2, r3
 80036b6:	4b05      	ldr	r3, [pc, #20]	; (80036cc <HAL_IncTick+0x20>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4413      	add	r3, r2
 80036bc:	4a03      	ldr	r2, [pc, #12]	; (80036cc <HAL_IncTick+0x20>)
 80036be:	6013      	str	r3, [r2, #0]
}
 80036c0:	bf00      	nop
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bc80      	pop	{r7}
 80036c6:	4770      	bx	lr
 80036c8:	20000018 	.word	0x20000018
 80036cc:	20000434 	.word	0x20000434

080036d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
  return uwTick;
 80036d4:	4b02      	ldr	r3, [pc, #8]	; (80036e0 <HAL_GetTick+0x10>)
 80036d6:	681b      	ldr	r3, [r3, #0]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	46bd      	mov	sp, r7
 80036dc:	bc80      	pop	{r7}
 80036de:	4770      	bx	lr
 80036e0:	20000434 	.word	0x20000434

080036e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036ec:	f7ff fff0 	bl	80036d0 <HAL_GetTick>
 80036f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036fc:	d005      	beq.n	800370a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036fe:	4b0a      	ldr	r3, [pc, #40]	; (8003728 <HAL_Delay+0x44>)
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	461a      	mov	r2, r3
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	4413      	add	r3, r2
 8003708:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800370a:	bf00      	nop
 800370c:	f7ff ffe0 	bl	80036d0 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	68fa      	ldr	r2, [r7, #12]
 8003718:	429a      	cmp	r2, r3
 800371a:	d8f7      	bhi.n	800370c <HAL_Delay+0x28>
  {
  }
}
 800371c:	bf00      	nop
 800371e:	bf00      	nop
 8003720:	3710      	adds	r7, #16
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	20000018 	.word	0x20000018

0800372c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003734:	2300      	movs	r3, #0
 8003736:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003738:	2300      	movs	r3, #0
 800373a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800373c:	2300      	movs	r3, #0
 800373e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003740:	2300      	movs	r3, #0
 8003742:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d101      	bne.n	800374e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e0be      	b.n	80038cc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003758:	2b00      	cmp	r3, #0
 800375a:	d109      	bne.n	8003770 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f7ff f8d2 	bl	8002914 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f000 fcc7 	bl	8004104 <ADC_ConversionStop_Disable>
 8003776:	4603      	mov	r3, r0
 8003778:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800377e:	f003 0310 	and.w	r3, r3, #16
 8003782:	2b00      	cmp	r3, #0
 8003784:	f040 8099 	bne.w	80038ba <HAL_ADC_Init+0x18e>
 8003788:	7dfb      	ldrb	r3, [r7, #23]
 800378a:	2b00      	cmp	r3, #0
 800378c:	f040 8095 	bne.w	80038ba <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003794:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003798:	f023 0302 	bic.w	r3, r3, #2
 800379c:	f043 0202 	orr.w	r2, r3, #2
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80037ac:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	7b1b      	ldrb	r3, [r3, #12]
 80037b2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80037b4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80037b6:	68ba      	ldr	r2, [r7, #8]
 80037b8:	4313      	orrs	r3, r2
 80037ba:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037c4:	d003      	beq.n	80037ce <HAL_ADC_Init+0xa2>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	689b      	ldr	r3, [r3, #8]
 80037ca:	2b01      	cmp	r3, #1
 80037cc:	d102      	bne.n	80037d4 <HAL_ADC_Init+0xa8>
 80037ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80037d2:	e000      	b.n	80037d6 <HAL_ADC_Init+0xaa>
 80037d4:	2300      	movs	r3, #0
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	4313      	orrs	r3, r2
 80037da:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	7d1b      	ldrb	r3, [r3, #20]
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d119      	bne.n	8003818 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	7b1b      	ldrb	r3, [r3, #12]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d109      	bne.n	8003800 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	699b      	ldr	r3, [r3, #24]
 80037f0:	3b01      	subs	r3, #1
 80037f2:	035a      	lsls	r2, r3, #13
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	4313      	orrs	r3, r2
 80037f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80037fc:	613b      	str	r3, [r7, #16]
 80037fe:	e00b      	b.n	8003818 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003804:	f043 0220 	orr.w	r2, r3, #32
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003810:	f043 0201 	orr.w	r2, r3, #1
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	693a      	ldr	r2, [r7, #16]
 8003828:	430a      	orrs	r2, r1
 800382a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689a      	ldr	r2, [r3, #8]
 8003832:	4b28      	ldr	r3, [pc, #160]	; (80038d4 <HAL_ADC_Init+0x1a8>)
 8003834:	4013      	ands	r3, r2
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	6812      	ldr	r2, [r2, #0]
 800383a:	68b9      	ldr	r1, [r7, #8]
 800383c:	430b      	orrs	r3, r1
 800383e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003848:	d003      	beq.n	8003852 <HAL_ADC_Init+0x126>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	2b01      	cmp	r3, #1
 8003850:	d104      	bne.n	800385c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	691b      	ldr	r3, [r3, #16]
 8003856:	3b01      	subs	r3, #1
 8003858:	051b      	lsls	r3, r3, #20
 800385a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003862:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	68fa      	ldr	r2, [r7, #12]
 800386c:	430a      	orrs	r2, r1
 800386e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	689a      	ldr	r2, [r3, #8]
 8003876:	4b18      	ldr	r3, [pc, #96]	; (80038d8 <HAL_ADC_Init+0x1ac>)
 8003878:	4013      	ands	r3, r2
 800387a:	68ba      	ldr	r2, [r7, #8]
 800387c:	429a      	cmp	r2, r3
 800387e:	d10b      	bne.n	8003898 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800388a:	f023 0303 	bic.w	r3, r3, #3
 800388e:	f043 0201 	orr.w	r2, r3, #1
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003896:	e018      	b.n	80038ca <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800389c:	f023 0312 	bic.w	r3, r3, #18
 80038a0:	f043 0210 	orr.w	r2, r3, #16
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ac:	f043 0201 	orr.w	r2, r3, #1
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80038b8:	e007      	b.n	80038ca <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038be:	f043 0210 	orr.w	r2, r3, #16
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80038ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3718      	adds	r7, #24
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	ffe1f7fd 	.word	0xffe1f7fd
 80038d8:	ff1f0efe 	.word	0xff1f0efe

080038dc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038e4:	2300      	movs	r3, #0
 80038e6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d101      	bne.n	80038f6 <HAL_ADC_Start+0x1a>
 80038f2:	2302      	movs	r3, #2
 80038f4:	e098      	b.n	8003a28 <HAL_ADC_Start+0x14c>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 fba6 	bl	8004050 <ADC_Enable>
 8003904:	4603      	mov	r3, r0
 8003906:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003908:	7bfb      	ldrb	r3, [r7, #15]
 800390a:	2b00      	cmp	r3, #0
 800390c:	f040 8087 	bne.w	8003a1e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003914:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003918:	f023 0301 	bic.w	r3, r3, #1
 800391c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a41      	ldr	r2, [pc, #260]	; (8003a30 <HAL_ADC_Start+0x154>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d105      	bne.n	800393a <HAL_ADC_Start+0x5e>
 800392e:	4b41      	ldr	r3, [pc, #260]	; (8003a34 <HAL_ADC_Start+0x158>)
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d115      	bne.n	8003966 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800393e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003950:	2b00      	cmp	r3, #0
 8003952:	d026      	beq.n	80039a2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003958:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800395c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003964:	e01d      	b.n	80039a2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800396a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	4a2f      	ldr	r2, [pc, #188]	; (8003a34 <HAL_ADC_Start+0x158>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d004      	beq.n	8003986 <HAL_ADC_Start+0xaa>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a2b      	ldr	r2, [pc, #172]	; (8003a30 <HAL_ADC_Start+0x154>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d10d      	bne.n	80039a2 <HAL_ADC_Start+0xc6>
 8003986:	4b2b      	ldr	r3, [pc, #172]	; (8003a34 <HAL_ADC_Start+0x158>)
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800398e:	2b00      	cmp	r3, #0
 8003990:	d007      	beq.n	80039a2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003996:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800399a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d006      	beq.n	80039bc <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b2:	f023 0206 	bic.w	r2, r3, #6
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	62da      	str	r2, [r3, #44]	; 0x2c
 80039ba:	e002      	b.n	80039c2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f06f 0202 	mvn.w	r2, #2
 80039d2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80039de:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80039e2:	d113      	bne.n	8003a0c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80039e8:	4a11      	ldr	r2, [pc, #68]	; (8003a30 <HAL_ADC_Start+0x154>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d105      	bne.n	80039fa <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80039ee:	4b11      	ldr	r3, [pc, #68]	; (8003a34 <HAL_ADC_Start+0x158>)
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d108      	bne.n	8003a0c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	689a      	ldr	r2, [r3, #8]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003a08:	609a      	str	r2, [r3, #8]
 8003a0a:	e00c      	b.n	8003a26 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	689a      	ldr	r2, [r3, #8]
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003a1a:	609a      	str	r2, [r3, #8]
 8003a1c:	e003      	b.n	8003a26 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3710      	adds	r7, #16
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	40012800 	.word	0x40012800
 8003a34:	40012400 	.word	0x40012400

08003a38 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a40:	2300      	movs	r3, #0
 8003a42:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003a4a:	2b01      	cmp	r3, #1
 8003a4c:	d101      	bne.n	8003a52 <HAL_ADC_Stop+0x1a>
 8003a4e:	2302      	movs	r3, #2
 8003a50:	e01a      	b.n	8003a88 <HAL_ADC_Stop+0x50>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2201      	movs	r2, #1
 8003a56:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003a5a:	6878      	ldr	r0, [r7, #4]
 8003a5c:	f000 fb52 	bl	8004104 <ADC_ConversionStop_Disable>
 8003a60:	4603      	mov	r3, r0
 8003a62:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003a64:	7bfb      	ldrb	r3, [r7, #15]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d109      	bne.n	8003a7e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a6e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003a72:	f023 0301 	bic.w	r3, r3, #1
 8003a76:	f043 0201 	orr.w	r2, r3, #1
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003a86:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003a90:	b590      	push	{r4, r7, lr}
 8003a92:	b087      	sub	sp, #28
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8003aa6:	f7ff fe13 	bl	80036d0 <HAL_GetTick>
 8003aaa:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d00b      	beq.n	8003ad2 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003abe:	f043 0220 	orr.w	r2, r3, #32
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e0d3      	b.n	8003c7a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d131      	bne.n	8003b44 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d12a      	bne.n	8003b44 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003aee:	e021      	b.n	8003b34 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003af6:	d01d      	beq.n	8003b34 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d007      	beq.n	8003b0e <HAL_ADC_PollForConversion+0x7e>
 8003afe:	f7ff fde7 	bl	80036d0 <HAL_GetTick>
 8003b02:	4602      	mov	r2, r0
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	683a      	ldr	r2, [r7, #0]
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d212      	bcs.n	8003b34 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0302 	and.w	r3, r3, #2
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d10b      	bne.n	8003b34 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b20:	f043 0204 	orr.w	r2, r3, #4
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e0a2      	b.n	8003c7a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d0d6      	beq.n	8003af0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003b42:	e070      	b.n	8003c26 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003b44:	4b4f      	ldr	r3, [pc, #316]	; (8003c84 <HAL_ADC_PollForConversion+0x1f4>)
 8003b46:	681c      	ldr	r4, [r3, #0]
 8003b48:	2002      	movs	r0, #2
 8003b4a:	f001 fc39 	bl	80053c0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	6919      	ldr	r1, [r3, #16]
 8003b5a:	4b4b      	ldr	r3, [pc, #300]	; (8003c88 <HAL_ADC_PollForConversion+0x1f8>)
 8003b5c:	400b      	ands	r3, r1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d118      	bne.n	8003b94 <HAL_ADC_PollForConversion+0x104>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68d9      	ldr	r1, [r3, #12]
 8003b68:	4b48      	ldr	r3, [pc, #288]	; (8003c8c <HAL_ADC_PollForConversion+0x1fc>)
 8003b6a:	400b      	ands	r3, r1
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d111      	bne.n	8003b94 <HAL_ADC_PollForConversion+0x104>
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	6919      	ldr	r1, [r3, #16]
 8003b76:	4b46      	ldr	r3, [pc, #280]	; (8003c90 <HAL_ADC_PollForConversion+0x200>)
 8003b78:	400b      	ands	r3, r1
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d108      	bne.n	8003b90 <HAL_ADC_PollForConversion+0x100>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	68d9      	ldr	r1, [r3, #12]
 8003b84:	4b43      	ldr	r3, [pc, #268]	; (8003c94 <HAL_ADC_PollForConversion+0x204>)
 8003b86:	400b      	ands	r3, r1
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d101      	bne.n	8003b90 <HAL_ADC_PollForConversion+0x100>
 8003b8c:	2314      	movs	r3, #20
 8003b8e:	e020      	b.n	8003bd2 <HAL_ADC_PollForConversion+0x142>
 8003b90:	2329      	movs	r3, #41	; 0x29
 8003b92:	e01e      	b.n	8003bd2 <HAL_ADC_PollForConversion+0x142>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	6919      	ldr	r1, [r3, #16]
 8003b9a:	4b3d      	ldr	r3, [pc, #244]	; (8003c90 <HAL_ADC_PollForConversion+0x200>)
 8003b9c:	400b      	ands	r3, r1
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d106      	bne.n	8003bb0 <HAL_ADC_PollForConversion+0x120>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68d9      	ldr	r1, [r3, #12]
 8003ba8:	4b3a      	ldr	r3, [pc, #232]	; (8003c94 <HAL_ADC_PollForConversion+0x204>)
 8003baa:	400b      	ands	r3, r1
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d00d      	beq.n	8003bcc <HAL_ADC_PollForConversion+0x13c>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	6919      	ldr	r1, [r3, #16]
 8003bb6:	4b38      	ldr	r3, [pc, #224]	; (8003c98 <HAL_ADC_PollForConversion+0x208>)
 8003bb8:	400b      	ands	r3, r1
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d108      	bne.n	8003bd0 <HAL_ADC_PollForConversion+0x140>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68d9      	ldr	r1, [r3, #12]
 8003bc4:	4b34      	ldr	r3, [pc, #208]	; (8003c98 <HAL_ADC_PollForConversion+0x208>)
 8003bc6:	400b      	ands	r3, r1
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d101      	bne.n	8003bd0 <HAL_ADC_PollForConversion+0x140>
 8003bcc:	2354      	movs	r3, #84	; 0x54
 8003bce:	e000      	b.n	8003bd2 <HAL_ADC_PollForConversion+0x142>
 8003bd0:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8003bd2:	fb02 f303 	mul.w	r3, r2, r3
 8003bd6:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003bd8:	e021      	b.n	8003c1e <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003be0:	d01a      	beq.n	8003c18 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d007      	beq.n	8003bf8 <HAL_ADC_PollForConversion+0x168>
 8003be8:	f7ff fd72 	bl	80036d0 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	683a      	ldr	r2, [r7, #0]
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d20f      	bcs.n	8003c18 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	693a      	ldr	r2, [r7, #16]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d90b      	bls.n	8003c18 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c04:	f043 0204 	orr.w	r2, r3, #4
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8003c14:	2303      	movs	r3, #3
 8003c16:	e030      	b.n	8003c7a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	693a      	ldr	r2, [r7, #16]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d8d9      	bhi.n	8003bda <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f06f 0212 	mvn.w	r2, #18
 8003c2e:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c34:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003c46:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003c4a:	d115      	bne.n	8003c78 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d111      	bne.n	8003c78 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c58:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d105      	bne.n	8003c78 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c70:	f043 0201 	orr.w	r2, r3, #1
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	371c      	adds	r7, #28
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd90      	pop	{r4, r7, pc}
 8003c82:	bf00      	nop
 8003c84:	20000010 	.word	0x20000010
 8003c88:	24924924 	.word	0x24924924
 8003c8c:	00924924 	.word	0x00924924
 8003c90:	12492492 	.word	0x12492492
 8003c94:	00492492 	.word	0x00492492
 8003c98:	00249249 	.word	0x00249249

08003c9c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	370c      	adds	r7, #12
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bc80      	pop	{r7}
 8003cb2:	4770      	bx	lr

08003cb4 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f003 0320 	and.w	r3, r3, #32
 8003cc6:	2b20      	cmp	r3, #32
 8003cc8:	d140      	bne.n	8003d4c <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0302 	and.w	r3, r3, #2
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d139      	bne.n	8003d4c <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cdc:	f003 0310 	and.w	r3, r3, #16
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d105      	bne.n	8003cf0 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003cfa:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003cfe:	d11d      	bne.n	8003d3c <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d119      	bne.n	8003d3c <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	685a      	ldr	r2, [r3, #4]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 0220 	bic.w	r2, r2, #32
 8003d16:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d1c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d28:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d105      	bne.n	8003d3c <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d34:	f043 0201 	orr.w	r2, r3, #1
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f000 f87c 	bl	8003e3a <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f06f 0212 	mvn.w	r2, #18
 8003d4a:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d56:	2b80      	cmp	r3, #128	; 0x80
 8003d58:	d14f      	bne.n	8003dfa <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0304 	and.w	r3, r3, #4
 8003d64:	2b04      	cmp	r3, #4
 8003d66:	d148      	bne.n	8003dfa <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d6c:	f003 0310 	and.w	r3, r3, #16
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d105      	bne.n	8003d80 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d78:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8003d8a:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8003d8e:	d012      	beq.n	8003db6 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d125      	bne.n	8003dea <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003da8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003dac:	d11d      	bne.n	8003dea <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d119      	bne.n	8003dea <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	685a      	ldr	r2, [r3, #4]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003dc4:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d105      	bne.n	8003dea <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003de2:	f043 0201 	orr.w	r2, r3, #1
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 fa78 	bl	80042e0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f06f 020c 	mvn.w	r2, #12
 8003df8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e04:	2b40      	cmp	r3, #64	; 0x40
 8003e06:	d114      	bne.n	8003e32 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0301 	and.w	r3, r3, #1
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d10d      	bne.n	8003e32 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e1a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 f812 	bl	8003e4c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f06f 0201 	mvn.w	r2, #1
 8003e30:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003e32:	bf00      	nop
 8003e34:	3708      	adds	r7, #8
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}

08003e3a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003e3a:	b480      	push	{r7}
 8003e3c:	b083      	sub	sp, #12
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003e42:	bf00      	nop
 8003e44:	370c      	adds	r7, #12
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bc80      	pop	{r7}
 8003e4a:	4770      	bx	lr

08003e4c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003e54:	bf00      	nop
 8003e56:	370c      	adds	r7, #12
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bc80      	pop	{r7}
 8003e5c:	4770      	bx	lr
	...

08003e60 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003e60:	b480      	push	{r7}
 8003e62:	b085      	sub	sp, #20
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d101      	bne.n	8003e80 <HAL_ADC_ConfigChannel+0x20>
 8003e7c:	2302      	movs	r3, #2
 8003e7e:	e0dc      	b.n	800403a <HAL_ADC_ConfigChannel+0x1da>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2201      	movs	r2, #1
 8003e84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	2b06      	cmp	r3, #6
 8003e8e:	d81c      	bhi.n	8003eca <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	685a      	ldr	r2, [r3, #4]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	4413      	add	r3, r2
 8003ea0:	3b05      	subs	r3, #5
 8003ea2:	221f      	movs	r2, #31
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	43db      	mvns	r3, r3
 8003eaa:	4019      	ands	r1, r3
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	6818      	ldr	r0, [r3, #0]
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	685a      	ldr	r2, [r3, #4]
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	4413      	add	r3, r2
 8003eba:	3b05      	subs	r3, #5
 8003ebc:	fa00 f203 	lsl.w	r2, r0, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	430a      	orrs	r2, r1
 8003ec6:	635a      	str	r2, [r3, #52]	; 0x34
 8003ec8:	e03c      	b.n	8003f44 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	2b0c      	cmp	r3, #12
 8003ed0:	d81c      	bhi.n	8003f0c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	685a      	ldr	r2, [r3, #4]
 8003edc:	4613      	mov	r3, r2
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	4413      	add	r3, r2
 8003ee2:	3b23      	subs	r3, #35	; 0x23
 8003ee4:	221f      	movs	r2, #31
 8003ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eea:	43db      	mvns	r3, r3
 8003eec:	4019      	ands	r1, r3
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	6818      	ldr	r0, [r3, #0]
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685a      	ldr	r2, [r3, #4]
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	4413      	add	r3, r2
 8003efc:	3b23      	subs	r3, #35	; 0x23
 8003efe:	fa00 f203 	lsl.w	r2, r0, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	430a      	orrs	r2, r1
 8003f08:	631a      	str	r2, [r3, #48]	; 0x30
 8003f0a:	e01b      	b.n	8003f44 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	685a      	ldr	r2, [r3, #4]
 8003f16:	4613      	mov	r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	4413      	add	r3, r2
 8003f1c:	3b41      	subs	r3, #65	; 0x41
 8003f1e:	221f      	movs	r2, #31
 8003f20:	fa02 f303 	lsl.w	r3, r2, r3
 8003f24:	43db      	mvns	r3, r3
 8003f26:	4019      	ands	r1, r3
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	6818      	ldr	r0, [r3, #0]
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	685a      	ldr	r2, [r3, #4]
 8003f30:	4613      	mov	r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	4413      	add	r3, r2
 8003f36:	3b41      	subs	r3, #65	; 0x41
 8003f38:	fa00 f203 	lsl.w	r2, r0, r3
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	430a      	orrs	r2, r1
 8003f42:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2b09      	cmp	r3, #9
 8003f4a:	d91c      	bls.n	8003f86 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	68d9      	ldr	r1, [r3, #12]
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	4613      	mov	r3, r2
 8003f58:	005b      	lsls	r3, r3, #1
 8003f5a:	4413      	add	r3, r2
 8003f5c:	3b1e      	subs	r3, #30
 8003f5e:	2207      	movs	r2, #7
 8003f60:	fa02 f303 	lsl.w	r3, r2, r3
 8003f64:	43db      	mvns	r3, r3
 8003f66:	4019      	ands	r1, r3
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	6898      	ldr	r0, [r3, #8]
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	4613      	mov	r3, r2
 8003f72:	005b      	lsls	r3, r3, #1
 8003f74:	4413      	add	r3, r2
 8003f76:	3b1e      	subs	r3, #30
 8003f78:	fa00 f203 	lsl.w	r2, r0, r3
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	430a      	orrs	r2, r1
 8003f82:	60da      	str	r2, [r3, #12]
 8003f84:	e019      	b.n	8003fba <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	6919      	ldr	r1, [r3, #16]
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	4613      	mov	r3, r2
 8003f92:	005b      	lsls	r3, r3, #1
 8003f94:	4413      	add	r3, r2
 8003f96:	2207      	movs	r2, #7
 8003f98:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9c:	43db      	mvns	r3, r3
 8003f9e:	4019      	ands	r1, r3
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	6898      	ldr	r0, [r3, #8]
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	005b      	lsls	r3, r3, #1
 8003fac:	4413      	add	r3, r2
 8003fae:	fa00 f203 	lsl.w	r2, r0, r3
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	430a      	orrs	r2, r1
 8003fb8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	2b10      	cmp	r3, #16
 8003fc0:	d003      	beq.n	8003fca <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003fc6:	2b11      	cmp	r3, #17
 8003fc8:	d132      	bne.n	8004030 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a1d      	ldr	r2, [pc, #116]	; (8004044 <HAL_ADC_ConfigChannel+0x1e4>)
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d125      	bne.n	8004020 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d126      	bne.n	8004030 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	689a      	ldr	r2, [r3, #8]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003ff0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	2b10      	cmp	r3, #16
 8003ff8:	d11a      	bne.n	8004030 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003ffa:	4b13      	ldr	r3, [pc, #76]	; (8004048 <HAL_ADC_ConfigChannel+0x1e8>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a13      	ldr	r2, [pc, #76]	; (800404c <HAL_ADC_ConfigChannel+0x1ec>)
 8004000:	fba2 2303 	umull	r2, r3, r2, r3
 8004004:	0c9a      	lsrs	r2, r3, #18
 8004006:	4613      	mov	r3, r2
 8004008:	009b      	lsls	r3, r3, #2
 800400a:	4413      	add	r3, r2
 800400c:	005b      	lsls	r3, r3, #1
 800400e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004010:	e002      	b.n	8004018 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	3b01      	subs	r3, #1
 8004016:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1f9      	bne.n	8004012 <HAL_ADC_ConfigChannel+0x1b2>
 800401e:	e007      	b.n	8004030 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004024:	f043 0220 	orr.w	r2, r3, #32
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2200      	movs	r2, #0
 8004034:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004038:	7bfb      	ldrb	r3, [r7, #15]
}
 800403a:	4618      	mov	r0, r3
 800403c:	3714      	adds	r7, #20
 800403e:	46bd      	mov	sp, r7
 8004040:	bc80      	pop	{r7}
 8004042:	4770      	bx	lr
 8004044:	40012400 	.word	0x40012400
 8004048:	20000010 	.word	0x20000010
 800404c:	431bde83 	.word	0x431bde83

08004050 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004058:	2300      	movs	r3, #0
 800405a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800405c:	2300      	movs	r3, #0
 800405e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f003 0301 	and.w	r3, r3, #1
 800406a:	2b01      	cmp	r3, #1
 800406c:	d040      	beq.n	80040f0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	689a      	ldr	r2, [r3, #8]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f042 0201 	orr.w	r2, r2, #1
 800407c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800407e:	4b1f      	ldr	r3, [pc, #124]	; (80040fc <ADC_Enable+0xac>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a1f      	ldr	r2, [pc, #124]	; (8004100 <ADC_Enable+0xb0>)
 8004084:	fba2 2303 	umull	r2, r3, r2, r3
 8004088:	0c9b      	lsrs	r3, r3, #18
 800408a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800408c:	e002      	b.n	8004094 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	3b01      	subs	r3, #1
 8004092:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d1f9      	bne.n	800408e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800409a:	f7ff fb19 	bl	80036d0 <HAL_GetTick>
 800409e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80040a0:	e01f      	b.n	80040e2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80040a2:	f7ff fb15 	bl	80036d0 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d918      	bls.n	80040e2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	f003 0301 	and.w	r3, r3, #1
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d011      	beq.n	80040e2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040c2:	f043 0210 	orr.w	r2, r3, #16
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ce:	f043 0201 	orr.w	r2, r3, #1
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2200      	movs	r2, #0
 80040da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e007      	b.n	80040f2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f003 0301 	and.w	r3, r3, #1
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d1d8      	bne.n	80040a2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3710      	adds	r7, #16
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	20000010 	.word	0x20000010
 8004100:	431bde83 	.word	0x431bde83

08004104 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800410c:	2300      	movs	r3, #0
 800410e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	2b01      	cmp	r3, #1
 800411c:	d12e      	bne.n	800417c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	689a      	ldr	r2, [r3, #8]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f022 0201 	bic.w	r2, r2, #1
 800412c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800412e:	f7ff facf 	bl	80036d0 <HAL_GetTick>
 8004132:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004134:	e01b      	b.n	800416e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004136:	f7ff facb 	bl	80036d0 <HAL_GetTick>
 800413a:	4602      	mov	r2, r0
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	1ad3      	subs	r3, r2, r3
 8004140:	2b02      	cmp	r3, #2
 8004142:	d914      	bls.n	800416e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	2b01      	cmp	r3, #1
 8004150:	d10d      	bne.n	800416e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004156:	f043 0210 	orr.w	r2, r3, #16
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004162:	f043 0201 	orr.w	r2, r3, #1
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e007      	b.n	800417e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f003 0301 	and.w	r3, r3, #1
 8004178:	2b01      	cmp	r3, #1
 800417a:	d0dc      	beq.n	8004136 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800417c:	2300      	movs	r3, #0
}
 800417e:	4618      	mov	r0, r3
 8004180:	3710      	adds	r7, #16
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
	...

08004188 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8004188:	b590      	push	{r4, r7, lr}
 800418a:	b087      	sub	sp, #28
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004190:	2300      	movs	r3, #0
 8004192:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8004194:	2300      	movs	r3, #0
 8004196:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d101      	bne.n	80041a6 <HAL_ADCEx_Calibration_Start+0x1e>
 80041a2:	2302      	movs	r3, #2
 80041a4:	e095      	b.n	80042d2 <HAL_ADCEx_Calibration_Start+0x14a>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2201      	movs	r2, #1
 80041aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f7ff ffa8 	bl	8004104 <ADC_ConversionStop_Disable>
 80041b4:	4603      	mov	r3, r0
 80041b6:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80041b8:	7dfb      	ldrb	r3, [r7, #23]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	f040 8084 	bne.w	80042c8 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80041c8:	f023 0302 	bic.w	r3, r3, #2
 80041cc:	f043 0202 	orr.w	r2, r3, #2
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80041d4:	4b41      	ldr	r3, [pc, #260]	; (80042dc <HAL_ADCEx_Calibration_Start+0x154>)
 80041d6:	681c      	ldr	r4, [r3, #0]
 80041d8:	2002      	movs	r0, #2
 80041da:	f001 f8f1 	bl	80053c0 <HAL_RCCEx_GetPeriphCLKFreq>
 80041de:	4603      	mov	r3, r0
 80041e0:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80041e4:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80041e6:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80041e8:	e002      	b.n	80041f0 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	3b01      	subs	r3, #1
 80041ee:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d1f9      	bne.n	80041ea <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f7ff ff2a 	bl	8004050 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	689a      	ldr	r2, [r3, #8]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f042 0208 	orr.w	r2, r2, #8
 800420a:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800420c:	f7ff fa60 	bl	80036d0 <HAL_GetTick>
 8004210:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8004212:	e01b      	b.n	800424c <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8004214:	f7ff fa5c 	bl	80036d0 <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	2b0a      	cmp	r3, #10
 8004220:	d914      	bls.n	800424c <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	f003 0308 	and.w	r3, r3, #8
 800422c:	2b00      	cmp	r3, #0
 800422e:	d00d      	beq.n	800424c <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004234:	f023 0312 	bic.w	r3, r3, #18
 8004238:	f043 0210 	orr.w	r2, r3, #16
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e042      	b.n	80042d2 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	689b      	ldr	r3, [r3, #8]
 8004252:	f003 0308 	and.w	r3, r3, #8
 8004256:	2b00      	cmp	r3, #0
 8004258:	d1dc      	bne.n	8004214 <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	689a      	ldr	r2, [r3, #8]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f042 0204 	orr.w	r2, r2, #4
 8004268:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800426a:	f7ff fa31 	bl	80036d0 <HAL_GetTick>
 800426e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004270:	e01b      	b.n	80042aa <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8004272:	f7ff fa2d 	bl	80036d0 <HAL_GetTick>
 8004276:	4602      	mov	r2, r0
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	1ad3      	subs	r3, r2, r3
 800427c:	2b0a      	cmp	r3, #10
 800427e:	d914      	bls.n	80042aa <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	f003 0304 	and.w	r3, r3, #4
 800428a:	2b00      	cmp	r3, #0
 800428c:	d00d      	beq.n	80042aa <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004292:	f023 0312 	bic.w	r3, r3, #18
 8004296:	f043 0210 	orr.w	r2, r3, #16
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e013      	b.n	80042d2 <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f003 0304 	and.w	r3, r3, #4
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d1dc      	bne.n	8004272 <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042bc:	f023 0303 	bic.w	r3, r3, #3
 80042c0:	f043 0201 	orr.w	r2, r3, #1
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80042d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	371c      	adds	r7, #28
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd90      	pop	{r4, r7, pc}
 80042da:	bf00      	nop
 80042dc:	20000010 	.word	0x20000010

080042e0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80042e8:	bf00      	nop
 80042ea:	370c      	adds	r7, #12
 80042ec:	46bd      	mov	sp, r7
 80042ee:	bc80      	pop	{r7}
 80042f0:	4770      	bx	lr
	...

080042f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b085      	sub	sp, #20
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	f003 0307 	and.w	r3, r3, #7
 8004302:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004304:	4b0c      	ldr	r3, [pc, #48]	; (8004338 <__NVIC_SetPriorityGrouping+0x44>)
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800430a:	68ba      	ldr	r2, [r7, #8]
 800430c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004310:	4013      	ands	r3, r2
 8004312:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800431c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004320:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004324:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004326:	4a04      	ldr	r2, [pc, #16]	; (8004338 <__NVIC_SetPriorityGrouping+0x44>)
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	60d3      	str	r3, [r2, #12]
}
 800432c:	bf00      	nop
 800432e:	3714      	adds	r7, #20
 8004330:	46bd      	mov	sp, r7
 8004332:	bc80      	pop	{r7}
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop
 8004338:	e000ed00 	.word	0xe000ed00

0800433c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800433c:	b480      	push	{r7}
 800433e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004340:	4b04      	ldr	r3, [pc, #16]	; (8004354 <__NVIC_GetPriorityGrouping+0x18>)
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	0a1b      	lsrs	r3, r3, #8
 8004346:	f003 0307 	and.w	r3, r3, #7
}
 800434a:	4618      	mov	r0, r3
 800434c:	46bd      	mov	sp, r7
 800434e:	bc80      	pop	{r7}
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	e000ed00 	.word	0xe000ed00

08004358 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	4603      	mov	r3, r0
 8004360:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004366:	2b00      	cmp	r3, #0
 8004368:	db0b      	blt.n	8004382 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800436a:	79fb      	ldrb	r3, [r7, #7]
 800436c:	f003 021f 	and.w	r2, r3, #31
 8004370:	4906      	ldr	r1, [pc, #24]	; (800438c <__NVIC_EnableIRQ+0x34>)
 8004372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004376:	095b      	lsrs	r3, r3, #5
 8004378:	2001      	movs	r0, #1
 800437a:	fa00 f202 	lsl.w	r2, r0, r2
 800437e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004382:	bf00      	nop
 8004384:	370c      	adds	r7, #12
 8004386:	46bd      	mov	sp, r7
 8004388:	bc80      	pop	{r7}
 800438a:	4770      	bx	lr
 800438c:	e000e100 	.word	0xe000e100

08004390 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004390:	b480      	push	{r7}
 8004392:	b083      	sub	sp, #12
 8004394:	af00      	add	r7, sp, #0
 8004396:	4603      	mov	r3, r0
 8004398:	6039      	str	r1, [r7, #0]
 800439a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800439c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	db0a      	blt.n	80043ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	b2da      	uxtb	r2, r3
 80043a8:	490c      	ldr	r1, [pc, #48]	; (80043dc <__NVIC_SetPriority+0x4c>)
 80043aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043ae:	0112      	lsls	r2, r2, #4
 80043b0:	b2d2      	uxtb	r2, r2
 80043b2:	440b      	add	r3, r1
 80043b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043b8:	e00a      	b.n	80043d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	b2da      	uxtb	r2, r3
 80043be:	4908      	ldr	r1, [pc, #32]	; (80043e0 <__NVIC_SetPriority+0x50>)
 80043c0:	79fb      	ldrb	r3, [r7, #7]
 80043c2:	f003 030f 	and.w	r3, r3, #15
 80043c6:	3b04      	subs	r3, #4
 80043c8:	0112      	lsls	r2, r2, #4
 80043ca:	b2d2      	uxtb	r2, r2
 80043cc:	440b      	add	r3, r1
 80043ce:	761a      	strb	r2, [r3, #24]
}
 80043d0:	bf00      	nop
 80043d2:	370c      	adds	r7, #12
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bc80      	pop	{r7}
 80043d8:	4770      	bx	lr
 80043da:	bf00      	nop
 80043dc:	e000e100 	.word	0xe000e100
 80043e0:	e000ed00 	.word	0xe000ed00

080043e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b089      	sub	sp, #36	; 0x24
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	60b9      	str	r1, [r7, #8]
 80043ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f003 0307 	and.w	r3, r3, #7
 80043f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	f1c3 0307 	rsb	r3, r3, #7
 80043fe:	2b04      	cmp	r3, #4
 8004400:	bf28      	it	cs
 8004402:	2304      	movcs	r3, #4
 8004404:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	3304      	adds	r3, #4
 800440a:	2b06      	cmp	r3, #6
 800440c:	d902      	bls.n	8004414 <NVIC_EncodePriority+0x30>
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	3b03      	subs	r3, #3
 8004412:	e000      	b.n	8004416 <NVIC_EncodePriority+0x32>
 8004414:	2300      	movs	r3, #0
 8004416:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004418:	f04f 32ff 	mov.w	r2, #4294967295
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	fa02 f303 	lsl.w	r3, r2, r3
 8004422:	43da      	mvns	r2, r3
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	401a      	ands	r2, r3
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800442c:	f04f 31ff 	mov.w	r1, #4294967295
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	fa01 f303 	lsl.w	r3, r1, r3
 8004436:	43d9      	mvns	r1, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800443c:	4313      	orrs	r3, r2
         );
}
 800443e:	4618      	mov	r0, r3
 8004440:	3724      	adds	r7, #36	; 0x24
 8004442:	46bd      	mov	sp, r7
 8004444:	bc80      	pop	{r7}
 8004446:	4770      	bx	lr

08004448 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b082      	sub	sp, #8
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	3b01      	subs	r3, #1
 8004454:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004458:	d301      	bcc.n	800445e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800445a:	2301      	movs	r3, #1
 800445c:	e00f      	b.n	800447e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800445e:	4a0a      	ldr	r2, [pc, #40]	; (8004488 <SysTick_Config+0x40>)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	3b01      	subs	r3, #1
 8004464:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004466:	210f      	movs	r1, #15
 8004468:	f04f 30ff 	mov.w	r0, #4294967295
 800446c:	f7ff ff90 	bl	8004390 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004470:	4b05      	ldr	r3, [pc, #20]	; (8004488 <SysTick_Config+0x40>)
 8004472:	2200      	movs	r2, #0
 8004474:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004476:	4b04      	ldr	r3, [pc, #16]	; (8004488 <SysTick_Config+0x40>)
 8004478:	2207      	movs	r2, #7
 800447a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	3708      	adds	r7, #8
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	e000e010 	.word	0xe000e010

0800448c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b082      	sub	sp, #8
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f7ff ff2d 	bl	80042f4 <__NVIC_SetPriorityGrouping>
}
 800449a:	bf00      	nop
 800449c:	3708      	adds	r7, #8
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b086      	sub	sp, #24
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	4603      	mov	r3, r0
 80044aa:	60b9      	str	r1, [r7, #8]
 80044ac:	607a      	str	r2, [r7, #4]
 80044ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80044b0:	2300      	movs	r3, #0
 80044b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80044b4:	f7ff ff42 	bl	800433c <__NVIC_GetPriorityGrouping>
 80044b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044ba:	687a      	ldr	r2, [r7, #4]
 80044bc:	68b9      	ldr	r1, [r7, #8]
 80044be:	6978      	ldr	r0, [r7, #20]
 80044c0:	f7ff ff90 	bl	80043e4 <NVIC_EncodePriority>
 80044c4:	4602      	mov	r2, r0
 80044c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044ca:	4611      	mov	r1, r2
 80044cc:	4618      	mov	r0, r3
 80044ce:	f7ff ff5f 	bl	8004390 <__NVIC_SetPriority>
}
 80044d2:	bf00      	nop
 80044d4:	3718      	adds	r7, #24
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044da:	b580      	push	{r7, lr}
 80044dc:	b082      	sub	sp, #8
 80044de:	af00      	add	r7, sp, #0
 80044e0:	4603      	mov	r3, r0
 80044e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7ff ff35 	bl	8004358 <__NVIC_EnableIRQ>
}
 80044ee:	bf00      	nop
 80044f0:	3708      	adds	r7, #8
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b082      	sub	sp, #8
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f7ff ffa2 	bl	8004448 <SysTick_Config>
 8004504:	4603      	mov	r3, r0
}
 8004506:	4618      	mov	r0, r3
 8004508:	3708      	adds	r7, #8
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}

0800450e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800450e:	b480      	push	{r7}
 8004510:	b085      	sub	sp, #20
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004516:	2300      	movs	r3, #0
 8004518:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004520:	2b02      	cmp	r3, #2
 8004522:	d008      	beq.n	8004536 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2204      	movs	r2, #4
 8004528:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e020      	b.n	8004578 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	681a      	ldr	r2, [r3, #0]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f022 020e 	bic.w	r2, r2, #14
 8004544:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f022 0201 	bic.w	r2, r2, #1
 8004554:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800455e:	2101      	movs	r1, #1
 8004560:	fa01 f202 	lsl.w	r2, r1, r2
 8004564:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2201      	movs	r2, #1
 800456a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004576:	7bfb      	ldrb	r3, [r7, #15]
}
 8004578:	4618      	mov	r0, r3
 800457a:	3714      	adds	r7, #20
 800457c:	46bd      	mov	sp, r7
 800457e:	bc80      	pop	{r7}
 8004580:	4770      	bx	lr
	...

08004584 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800458c:	2300      	movs	r3, #0
 800458e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004596:	2b02      	cmp	r3, #2
 8004598:	d005      	beq.n	80045a6 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2204      	movs	r2, #4
 800459e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	73fb      	strb	r3, [r7, #15]
 80045a4:	e051      	b.n	800464a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f022 020e 	bic.w	r2, r2, #14
 80045b4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f022 0201 	bic.w	r2, r2, #1
 80045c4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a22      	ldr	r2, [pc, #136]	; (8004654 <HAL_DMA_Abort_IT+0xd0>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d029      	beq.n	8004624 <HAL_DMA_Abort_IT+0xa0>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a20      	ldr	r2, [pc, #128]	; (8004658 <HAL_DMA_Abort_IT+0xd4>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d022      	beq.n	8004620 <HAL_DMA_Abort_IT+0x9c>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a1f      	ldr	r2, [pc, #124]	; (800465c <HAL_DMA_Abort_IT+0xd8>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d01a      	beq.n	800461a <HAL_DMA_Abort_IT+0x96>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a1d      	ldr	r2, [pc, #116]	; (8004660 <HAL_DMA_Abort_IT+0xdc>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d012      	beq.n	8004614 <HAL_DMA_Abort_IT+0x90>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a1c      	ldr	r2, [pc, #112]	; (8004664 <HAL_DMA_Abort_IT+0xe0>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d00a      	beq.n	800460e <HAL_DMA_Abort_IT+0x8a>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a1a      	ldr	r2, [pc, #104]	; (8004668 <HAL_DMA_Abort_IT+0xe4>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d102      	bne.n	8004608 <HAL_DMA_Abort_IT+0x84>
 8004602:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004606:	e00e      	b.n	8004626 <HAL_DMA_Abort_IT+0xa2>
 8004608:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800460c:	e00b      	b.n	8004626 <HAL_DMA_Abort_IT+0xa2>
 800460e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004612:	e008      	b.n	8004626 <HAL_DMA_Abort_IT+0xa2>
 8004614:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004618:	e005      	b.n	8004626 <HAL_DMA_Abort_IT+0xa2>
 800461a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800461e:	e002      	b.n	8004626 <HAL_DMA_Abort_IT+0xa2>
 8004620:	2310      	movs	r3, #16
 8004622:	e000      	b.n	8004626 <HAL_DMA_Abort_IT+0xa2>
 8004624:	2301      	movs	r3, #1
 8004626:	4a11      	ldr	r2, [pc, #68]	; (800466c <HAL_DMA_Abort_IT+0xe8>)
 8004628:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2201      	movs	r2, #1
 800462e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800463e:	2b00      	cmp	r3, #0
 8004640:	d003      	beq.n	800464a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	4798      	blx	r3
    } 
  }
  return status;
 800464a:	7bfb      	ldrb	r3, [r7, #15]
}
 800464c:	4618      	mov	r0, r3
 800464e:	3710      	adds	r7, #16
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}
 8004654:	40020008 	.word	0x40020008
 8004658:	4002001c 	.word	0x4002001c
 800465c:	40020030 	.word	0x40020030
 8004660:	40020044 	.word	0x40020044
 8004664:	40020058 	.word	0x40020058
 8004668:	4002006c 	.word	0x4002006c
 800466c:	40020000 	.word	0x40020000

08004670 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004670:	b480      	push	{r7}
 8004672:	b08b      	sub	sp, #44	; 0x2c
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800467a:	2300      	movs	r3, #0
 800467c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800467e:	2300      	movs	r3, #0
 8004680:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004682:	e169      	b.n	8004958 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004684:	2201      	movs	r2, #1
 8004686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004688:	fa02 f303 	lsl.w	r3, r2, r3
 800468c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	69fa      	ldr	r2, [r7, #28]
 8004694:	4013      	ands	r3, r2
 8004696:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	69fb      	ldr	r3, [r7, #28]
 800469c:	429a      	cmp	r2, r3
 800469e:	f040 8158 	bne.w	8004952 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	4a9a      	ldr	r2, [pc, #616]	; (8004910 <HAL_GPIO_Init+0x2a0>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d05e      	beq.n	800476a <HAL_GPIO_Init+0xfa>
 80046ac:	4a98      	ldr	r2, [pc, #608]	; (8004910 <HAL_GPIO_Init+0x2a0>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d875      	bhi.n	800479e <HAL_GPIO_Init+0x12e>
 80046b2:	4a98      	ldr	r2, [pc, #608]	; (8004914 <HAL_GPIO_Init+0x2a4>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d058      	beq.n	800476a <HAL_GPIO_Init+0xfa>
 80046b8:	4a96      	ldr	r2, [pc, #600]	; (8004914 <HAL_GPIO_Init+0x2a4>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d86f      	bhi.n	800479e <HAL_GPIO_Init+0x12e>
 80046be:	4a96      	ldr	r2, [pc, #600]	; (8004918 <HAL_GPIO_Init+0x2a8>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d052      	beq.n	800476a <HAL_GPIO_Init+0xfa>
 80046c4:	4a94      	ldr	r2, [pc, #592]	; (8004918 <HAL_GPIO_Init+0x2a8>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d869      	bhi.n	800479e <HAL_GPIO_Init+0x12e>
 80046ca:	4a94      	ldr	r2, [pc, #592]	; (800491c <HAL_GPIO_Init+0x2ac>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d04c      	beq.n	800476a <HAL_GPIO_Init+0xfa>
 80046d0:	4a92      	ldr	r2, [pc, #584]	; (800491c <HAL_GPIO_Init+0x2ac>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d863      	bhi.n	800479e <HAL_GPIO_Init+0x12e>
 80046d6:	4a92      	ldr	r2, [pc, #584]	; (8004920 <HAL_GPIO_Init+0x2b0>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d046      	beq.n	800476a <HAL_GPIO_Init+0xfa>
 80046dc:	4a90      	ldr	r2, [pc, #576]	; (8004920 <HAL_GPIO_Init+0x2b0>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d85d      	bhi.n	800479e <HAL_GPIO_Init+0x12e>
 80046e2:	2b12      	cmp	r3, #18
 80046e4:	d82a      	bhi.n	800473c <HAL_GPIO_Init+0xcc>
 80046e6:	2b12      	cmp	r3, #18
 80046e8:	d859      	bhi.n	800479e <HAL_GPIO_Init+0x12e>
 80046ea:	a201      	add	r2, pc, #4	; (adr r2, 80046f0 <HAL_GPIO_Init+0x80>)
 80046ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046f0:	0800476b 	.word	0x0800476b
 80046f4:	08004745 	.word	0x08004745
 80046f8:	08004757 	.word	0x08004757
 80046fc:	08004799 	.word	0x08004799
 8004700:	0800479f 	.word	0x0800479f
 8004704:	0800479f 	.word	0x0800479f
 8004708:	0800479f 	.word	0x0800479f
 800470c:	0800479f 	.word	0x0800479f
 8004710:	0800479f 	.word	0x0800479f
 8004714:	0800479f 	.word	0x0800479f
 8004718:	0800479f 	.word	0x0800479f
 800471c:	0800479f 	.word	0x0800479f
 8004720:	0800479f 	.word	0x0800479f
 8004724:	0800479f 	.word	0x0800479f
 8004728:	0800479f 	.word	0x0800479f
 800472c:	0800479f 	.word	0x0800479f
 8004730:	0800479f 	.word	0x0800479f
 8004734:	0800474d 	.word	0x0800474d
 8004738:	08004761 	.word	0x08004761
 800473c:	4a79      	ldr	r2, [pc, #484]	; (8004924 <HAL_GPIO_Init+0x2b4>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d013      	beq.n	800476a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004742:	e02c      	b.n	800479e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	623b      	str	r3, [r7, #32]
          break;
 800474a:	e029      	b.n	80047a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	68db      	ldr	r3, [r3, #12]
 8004750:	3304      	adds	r3, #4
 8004752:	623b      	str	r3, [r7, #32]
          break;
 8004754:	e024      	b.n	80047a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	68db      	ldr	r3, [r3, #12]
 800475a:	3308      	adds	r3, #8
 800475c:	623b      	str	r3, [r7, #32]
          break;
 800475e:	e01f      	b.n	80047a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	68db      	ldr	r3, [r3, #12]
 8004764:	330c      	adds	r3, #12
 8004766:	623b      	str	r3, [r7, #32]
          break;
 8004768:	e01a      	b.n	80047a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d102      	bne.n	8004778 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004772:	2304      	movs	r3, #4
 8004774:	623b      	str	r3, [r7, #32]
          break;
 8004776:	e013      	b.n	80047a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	2b01      	cmp	r3, #1
 800477e:	d105      	bne.n	800478c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004780:	2308      	movs	r3, #8
 8004782:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	69fa      	ldr	r2, [r7, #28]
 8004788:	611a      	str	r2, [r3, #16]
          break;
 800478a:	e009      	b.n	80047a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800478c:	2308      	movs	r3, #8
 800478e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	69fa      	ldr	r2, [r7, #28]
 8004794:	615a      	str	r2, [r3, #20]
          break;
 8004796:	e003      	b.n	80047a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004798:	2300      	movs	r3, #0
 800479a:	623b      	str	r3, [r7, #32]
          break;
 800479c:	e000      	b.n	80047a0 <HAL_GPIO_Init+0x130>
          break;
 800479e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	2bff      	cmp	r3, #255	; 0xff
 80047a4:	d801      	bhi.n	80047aa <HAL_GPIO_Init+0x13a>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	e001      	b.n	80047ae <HAL_GPIO_Init+0x13e>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	3304      	adds	r3, #4
 80047ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80047b0:	69bb      	ldr	r3, [r7, #24]
 80047b2:	2bff      	cmp	r3, #255	; 0xff
 80047b4:	d802      	bhi.n	80047bc <HAL_GPIO_Init+0x14c>
 80047b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	e002      	b.n	80047c2 <HAL_GPIO_Init+0x152>
 80047bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047be:	3b08      	subs	r3, #8
 80047c0:	009b      	lsls	r3, r3, #2
 80047c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	210f      	movs	r1, #15
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	fa01 f303 	lsl.w	r3, r1, r3
 80047d0:	43db      	mvns	r3, r3
 80047d2:	401a      	ands	r2, r3
 80047d4:	6a39      	ldr	r1, [r7, #32]
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	fa01 f303 	lsl.w	r3, r1, r3
 80047dc:	431a      	orrs	r2, r3
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	f000 80b1 	beq.w	8004952 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80047f0:	4b4d      	ldr	r3, [pc, #308]	; (8004928 <HAL_GPIO_Init+0x2b8>)
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	4a4c      	ldr	r2, [pc, #304]	; (8004928 <HAL_GPIO_Init+0x2b8>)
 80047f6:	f043 0301 	orr.w	r3, r3, #1
 80047fa:	6193      	str	r3, [r2, #24]
 80047fc:	4b4a      	ldr	r3, [pc, #296]	; (8004928 <HAL_GPIO_Init+0x2b8>)
 80047fe:	699b      	ldr	r3, [r3, #24]
 8004800:	f003 0301 	and.w	r3, r3, #1
 8004804:	60bb      	str	r3, [r7, #8]
 8004806:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004808:	4a48      	ldr	r2, [pc, #288]	; (800492c <HAL_GPIO_Init+0x2bc>)
 800480a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800480c:	089b      	lsrs	r3, r3, #2
 800480e:	3302      	adds	r3, #2
 8004810:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004814:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004818:	f003 0303 	and.w	r3, r3, #3
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	220f      	movs	r2, #15
 8004820:	fa02 f303 	lsl.w	r3, r2, r3
 8004824:	43db      	mvns	r3, r3
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	4013      	ands	r3, r2
 800482a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a40      	ldr	r2, [pc, #256]	; (8004930 <HAL_GPIO_Init+0x2c0>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d013      	beq.n	800485c <HAL_GPIO_Init+0x1ec>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a3f      	ldr	r2, [pc, #252]	; (8004934 <HAL_GPIO_Init+0x2c4>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d00d      	beq.n	8004858 <HAL_GPIO_Init+0x1e8>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	4a3e      	ldr	r2, [pc, #248]	; (8004938 <HAL_GPIO_Init+0x2c8>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d007      	beq.n	8004854 <HAL_GPIO_Init+0x1e4>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	4a3d      	ldr	r2, [pc, #244]	; (800493c <HAL_GPIO_Init+0x2cc>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d101      	bne.n	8004850 <HAL_GPIO_Init+0x1e0>
 800484c:	2303      	movs	r3, #3
 800484e:	e006      	b.n	800485e <HAL_GPIO_Init+0x1ee>
 8004850:	2304      	movs	r3, #4
 8004852:	e004      	b.n	800485e <HAL_GPIO_Init+0x1ee>
 8004854:	2302      	movs	r3, #2
 8004856:	e002      	b.n	800485e <HAL_GPIO_Init+0x1ee>
 8004858:	2301      	movs	r3, #1
 800485a:	e000      	b.n	800485e <HAL_GPIO_Init+0x1ee>
 800485c:	2300      	movs	r3, #0
 800485e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004860:	f002 0203 	and.w	r2, r2, #3
 8004864:	0092      	lsls	r2, r2, #2
 8004866:	4093      	lsls	r3, r2
 8004868:	68fa      	ldr	r2, [r7, #12]
 800486a:	4313      	orrs	r3, r2
 800486c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800486e:	492f      	ldr	r1, [pc, #188]	; (800492c <HAL_GPIO_Init+0x2bc>)
 8004870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004872:	089b      	lsrs	r3, r3, #2
 8004874:	3302      	adds	r3, #2
 8004876:	68fa      	ldr	r2, [r7, #12]
 8004878:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004884:	2b00      	cmp	r3, #0
 8004886:	d006      	beq.n	8004896 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004888:	4b2d      	ldr	r3, [pc, #180]	; (8004940 <HAL_GPIO_Init+0x2d0>)
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	492c      	ldr	r1, [pc, #176]	; (8004940 <HAL_GPIO_Init+0x2d0>)
 800488e:	69bb      	ldr	r3, [r7, #24]
 8004890:	4313      	orrs	r3, r2
 8004892:	600b      	str	r3, [r1, #0]
 8004894:	e006      	b.n	80048a4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004896:	4b2a      	ldr	r3, [pc, #168]	; (8004940 <HAL_GPIO_Init+0x2d0>)
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	69bb      	ldr	r3, [r7, #24]
 800489c:	43db      	mvns	r3, r3
 800489e:	4928      	ldr	r1, [pc, #160]	; (8004940 <HAL_GPIO_Init+0x2d0>)
 80048a0:	4013      	ands	r3, r2
 80048a2:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d006      	beq.n	80048be <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80048b0:	4b23      	ldr	r3, [pc, #140]	; (8004940 <HAL_GPIO_Init+0x2d0>)
 80048b2:	685a      	ldr	r2, [r3, #4]
 80048b4:	4922      	ldr	r1, [pc, #136]	; (8004940 <HAL_GPIO_Init+0x2d0>)
 80048b6:	69bb      	ldr	r3, [r7, #24]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	604b      	str	r3, [r1, #4]
 80048bc:	e006      	b.n	80048cc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80048be:	4b20      	ldr	r3, [pc, #128]	; (8004940 <HAL_GPIO_Init+0x2d0>)
 80048c0:	685a      	ldr	r2, [r3, #4]
 80048c2:	69bb      	ldr	r3, [r7, #24]
 80048c4:	43db      	mvns	r3, r3
 80048c6:	491e      	ldr	r1, [pc, #120]	; (8004940 <HAL_GPIO_Init+0x2d0>)
 80048c8:	4013      	ands	r3, r2
 80048ca:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d006      	beq.n	80048e6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80048d8:	4b19      	ldr	r3, [pc, #100]	; (8004940 <HAL_GPIO_Init+0x2d0>)
 80048da:	689a      	ldr	r2, [r3, #8]
 80048dc:	4918      	ldr	r1, [pc, #96]	; (8004940 <HAL_GPIO_Init+0x2d0>)
 80048de:	69bb      	ldr	r3, [r7, #24]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	608b      	str	r3, [r1, #8]
 80048e4:	e006      	b.n	80048f4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80048e6:	4b16      	ldr	r3, [pc, #88]	; (8004940 <HAL_GPIO_Init+0x2d0>)
 80048e8:	689a      	ldr	r2, [r3, #8]
 80048ea:	69bb      	ldr	r3, [r7, #24]
 80048ec:	43db      	mvns	r3, r3
 80048ee:	4914      	ldr	r1, [pc, #80]	; (8004940 <HAL_GPIO_Init+0x2d0>)
 80048f0:	4013      	ands	r3, r2
 80048f2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d021      	beq.n	8004944 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004900:	4b0f      	ldr	r3, [pc, #60]	; (8004940 <HAL_GPIO_Init+0x2d0>)
 8004902:	68da      	ldr	r2, [r3, #12]
 8004904:	490e      	ldr	r1, [pc, #56]	; (8004940 <HAL_GPIO_Init+0x2d0>)
 8004906:	69bb      	ldr	r3, [r7, #24]
 8004908:	4313      	orrs	r3, r2
 800490a:	60cb      	str	r3, [r1, #12]
 800490c:	e021      	b.n	8004952 <HAL_GPIO_Init+0x2e2>
 800490e:	bf00      	nop
 8004910:	10320000 	.word	0x10320000
 8004914:	10310000 	.word	0x10310000
 8004918:	10220000 	.word	0x10220000
 800491c:	10210000 	.word	0x10210000
 8004920:	10120000 	.word	0x10120000
 8004924:	10110000 	.word	0x10110000
 8004928:	40021000 	.word	0x40021000
 800492c:	40010000 	.word	0x40010000
 8004930:	40010800 	.word	0x40010800
 8004934:	40010c00 	.word	0x40010c00
 8004938:	40011000 	.word	0x40011000
 800493c:	40011400 	.word	0x40011400
 8004940:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004944:	4b0b      	ldr	r3, [pc, #44]	; (8004974 <HAL_GPIO_Init+0x304>)
 8004946:	68da      	ldr	r2, [r3, #12]
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	43db      	mvns	r3, r3
 800494c:	4909      	ldr	r1, [pc, #36]	; (8004974 <HAL_GPIO_Init+0x304>)
 800494e:	4013      	ands	r3, r2
 8004950:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004954:	3301      	adds	r3, #1
 8004956:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800495e:	fa22 f303 	lsr.w	r3, r2, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	f47f ae8e 	bne.w	8004684 <HAL_GPIO_Init+0x14>
  }
}
 8004968:	bf00      	nop
 800496a:	bf00      	nop
 800496c:	372c      	adds	r7, #44	; 0x2c
 800496e:	46bd      	mov	sp, r7
 8004970:	bc80      	pop	{r7}
 8004972:	4770      	bx	lr
 8004974:	40010400 	.word	0x40010400

08004978 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	460b      	mov	r3, r1
 8004982:	807b      	strh	r3, [r7, #2]
 8004984:	4613      	mov	r3, r2
 8004986:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004988:	787b      	ldrb	r3, [r7, #1]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d003      	beq.n	8004996 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800498e:	887a      	ldrh	r2, [r7, #2]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004994:	e003      	b.n	800499e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004996:	887b      	ldrh	r3, [r7, #2]
 8004998:	041a      	lsls	r2, r3, #16
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	611a      	str	r2, [r3, #16]
}
 800499e:	bf00      	nop
 80049a0:	370c      	adds	r7, #12
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bc80      	pop	{r7}
 80049a6:	4770      	bx	lr

080049a8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	460b      	mov	r3, r1
 80049b2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80049ba:	887a      	ldrh	r2, [r7, #2]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	4013      	ands	r3, r2
 80049c0:	041a      	lsls	r2, r3, #16
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	43d9      	mvns	r1, r3
 80049c6:	887b      	ldrh	r3, [r7, #2]
 80049c8:	400b      	ands	r3, r1
 80049ca:	431a      	orrs	r2, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	611a      	str	r2, [r3, #16]
}
 80049d0:	bf00      	nop
 80049d2:	3714      	adds	r7, #20
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bc80      	pop	{r7}
 80049d8:	4770      	bx	lr
	...

080049dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b082      	sub	sp, #8
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	4603      	mov	r3, r0
 80049e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80049e6:	4b08      	ldr	r3, [pc, #32]	; (8004a08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049e8:	695a      	ldr	r2, [r3, #20]
 80049ea:	88fb      	ldrh	r3, [r7, #6]
 80049ec:	4013      	ands	r3, r2
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d006      	beq.n	8004a00 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80049f2:	4a05      	ldr	r2, [pc, #20]	; (8004a08 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80049f4:	88fb      	ldrh	r3, [r7, #6]
 80049f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80049f8:	88fb      	ldrh	r3, [r7, #6]
 80049fa:	4618      	mov	r0, r3
 80049fc:	f000 f806 	bl	8004a0c <HAL_GPIO_EXTI_Callback>
  }
}
 8004a00:	bf00      	nop
 8004a02:	3708      	adds	r7, #8
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}
 8004a08:	40010400 	.word	0x40010400

08004a0c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b083      	sub	sp, #12
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	4603      	mov	r3, r0
 8004a14:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004a16:	bf00      	nop
 8004a18:	370c      	adds	r7, #12
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bc80      	pop	{r7}
 8004a1e:	4770      	bx	lr

08004a20 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b086      	sub	sp, #24
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e272      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0301 	and.w	r3, r3, #1
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	f000 8087 	beq.w	8004b4e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a40:	4b92      	ldr	r3, [pc, #584]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	f003 030c 	and.w	r3, r3, #12
 8004a48:	2b04      	cmp	r3, #4
 8004a4a:	d00c      	beq.n	8004a66 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004a4c:	4b8f      	ldr	r3, [pc, #572]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f003 030c 	and.w	r3, r3, #12
 8004a54:	2b08      	cmp	r3, #8
 8004a56:	d112      	bne.n	8004a7e <HAL_RCC_OscConfig+0x5e>
 8004a58:	4b8c      	ldr	r3, [pc, #560]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a64:	d10b      	bne.n	8004a7e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a66:	4b89      	ldr	r3, [pc, #548]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d06c      	beq.n	8004b4c <HAL_RCC_OscConfig+0x12c>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d168      	bne.n	8004b4c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e24c      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a86:	d106      	bne.n	8004a96 <HAL_RCC_OscConfig+0x76>
 8004a88:	4b80      	ldr	r3, [pc, #512]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a7f      	ldr	r2, [pc, #508]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004a8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a92:	6013      	str	r3, [r2, #0]
 8004a94:	e02e      	b.n	8004af4 <HAL_RCC_OscConfig+0xd4>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d10c      	bne.n	8004ab8 <HAL_RCC_OscConfig+0x98>
 8004a9e:	4b7b      	ldr	r3, [pc, #492]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a7a      	ldr	r2, [pc, #488]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004aa4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004aa8:	6013      	str	r3, [r2, #0]
 8004aaa:	4b78      	ldr	r3, [pc, #480]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	4a77      	ldr	r2, [pc, #476]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004ab0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ab4:	6013      	str	r3, [r2, #0]
 8004ab6:	e01d      	b.n	8004af4 <HAL_RCC_OscConfig+0xd4>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ac0:	d10c      	bne.n	8004adc <HAL_RCC_OscConfig+0xbc>
 8004ac2:	4b72      	ldr	r3, [pc, #456]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	4a71      	ldr	r2, [pc, #452]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004ac8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004acc:	6013      	str	r3, [r2, #0]
 8004ace:	4b6f      	ldr	r3, [pc, #444]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a6e      	ldr	r2, [pc, #440]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004ad4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ad8:	6013      	str	r3, [r2, #0]
 8004ada:	e00b      	b.n	8004af4 <HAL_RCC_OscConfig+0xd4>
 8004adc:	4b6b      	ldr	r3, [pc, #428]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a6a      	ldr	r2, [pc, #424]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004ae2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ae6:	6013      	str	r3, [r2, #0]
 8004ae8:	4b68      	ldr	r3, [pc, #416]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a67      	ldr	r2, [pc, #412]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004aee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004af2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d013      	beq.n	8004b24 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004afc:	f7fe fde8 	bl	80036d0 <HAL_GetTick>
 8004b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b02:	e008      	b.n	8004b16 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b04:	f7fe fde4 	bl	80036d0 <HAL_GetTick>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	1ad3      	subs	r3, r2, r3
 8004b0e:	2b64      	cmp	r3, #100	; 0x64
 8004b10:	d901      	bls.n	8004b16 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004b12:	2303      	movs	r3, #3
 8004b14:	e200      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b16:	4b5d      	ldr	r3, [pc, #372]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d0f0      	beq.n	8004b04 <HAL_RCC_OscConfig+0xe4>
 8004b22:	e014      	b.n	8004b4e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b24:	f7fe fdd4 	bl	80036d0 <HAL_GetTick>
 8004b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b2a:	e008      	b.n	8004b3e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b2c:	f7fe fdd0 	bl	80036d0 <HAL_GetTick>
 8004b30:	4602      	mov	r2, r0
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	1ad3      	subs	r3, r2, r3
 8004b36:	2b64      	cmp	r3, #100	; 0x64
 8004b38:	d901      	bls.n	8004b3e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004b3a:	2303      	movs	r3, #3
 8004b3c:	e1ec      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b3e:	4b53      	ldr	r3, [pc, #332]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d1f0      	bne.n	8004b2c <HAL_RCC_OscConfig+0x10c>
 8004b4a:	e000      	b.n	8004b4e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d063      	beq.n	8004c22 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b5a:	4b4c      	ldr	r3, [pc, #304]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	f003 030c 	and.w	r3, r3, #12
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d00b      	beq.n	8004b7e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004b66:	4b49      	ldr	r3, [pc, #292]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	f003 030c 	and.w	r3, r3, #12
 8004b6e:	2b08      	cmp	r3, #8
 8004b70:	d11c      	bne.n	8004bac <HAL_RCC_OscConfig+0x18c>
 8004b72:	4b46      	ldr	r3, [pc, #280]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d116      	bne.n	8004bac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b7e:	4b43      	ldr	r3, [pc, #268]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 0302 	and.w	r3, r3, #2
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d005      	beq.n	8004b96 <HAL_RCC_OscConfig+0x176>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	691b      	ldr	r3, [r3, #16]
 8004b8e:	2b01      	cmp	r3, #1
 8004b90:	d001      	beq.n	8004b96 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e1c0      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b96:	4b3d      	ldr	r3, [pc, #244]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	695b      	ldr	r3, [r3, #20]
 8004ba2:	00db      	lsls	r3, r3, #3
 8004ba4:	4939      	ldr	r1, [pc, #228]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004baa:	e03a      	b.n	8004c22 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	691b      	ldr	r3, [r3, #16]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d020      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bb4:	4b36      	ldr	r3, [pc, #216]	; (8004c90 <HAL_RCC_OscConfig+0x270>)
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bba:	f7fe fd89 	bl	80036d0 <HAL_GetTick>
 8004bbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bc0:	e008      	b.n	8004bd4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bc2:	f7fe fd85 	bl	80036d0 <HAL_GetTick>
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	d901      	bls.n	8004bd4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e1a1      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bd4:	4b2d      	ldr	r3, [pc, #180]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0302 	and.w	r3, r3, #2
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d0f0      	beq.n	8004bc2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004be0:	4b2a      	ldr	r3, [pc, #168]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	695b      	ldr	r3, [r3, #20]
 8004bec:	00db      	lsls	r3, r3, #3
 8004bee:	4927      	ldr	r1, [pc, #156]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	600b      	str	r3, [r1, #0]
 8004bf4:	e015      	b.n	8004c22 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bf6:	4b26      	ldr	r3, [pc, #152]	; (8004c90 <HAL_RCC_OscConfig+0x270>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bfc:	f7fe fd68 	bl	80036d0 <HAL_GetTick>
 8004c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c02:	e008      	b.n	8004c16 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c04:	f7fe fd64 	bl	80036d0 <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d901      	bls.n	8004c16 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e180      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c16:	4b1d      	ldr	r3, [pc, #116]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 0302 	and.w	r3, r3, #2
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1f0      	bne.n	8004c04 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0308 	and.w	r3, r3, #8
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d03a      	beq.n	8004ca4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	699b      	ldr	r3, [r3, #24]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d019      	beq.n	8004c6a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c36:	4b17      	ldr	r3, [pc, #92]	; (8004c94 <HAL_RCC_OscConfig+0x274>)
 8004c38:	2201      	movs	r2, #1
 8004c3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c3c:	f7fe fd48 	bl	80036d0 <HAL_GetTick>
 8004c40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c42:	e008      	b.n	8004c56 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c44:	f7fe fd44 	bl	80036d0 <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	2b02      	cmp	r3, #2
 8004c50:	d901      	bls.n	8004c56 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e160      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c56:	4b0d      	ldr	r3, [pc, #52]	; (8004c8c <HAL_RCC_OscConfig+0x26c>)
 8004c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5a:	f003 0302 	and.w	r3, r3, #2
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d0f0      	beq.n	8004c44 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004c62:	2001      	movs	r0, #1
 8004c64:	f000 fad8 	bl	8005218 <RCC_Delay>
 8004c68:	e01c      	b.n	8004ca4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c6a:	4b0a      	ldr	r3, [pc, #40]	; (8004c94 <HAL_RCC_OscConfig+0x274>)
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c70:	f7fe fd2e 	bl	80036d0 <HAL_GetTick>
 8004c74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c76:	e00f      	b.n	8004c98 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c78:	f7fe fd2a 	bl	80036d0 <HAL_GetTick>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	1ad3      	subs	r3, r2, r3
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d908      	bls.n	8004c98 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004c86:	2303      	movs	r3, #3
 8004c88:	e146      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
 8004c8a:	bf00      	nop
 8004c8c:	40021000 	.word	0x40021000
 8004c90:	42420000 	.word	0x42420000
 8004c94:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c98:	4b92      	ldr	r3, [pc, #584]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9c:	f003 0302 	and.w	r3, r3, #2
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d1e9      	bne.n	8004c78 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0304 	and.w	r3, r3, #4
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	f000 80a6 	beq.w	8004dfe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cb6:	4b8b      	ldr	r3, [pc, #556]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004cb8:	69db      	ldr	r3, [r3, #28]
 8004cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d10d      	bne.n	8004cde <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004cc2:	4b88      	ldr	r3, [pc, #544]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004cc4:	69db      	ldr	r3, [r3, #28]
 8004cc6:	4a87      	ldr	r2, [pc, #540]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004cc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ccc:	61d3      	str	r3, [r2, #28]
 8004cce:	4b85      	ldr	r3, [pc, #532]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004cd0:	69db      	ldr	r3, [r3, #28]
 8004cd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cd6:	60bb      	str	r3, [r7, #8]
 8004cd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004cda:	2301      	movs	r3, #1
 8004cdc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cde:	4b82      	ldr	r3, [pc, #520]	; (8004ee8 <HAL_RCC_OscConfig+0x4c8>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d118      	bne.n	8004d1c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cea:	4b7f      	ldr	r3, [pc, #508]	; (8004ee8 <HAL_RCC_OscConfig+0x4c8>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a7e      	ldr	r2, [pc, #504]	; (8004ee8 <HAL_RCC_OscConfig+0x4c8>)
 8004cf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cf4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cf6:	f7fe fceb 	bl	80036d0 <HAL_GetTick>
 8004cfa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cfc:	e008      	b.n	8004d10 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cfe:	f7fe fce7 	bl	80036d0 <HAL_GetTick>
 8004d02:	4602      	mov	r2, r0
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	1ad3      	subs	r3, r2, r3
 8004d08:	2b64      	cmp	r3, #100	; 0x64
 8004d0a:	d901      	bls.n	8004d10 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	e103      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d10:	4b75      	ldr	r3, [pc, #468]	; (8004ee8 <HAL_RCC_OscConfig+0x4c8>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d0f0      	beq.n	8004cfe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d106      	bne.n	8004d32 <HAL_RCC_OscConfig+0x312>
 8004d24:	4b6f      	ldr	r3, [pc, #444]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004d26:	6a1b      	ldr	r3, [r3, #32]
 8004d28:	4a6e      	ldr	r2, [pc, #440]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004d2a:	f043 0301 	orr.w	r3, r3, #1
 8004d2e:	6213      	str	r3, [r2, #32]
 8004d30:	e02d      	b.n	8004d8e <HAL_RCC_OscConfig+0x36e>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d10c      	bne.n	8004d54 <HAL_RCC_OscConfig+0x334>
 8004d3a:	4b6a      	ldr	r3, [pc, #424]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004d3c:	6a1b      	ldr	r3, [r3, #32]
 8004d3e:	4a69      	ldr	r2, [pc, #420]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004d40:	f023 0301 	bic.w	r3, r3, #1
 8004d44:	6213      	str	r3, [r2, #32]
 8004d46:	4b67      	ldr	r3, [pc, #412]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004d48:	6a1b      	ldr	r3, [r3, #32]
 8004d4a:	4a66      	ldr	r2, [pc, #408]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004d4c:	f023 0304 	bic.w	r3, r3, #4
 8004d50:	6213      	str	r3, [r2, #32]
 8004d52:	e01c      	b.n	8004d8e <HAL_RCC_OscConfig+0x36e>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	68db      	ldr	r3, [r3, #12]
 8004d58:	2b05      	cmp	r3, #5
 8004d5a:	d10c      	bne.n	8004d76 <HAL_RCC_OscConfig+0x356>
 8004d5c:	4b61      	ldr	r3, [pc, #388]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004d5e:	6a1b      	ldr	r3, [r3, #32]
 8004d60:	4a60      	ldr	r2, [pc, #384]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004d62:	f043 0304 	orr.w	r3, r3, #4
 8004d66:	6213      	str	r3, [r2, #32]
 8004d68:	4b5e      	ldr	r3, [pc, #376]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004d6a:	6a1b      	ldr	r3, [r3, #32]
 8004d6c:	4a5d      	ldr	r2, [pc, #372]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004d6e:	f043 0301 	orr.w	r3, r3, #1
 8004d72:	6213      	str	r3, [r2, #32]
 8004d74:	e00b      	b.n	8004d8e <HAL_RCC_OscConfig+0x36e>
 8004d76:	4b5b      	ldr	r3, [pc, #364]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004d78:	6a1b      	ldr	r3, [r3, #32]
 8004d7a:	4a5a      	ldr	r2, [pc, #360]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004d7c:	f023 0301 	bic.w	r3, r3, #1
 8004d80:	6213      	str	r3, [r2, #32]
 8004d82:	4b58      	ldr	r3, [pc, #352]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004d84:	6a1b      	ldr	r3, [r3, #32]
 8004d86:	4a57      	ldr	r2, [pc, #348]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004d88:	f023 0304 	bic.w	r3, r3, #4
 8004d8c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d015      	beq.n	8004dc2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d96:	f7fe fc9b 	bl	80036d0 <HAL_GetTick>
 8004d9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d9c:	e00a      	b.n	8004db4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d9e:	f7fe fc97 	bl	80036d0 <HAL_GetTick>
 8004da2:	4602      	mov	r2, r0
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	1ad3      	subs	r3, r2, r3
 8004da8:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d901      	bls.n	8004db4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004db0:	2303      	movs	r3, #3
 8004db2:	e0b1      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004db4:	4b4b      	ldr	r3, [pc, #300]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004db6:	6a1b      	ldr	r3, [r3, #32]
 8004db8:	f003 0302 	and.w	r3, r3, #2
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d0ee      	beq.n	8004d9e <HAL_RCC_OscConfig+0x37e>
 8004dc0:	e014      	b.n	8004dec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dc2:	f7fe fc85 	bl	80036d0 <HAL_GetTick>
 8004dc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004dc8:	e00a      	b.n	8004de0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dca:	f7fe fc81 	bl	80036d0 <HAL_GetTick>
 8004dce:	4602      	mov	r2, r0
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	1ad3      	subs	r3, r2, r3
 8004dd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d901      	bls.n	8004de0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	e09b      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004de0:	4b40      	ldr	r3, [pc, #256]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004de2:	6a1b      	ldr	r3, [r3, #32]
 8004de4:	f003 0302 	and.w	r3, r3, #2
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d1ee      	bne.n	8004dca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004dec:	7dfb      	ldrb	r3, [r7, #23]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d105      	bne.n	8004dfe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004df2:	4b3c      	ldr	r3, [pc, #240]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004df4:	69db      	ldr	r3, [r3, #28]
 8004df6:	4a3b      	ldr	r2, [pc, #236]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004df8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dfc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	69db      	ldr	r3, [r3, #28]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	f000 8087 	beq.w	8004f16 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e08:	4b36      	ldr	r3, [pc, #216]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004e0a:	685b      	ldr	r3, [r3, #4]
 8004e0c:	f003 030c 	and.w	r3, r3, #12
 8004e10:	2b08      	cmp	r3, #8
 8004e12:	d061      	beq.n	8004ed8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	69db      	ldr	r3, [r3, #28]
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d146      	bne.n	8004eaa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e1c:	4b33      	ldr	r3, [pc, #204]	; (8004eec <HAL_RCC_OscConfig+0x4cc>)
 8004e1e:	2200      	movs	r2, #0
 8004e20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e22:	f7fe fc55 	bl	80036d0 <HAL_GetTick>
 8004e26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e28:	e008      	b.n	8004e3c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e2a:	f7fe fc51 	bl	80036d0 <HAL_GetTick>
 8004e2e:	4602      	mov	r2, r0
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	1ad3      	subs	r3, r2, r3
 8004e34:	2b02      	cmp	r3, #2
 8004e36:	d901      	bls.n	8004e3c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	e06d      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004e3c:	4b29      	ldr	r3, [pc, #164]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d1f0      	bne.n	8004e2a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6a1b      	ldr	r3, [r3, #32]
 8004e4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e50:	d108      	bne.n	8004e64 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004e52:	4b24      	ldr	r3, [pc, #144]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	4921      	ldr	r1, [pc, #132]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e64:	4b1f      	ldr	r3, [pc, #124]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6a19      	ldr	r1, [r3, #32]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e74:	430b      	orrs	r3, r1
 8004e76:	491b      	ldr	r1, [pc, #108]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e7c:	4b1b      	ldr	r3, [pc, #108]	; (8004eec <HAL_RCC_OscConfig+0x4cc>)
 8004e7e:	2201      	movs	r2, #1
 8004e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e82:	f7fe fc25 	bl	80036d0 <HAL_GetTick>
 8004e86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e88:	e008      	b.n	8004e9c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e8a:	f7fe fc21 	bl	80036d0 <HAL_GetTick>
 8004e8e:	4602      	mov	r2, r0
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	1ad3      	subs	r3, r2, r3
 8004e94:	2b02      	cmp	r3, #2
 8004e96:	d901      	bls.n	8004e9c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004e98:	2303      	movs	r3, #3
 8004e9a:	e03d      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004e9c:	4b11      	ldr	r3, [pc, #68]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d0f0      	beq.n	8004e8a <HAL_RCC_OscConfig+0x46a>
 8004ea8:	e035      	b.n	8004f16 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eaa:	4b10      	ldr	r3, [pc, #64]	; (8004eec <HAL_RCC_OscConfig+0x4cc>)
 8004eac:	2200      	movs	r2, #0
 8004eae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eb0:	f7fe fc0e 	bl	80036d0 <HAL_GetTick>
 8004eb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004eb6:	e008      	b.n	8004eca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eb8:	f7fe fc0a 	bl	80036d0 <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	2b02      	cmp	r3, #2
 8004ec4:	d901      	bls.n	8004eca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004ec6:	2303      	movs	r3, #3
 8004ec8:	e026      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004eca:	4b06      	ldr	r3, [pc, #24]	; (8004ee4 <HAL_RCC_OscConfig+0x4c4>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d1f0      	bne.n	8004eb8 <HAL_RCC_OscConfig+0x498>
 8004ed6:	e01e      	b.n	8004f16 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	69db      	ldr	r3, [r3, #28]
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d107      	bne.n	8004ef0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e019      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
 8004ee4:	40021000 	.word	0x40021000
 8004ee8:	40007000 	.word	0x40007000
 8004eec:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004ef0:	4b0b      	ldr	r3, [pc, #44]	; (8004f20 <HAL_RCC_OscConfig+0x500>)
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6a1b      	ldr	r3, [r3, #32]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d106      	bne.n	8004f12 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f0e:	429a      	cmp	r2, r3
 8004f10:	d001      	beq.n	8004f16 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e000      	b.n	8004f18 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004f16:	2300      	movs	r3, #0
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	3718      	adds	r7, #24
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	40021000 	.word	0x40021000

08004f24 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
 8004f2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d101      	bne.n	8004f38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e0d0      	b.n	80050da <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f38:	4b6a      	ldr	r3, [pc, #424]	; (80050e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0307 	and.w	r3, r3, #7
 8004f40:	683a      	ldr	r2, [r7, #0]
 8004f42:	429a      	cmp	r2, r3
 8004f44:	d910      	bls.n	8004f68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f46:	4b67      	ldr	r3, [pc, #412]	; (80050e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f023 0207 	bic.w	r2, r3, #7
 8004f4e:	4965      	ldr	r1, [pc, #404]	; (80050e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f56:	4b63      	ldr	r3, [pc, #396]	; (80050e4 <HAL_RCC_ClockConfig+0x1c0>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f003 0307 	and.w	r3, r3, #7
 8004f5e:	683a      	ldr	r2, [r7, #0]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d001      	beq.n	8004f68 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	e0b8      	b.n	80050da <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 0302 	and.w	r3, r3, #2
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d020      	beq.n	8004fb6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 0304 	and.w	r3, r3, #4
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d005      	beq.n	8004f8c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f80:	4b59      	ldr	r3, [pc, #356]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	4a58      	ldr	r2, [pc, #352]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004f86:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004f8a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f003 0308 	and.w	r3, r3, #8
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d005      	beq.n	8004fa4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f98:	4b53      	ldr	r3, [pc, #332]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	4a52      	ldr	r2, [pc, #328]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004f9e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004fa2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fa4:	4b50      	ldr	r3, [pc, #320]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004fa6:	685b      	ldr	r3, [r3, #4]
 8004fa8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	689b      	ldr	r3, [r3, #8]
 8004fb0:	494d      	ldr	r1, [pc, #308]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 0301 	and.w	r3, r3, #1
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d040      	beq.n	8005044 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d107      	bne.n	8004fda <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fca:	4b47      	ldr	r3, [pc, #284]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d115      	bne.n	8005002 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	e07f      	b.n	80050da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	d107      	bne.n	8004ff2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fe2:	4b41      	ldr	r3, [pc, #260]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d109      	bne.n	8005002 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e073      	b.n	80050da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ff2:	4b3d      	ldr	r3, [pc, #244]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0302 	and.w	r3, r3, #2
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d101      	bne.n	8005002 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e06b      	b.n	80050da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005002:	4b39      	ldr	r3, [pc, #228]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	f023 0203 	bic.w	r2, r3, #3
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	4936      	ldr	r1, [pc, #216]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 8005010:	4313      	orrs	r3, r2
 8005012:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005014:	f7fe fb5c 	bl	80036d0 <HAL_GetTick>
 8005018:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800501a:	e00a      	b.n	8005032 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800501c:	f7fe fb58 	bl	80036d0 <HAL_GetTick>
 8005020:	4602      	mov	r2, r0
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	f241 3288 	movw	r2, #5000	; 0x1388
 800502a:	4293      	cmp	r3, r2
 800502c:	d901      	bls.n	8005032 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800502e:	2303      	movs	r3, #3
 8005030:	e053      	b.n	80050da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005032:	4b2d      	ldr	r3, [pc, #180]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	f003 020c 	and.w	r2, r3, #12
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	429a      	cmp	r2, r3
 8005042:	d1eb      	bne.n	800501c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005044:	4b27      	ldr	r3, [pc, #156]	; (80050e4 <HAL_RCC_ClockConfig+0x1c0>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 0307 	and.w	r3, r3, #7
 800504c:	683a      	ldr	r2, [r7, #0]
 800504e:	429a      	cmp	r2, r3
 8005050:	d210      	bcs.n	8005074 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005052:	4b24      	ldr	r3, [pc, #144]	; (80050e4 <HAL_RCC_ClockConfig+0x1c0>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f023 0207 	bic.w	r2, r3, #7
 800505a:	4922      	ldr	r1, [pc, #136]	; (80050e4 <HAL_RCC_ClockConfig+0x1c0>)
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	4313      	orrs	r3, r2
 8005060:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005062:	4b20      	ldr	r3, [pc, #128]	; (80050e4 <HAL_RCC_ClockConfig+0x1c0>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0307 	and.w	r3, r3, #7
 800506a:	683a      	ldr	r2, [r7, #0]
 800506c:	429a      	cmp	r2, r3
 800506e:	d001      	beq.n	8005074 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005070:	2301      	movs	r3, #1
 8005072:	e032      	b.n	80050da <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f003 0304 	and.w	r3, r3, #4
 800507c:	2b00      	cmp	r3, #0
 800507e:	d008      	beq.n	8005092 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005080:	4b19      	ldr	r3, [pc, #100]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	68db      	ldr	r3, [r3, #12]
 800508c:	4916      	ldr	r1, [pc, #88]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 800508e:	4313      	orrs	r3, r2
 8005090:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 0308 	and.w	r3, r3, #8
 800509a:	2b00      	cmp	r3, #0
 800509c:	d009      	beq.n	80050b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800509e:	4b12      	ldr	r3, [pc, #72]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	691b      	ldr	r3, [r3, #16]
 80050aa:	00db      	lsls	r3, r3, #3
 80050ac:	490e      	ldr	r1, [pc, #56]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 80050ae:	4313      	orrs	r3, r2
 80050b0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80050b2:	f000 f821 	bl	80050f8 <HAL_RCC_GetSysClockFreq>
 80050b6:	4602      	mov	r2, r0
 80050b8:	4b0b      	ldr	r3, [pc, #44]	; (80050e8 <HAL_RCC_ClockConfig+0x1c4>)
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	091b      	lsrs	r3, r3, #4
 80050be:	f003 030f 	and.w	r3, r3, #15
 80050c2:	490a      	ldr	r1, [pc, #40]	; (80050ec <HAL_RCC_ClockConfig+0x1c8>)
 80050c4:	5ccb      	ldrb	r3, [r1, r3]
 80050c6:	fa22 f303 	lsr.w	r3, r2, r3
 80050ca:	4a09      	ldr	r2, [pc, #36]	; (80050f0 <HAL_RCC_ClockConfig+0x1cc>)
 80050cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80050ce:	4b09      	ldr	r3, [pc, #36]	; (80050f4 <HAL_RCC_ClockConfig+0x1d0>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7fe faba 	bl	800364c <HAL_InitTick>

  return HAL_OK;
 80050d8:	2300      	movs	r3, #0
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3710      	adds	r7, #16
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}
 80050e2:	bf00      	nop
 80050e4:	40022000 	.word	0x40022000
 80050e8:	40021000 	.word	0x40021000
 80050ec:	08007218 	.word	0x08007218
 80050f0:	20000010 	.word	0x20000010
 80050f4:	20000014 	.word	0x20000014

080050f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050f8:	b490      	push	{r4, r7}
 80050fa:	b08a      	sub	sp, #40	; 0x28
 80050fc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80050fe:	4b29      	ldr	r3, [pc, #164]	; (80051a4 <HAL_RCC_GetSysClockFreq+0xac>)
 8005100:	1d3c      	adds	r4, r7, #4
 8005102:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005104:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005108:	f240 2301 	movw	r3, #513	; 0x201
 800510c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800510e:	2300      	movs	r3, #0
 8005110:	61fb      	str	r3, [r7, #28]
 8005112:	2300      	movs	r3, #0
 8005114:	61bb      	str	r3, [r7, #24]
 8005116:	2300      	movs	r3, #0
 8005118:	627b      	str	r3, [r7, #36]	; 0x24
 800511a:	2300      	movs	r3, #0
 800511c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800511e:	2300      	movs	r3, #0
 8005120:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005122:	4b21      	ldr	r3, [pc, #132]	; (80051a8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	f003 030c 	and.w	r3, r3, #12
 800512e:	2b04      	cmp	r3, #4
 8005130:	d002      	beq.n	8005138 <HAL_RCC_GetSysClockFreq+0x40>
 8005132:	2b08      	cmp	r3, #8
 8005134:	d003      	beq.n	800513e <HAL_RCC_GetSysClockFreq+0x46>
 8005136:	e02b      	b.n	8005190 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005138:	4b1c      	ldr	r3, [pc, #112]	; (80051ac <HAL_RCC_GetSysClockFreq+0xb4>)
 800513a:	623b      	str	r3, [r7, #32]
      break;
 800513c:	e02b      	b.n	8005196 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800513e:	69fb      	ldr	r3, [r7, #28]
 8005140:	0c9b      	lsrs	r3, r3, #18
 8005142:	f003 030f 	and.w	r3, r3, #15
 8005146:	3328      	adds	r3, #40	; 0x28
 8005148:	443b      	add	r3, r7
 800514a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800514e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d012      	beq.n	8005180 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800515a:	4b13      	ldr	r3, [pc, #76]	; (80051a8 <HAL_RCC_GetSysClockFreq+0xb0>)
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	0c5b      	lsrs	r3, r3, #17
 8005160:	f003 0301 	and.w	r3, r3, #1
 8005164:	3328      	adds	r3, #40	; 0x28
 8005166:	443b      	add	r3, r7
 8005168:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800516c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	4a0e      	ldr	r2, [pc, #56]	; (80051ac <HAL_RCC_GetSysClockFreq+0xb4>)
 8005172:	fb03 f202 	mul.w	r2, r3, r2
 8005176:	69bb      	ldr	r3, [r7, #24]
 8005178:	fbb2 f3f3 	udiv	r3, r2, r3
 800517c:	627b      	str	r3, [r7, #36]	; 0x24
 800517e:	e004      	b.n	800518a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	4a0b      	ldr	r2, [pc, #44]	; (80051b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005184:	fb02 f303 	mul.w	r3, r2, r3
 8005188:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800518a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518c:	623b      	str	r3, [r7, #32]
      break;
 800518e:	e002      	b.n	8005196 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005190:	4b06      	ldr	r3, [pc, #24]	; (80051ac <HAL_RCC_GetSysClockFreq+0xb4>)
 8005192:	623b      	str	r3, [r7, #32]
      break;
 8005194:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005196:	6a3b      	ldr	r3, [r7, #32]
}
 8005198:	4618      	mov	r0, r3
 800519a:	3728      	adds	r7, #40	; 0x28
 800519c:	46bd      	mov	sp, r7
 800519e:	bc90      	pop	{r4, r7}
 80051a0:	4770      	bx	lr
 80051a2:	bf00      	nop
 80051a4:	080071f8 	.word	0x080071f8
 80051a8:	40021000 	.word	0x40021000
 80051ac:	007a1200 	.word	0x007a1200
 80051b0:	003d0900 	.word	0x003d0900

080051b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051b4:	b480      	push	{r7}
 80051b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051b8:	4b02      	ldr	r3, [pc, #8]	; (80051c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80051ba:	681b      	ldr	r3, [r3, #0]
}
 80051bc:	4618      	mov	r0, r3
 80051be:	46bd      	mov	sp, r7
 80051c0:	bc80      	pop	{r7}
 80051c2:	4770      	bx	lr
 80051c4:	20000010 	.word	0x20000010

080051c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80051cc:	f7ff fff2 	bl	80051b4 <HAL_RCC_GetHCLKFreq>
 80051d0:	4602      	mov	r2, r0
 80051d2:	4b05      	ldr	r3, [pc, #20]	; (80051e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	0a1b      	lsrs	r3, r3, #8
 80051d8:	f003 0307 	and.w	r3, r3, #7
 80051dc:	4903      	ldr	r1, [pc, #12]	; (80051ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80051de:	5ccb      	ldrb	r3, [r1, r3]
 80051e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	40021000 	.word	0x40021000
 80051ec:	08007228 	.word	0x08007228

080051f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80051f4:	f7ff ffde 	bl	80051b4 <HAL_RCC_GetHCLKFreq>
 80051f8:	4602      	mov	r2, r0
 80051fa:	4b05      	ldr	r3, [pc, #20]	; (8005210 <HAL_RCC_GetPCLK2Freq+0x20>)
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	0adb      	lsrs	r3, r3, #11
 8005200:	f003 0307 	and.w	r3, r3, #7
 8005204:	4903      	ldr	r1, [pc, #12]	; (8005214 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005206:	5ccb      	ldrb	r3, [r1, r3]
 8005208:	fa22 f303 	lsr.w	r3, r2, r3
}
 800520c:	4618      	mov	r0, r3
 800520e:	bd80      	pop	{r7, pc}
 8005210:	40021000 	.word	0x40021000
 8005214:	08007228 	.word	0x08007228

08005218 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005218:	b480      	push	{r7}
 800521a:	b085      	sub	sp, #20
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005220:	4b0a      	ldr	r3, [pc, #40]	; (800524c <RCC_Delay+0x34>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a0a      	ldr	r2, [pc, #40]	; (8005250 <RCC_Delay+0x38>)
 8005226:	fba2 2303 	umull	r2, r3, r2, r3
 800522a:	0a5b      	lsrs	r3, r3, #9
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	fb02 f303 	mul.w	r3, r2, r3
 8005232:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005234:	bf00      	nop
  }
  while (Delay --);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	1e5a      	subs	r2, r3, #1
 800523a:	60fa      	str	r2, [r7, #12]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d1f9      	bne.n	8005234 <RCC_Delay+0x1c>
}
 8005240:	bf00      	nop
 8005242:	bf00      	nop
 8005244:	3714      	adds	r7, #20
 8005246:	46bd      	mov	sp, r7
 8005248:	bc80      	pop	{r7}
 800524a:	4770      	bx	lr
 800524c:	20000010 	.word	0x20000010
 8005250:	10624dd3 	.word	0x10624dd3

08005254 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b086      	sub	sp, #24
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800525c:	2300      	movs	r3, #0
 800525e:	613b      	str	r3, [r7, #16]
 8005260:	2300      	movs	r3, #0
 8005262:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0301 	and.w	r3, r3, #1
 800526c:	2b00      	cmp	r3, #0
 800526e:	d07d      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005270:	2300      	movs	r3, #0
 8005272:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005274:	4b4f      	ldr	r3, [pc, #316]	; (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005276:	69db      	ldr	r3, [r3, #28]
 8005278:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800527c:	2b00      	cmp	r3, #0
 800527e:	d10d      	bne.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005280:	4b4c      	ldr	r3, [pc, #304]	; (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005282:	69db      	ldr	r3, [r3, #28]
 8005284:	4a4b      	ldr	r2, [pc, #300]	; (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005286:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800528a:	61d3      	str	r3, [r2, #28]
 800528c:	4b49      	ldr	r3, [pc, #292]	; (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800528e:	69db      	ldr	r3, [r3, #28]
 8005290:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005294:	60bb      	str	r3, [r7, #8]
 8005296:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005298:	2301      	movs	r3, #1
 800529a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800529c:	4b46      	ldr	r3, [pc, #280]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d118      	bne.n	80052da <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80052a8:	4b43      	ldr	r3, [pc, #268]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	4a42      	ldr	r2, [pc, #264]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052b2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052b4:	f7fe fa0c 	bl	80036d0 <HAL_GetTick>
 80052b8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052ba:	e008      	b.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052bc:	f7fe fa08 	bl	80036d0 <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	2b64      	cmp	r3, #100	; 0x64
 80052c8:	d901      	bls.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e06d      	b.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80052ce:	4b3a      	ldr	r3, [pc, #232]	; (80053b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d0f0      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80052da:	4b36      	ldr	r3, [pc, #216]	; (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052dc:	6a1b      	ldr	r3, [r3, #32]
 80052de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052e2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d02e      	beq.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052f2:	68fa      	ldr	r2, [r7, #12]
 80052f4:	429a      	cmp	r2, r3
 80052f6:	d027      	beq.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052f8:	4b2e      	ldr	r3, [pc, #184]	; (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80052fa:	6a1b      	ldr	r3, [r3, #32]
 80052fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005300:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005302:	4b2e      	ldr	r3, [pc, #184]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005304:	2201      	movs	r2, #1
 8005306:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005308:	4b2c      	ldr	r3, [pc, #176]	; (80053bc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800530a:	2200      	movs	r2, #0
 800530c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800530e:	4a29      	ldr	r2, [pc, #164]	; (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f003 0301 	and.w	r3, r3, #1
 800531a:	2b00      	cmp	r3, #0
 800531c:	d014      	beq.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800531e:	f7fe f9d7 	bl	80036d0 <HAL_GetTick>
 8005322:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005324:	e00a      	b.n	800533c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005326:	f7fe f9d3 	bl	80036d0 <HAL_GetTick>
 800532a:	4602      	mov	r2, r0
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	1ad3      	subs	r3, r2, r3
 8005330:	f241 3288 	movw	r2, #5000	; 0x1388
 8005334:	4293      	cmp	r3, r2
 8005336:	d901      	bls.n	800533c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005338:	2303      	movs	r3, #3
 800533a:	e036      	b.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800533c:	4b1d      	ldr	r3, [pc, #116]	; (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800533e:	6a1b      	ldr	r3, [r3, #32]
 8005340:	f003 0302 	and.w	r3, r3, #2
 8005344:	2b00      	cmp	r3, #0
 8005346:	d0ee      	beq.n	8005326 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005348:	4b1a      	ldr	r3, [pc, #104]	; (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800534a:	6a1b      	ldr	r3, [r3, #32]
 800534c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	4917      	ldr	r1, [pc, #92]	; (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005356:	4313      	orrs	r3, r2
 8005358:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800535a:	7dfb      	ldrb	r3, [r7, #23]
 800535c:	2b01      	cmp	r3, #1
 800535e:	d105      	bne.n	800536c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005360:	4b14      	ldr	r3, [pc, #80]	; (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005362:	69db      	ldr	r3, [r3, #28]
 8005364:	4a13      	ldr	r2, [pc, #76]	; (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005366:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800536a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 0302 	and.w	r3, r3, #2
 8005374:	2b00      	cmp	r3, #0
 8005376:	d008      	beq.n	800538a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005378:	4b0e      	ldr	r3, [pc, #56]	; (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	490b      	ldr	r1, [pc, #44]	; (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005386:	4313      	orrs	r3, r2
 8005388:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0310 	and.w	r3, r3, #16
 8005392:	2b00      	cmp	r3, #0
 8005394:	d008      	beq.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005396:	4b07      	ldr	r3, [pc, #28]	; (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	4904      	ldr	r1, [pc, #16]	; (80053b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80053a4:	4313      	orrs	r3, r2
 80053a6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80053a8:	2300      	movs	r3, #0
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3718      	adds	r7, #24
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	40021000 	.word	0x40021000
 80053b8:	40007000 	.word	0x40007000
 80053bc:	42420440 	.word	0x42420440

080053c0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80053c0:	b590      	push	{r4, r7, lr}
 80053c2:	b08d      	sub	sp, #52	; 0x34
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80053c8:	4b58      	ldr	r3, [pc, #352]	; (800552c <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 80053ca:	f107 040c 	add.w	r4, r7, #12
 80053ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80053d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80053d4:	f240 2301 	movw	r3, #513	; 0x201
 80053d8:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80053da:	2300      	movs	r3, #0
 80053dc:	627b      	str	r3, [r7, #36]	; 0x24
 80053de:	2300      	movs	r3, #0
 80053e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80053e2:	2300      	movs	r3, #0
 80053e4:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80053e6:	2300      	movs	r3, #0
 80053e8:	61fb      	str	r3, [r7, #28]
 80053ea:	2300      	movs	r3, #0
 80053ec:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2b10      	cmp	r3, #16
 80053f2:	d00a      	beq.n	800540a <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2b10      	cmp	r3, #16
 80053f8:	f200 808e 	bhi.w	8005518 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d049      	beq.n	8005496 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2b02      	cmp	r3, #2
 8005406:	d079      	beq.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005408:	e086      	b.n	8005518 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 800540a:	4b49      	ldr	r3, [pc, #292]	; (8005530 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005410:	4b47      	ldr	r3, [pc, #284]	; (8005530 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005418:	2b00      	cmp	r3, #0
 800541a:	d07f      	beq.n	800551c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800541c:	69fb      	ldr	r3, [r7, #28]
 800541e:	0c9b      	lsrs	r3, r3, #18
 8005420:	f003 030f 	and.w	r3, r3, #15
 8005424:	3330      	adds	r3, #48	; 0x30
 8005426:	443b      	add	r3, r7
 8005428:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800542c:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005434:	2b00      	cmp	r3, #0
 8005436:	d017      	beq.n	8005468 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005438:	4b3d      	ldr	r3, [pc, #244]	; (8005530 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	0c5b      	lsrs	r3, r3, #17
 800543e:	f003 0301 	and.w	r3, r3, #1
 8005442:	3330      	adds	r3, #48	; 0x30
 8005444:	443b      	add	r3, r7
 8005446:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800544a:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00d      	beq.n	8005472 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005456:	4a37      	ldr	r2, [pc, #220]	; (8005534 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8005458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545a:	fbb2 f2f3 	udiv	r2, r2, r3
 800545e:	6a3b      	ldr	r3, [r7, #32]
 8005460:	fb02 f303 	mul.w	r3, r2, r3
 8005464:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005466:	e004      	b.n	8005472 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005468:	6a3b      	ldr	r3, [r7, #32]
 800546a:	4a33      	ldr	r2, [pc, #204]	; (8005538 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800546c:	fb02 f303 	mul.w	r3, r2, r3
 8005470:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005472:	4b2f      	ldr	r3, [pc, #188]	; (8005530 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800547a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800547e:	d102      	bne.n	8005486 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8005480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005482:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005484:	e04a      	b.n	800551c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8005486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005488:	005b      	lsls	r3, r3, #1
 800548a:	4a2c      	ldr	r2, [pc, #176]	; (800553c <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 800548c:	fba2 2303 	umull	r2, r3, r2, r3
 8005490:	085b      	lsrs	r3, r3, #1
 8005492:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005494:	e042      	b.n	800551c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8005496:	4b26      	ldr	r3, [pc, #152]	; (8005530 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005498:	6a1b      	ldr	r3, [r3, #32]
 800549a:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800549c:	69fb      	ldr	r3, [r7, #28]
 800549e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054a6:	d108      	bne.n	80054ba <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 80054a8:	69fb      	ldr	r3, [r7, #28]
 80054aa:	f003 0302 	and.w	r3, r3, #2
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d003      	beq.n	80054ba <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 80054b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80054b8:	e01f      	b.n	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80054ba:	69fb      	ldr	r3, [r7, #28]
 80054bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054c4:	d109      	bne.n	80054da <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 80054c6:	4b1a      	ldr	r3, [pc, #104]	; (8005530 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80054c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ca:	f003 0302 	and.w	r3, r3, #2
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d003      	beq.n	80054da <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 80054d2:	f649 4340 	movw	r3, #40000	; 0x9c40
 80054d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80054d8:	e00f      	b.n	80054fa <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80054da:	69fb      	ldr	r3, [r7, #28]
 80054dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054e0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80054e4:	d11c      	bne.n	8005520 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80054e6:	4b12      	ldr	r3, [pc, #72]	; (8005530 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d016      	beq.n	8005520 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 80054f2:	f24f 4324 	movw	r3, #62500	; 0xf424
 80054f6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80054f8:	e012      	b.n	8005520 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 80054fa:	e011      	b.n	8005520 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80054fc:	f7ff fe78 	bl	80051f0 <HAL_RCC_GetPCLK2Freq>
 8005500:	4602      	mov	r2, r0
 8005502:	4b0b      	ldr	r3, [pc, #44]	; (8005530 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	0b9b      	lsrs	r3, r3, #14
 8005508:	f003 0303 	and.w	r3, r3, #3
 800550c:	3301      	adds	r3, #1
 800550e:	005b      	lsls	r3, r3, #1
 8005510:	fbb2 f3f3 	udiv	r3, r2, r3
 8005514:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005516:	e004      	b.n	8005522 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005518:	bf00      	nop
 800551a:	e002      	b.n	8005522 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 800551c:	bf00      	nop
 800551e:	e000      	b.n	8005522 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8005520:	bf00      	nop
    }
  }
  return (frequency);
 8005522:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8005524:	4618      	mov	r0, r3
 8005526:	3734      	adds	r7, #52	; 0x34
 8005528:	46bd      	mov	sp, r7
 800552a:	bd90      	pop	{r4, r7, pc}
 800552c:	08007208 	.word	0x08007208
 8005530:	40021000 	.word	0x40021000
 8005534:	007a1200 	.word	0x007a1200
 8005538:	003d0900 	.word	0x003d0900
 800553c:	aaaaaaab 	.word	0xaaaaaaab

08005540 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b082      	sub	sp, #8
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d101      	bne.n	8005552 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e041      	b.n	80055d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005558:	b2db      	uxtb	r3, r3
 800555a:	2b00      	cmp	r3, #0
 800555c:	d106      	bne.n	800556c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2200      	movs	r2, #0
 8005562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 f839 	bl	80055de <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2202      	movs	r2, #2
 8005570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	3304      	adds	r3, #4
 800557c:	4619      	mov	r1, r3
 800557e:	4610      	mov	r0, r2
 8005580:	f000 fa82 	bl	8005a88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3708      	adds	r7, #8
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}

080055de <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80055de:	b480      	push	{r7}
 80055e0:	b083      	sub	sp, #12
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80055e6:	bf00      	nop
 80055e8:	370c      	adds	r7, #12
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bc80      	pop	{r7}
 80055ee:	4770      	bx	lr

080055f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b082      	sub	sp, #8
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d101      	bne.n	8005602 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e041      	b.n	8005686 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005608:	b2db      	uxtb	r3, r3
 800560a:	2b00      	cmp	r3, #0
 800560c:	d106      	bne.n	800561c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 f839 	bl	800568e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2202      	movs	r2, #2
 8005620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	3304      	adds	r3, #4
 800562c:	4619      	mov	r1, r3
 800562e:	4610      	mov	r0, r2
 8005630:	f000 fa2a 	bl	8005a88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005684:	2300      	movs	r3, #0
}
 8005686:	4618      	mov	r0, r3
 8005688:	3708      	adds	r7, #8
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}

0800568e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800568e:	b480      	push	{r7}
 8005690:	b083      	sub	sp, #12
 8005692:	af00      	add	r7, sp, #0
 8005694:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005696:	bf00      	nop
 8005698:	370c      	adds	r7, #12
 800569a:	46bd      	mov	sp, r7
 800569c:	bc80      	pop	{r7}
 800569e:	4770      	bx	lr

080056a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b082      	sub	sp, #8
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	f003 0302 	and.w	r3, r3, #2
 80056b2:	2b02      	cmp	r3, #2
 80056b4:	d122      	bne.n	80056fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68db      	ldr	r3, [r3, #12]
 80056bc:	f003 0302 	and.w	r3, r3, #2
 80056c0:	2b02      	cmp	r3, #2
 80056c2:	d11b      	bne.n	80056fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f06f 0202 	mvn.w	r2, #2
 80056cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2201      	movs	r2, #1
 80056d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	699b      	ldr	r3, [r3, #24]
 80056da:	f003 0303 	and.w	r3, r3, #3
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d003      	beq.n	80056ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 f9b4 	bl	8005a50 <HAL_TIM_IC_CaptureCallback>
 80056e8:	e005      	b.n	80056f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f000 f9a7 	bl	8005a3e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056f0:	6878      	ldr	r0, [r7, #4]
 80056f2:	f000 f9b6 	bl	8005a62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	691b      	ldr	r3, [r3, #16]
 8005702:	f003 0304 	and.w	r3, r3, #4
 8005706:	2b04      	cmp	r3, #4
 8005708:	d122      	bne.n	8005750 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	f003 0304 	and.w	r3, r3, #4
 8005714:	2b04      	cmp	r3, #4
 8005716:	d11b      	bne.n	8005750 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f06f 0204 	mvn.w	r2, #4
 8005720:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2202      	movs	r2, #2
 8005726:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	699b      	ldr	r3, [r3, #24]
 800572e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005732:	2b00      	cmp	r3, #0
 8005734:	d003      	beq.n	800573e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 f98a 	bl	8005a50 <HAL_TIM_IC_CaptureCallback>
 800573c:	e005      	b.n	800574a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f97d 	bl	8005a3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005744:	6878      	ldr	r0, [r7, #4]
 8005746:	f000 f98c 	bl	8005a62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	691b      	ldr	r3, [r3, #16]
 8005756:	f003 0308 	and.w	r3, r3, #8
 800575a:	2b08      	cmp	r3, #8
 800575c:	d122      	bne.n	80057a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	f003 0308 	and.w	r3, r3, #8
 8005768:	2b08      	cmp	r3, #8
 800576a:	d11b      	bne.n	80057a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f06f 0208 	mvn.w	r2, #8
 8005774:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2204      	movs	r2, #4
 800577a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	69db      	ldr	r3, [r3, #28]
 8005782:	f003 0303 	and.w	r3, r3, #3
 8005786:	2b00      	cmp	r3, #0
 8005788:	d003      	beq.n	8005792 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 f960 	bl	8005a50 <HAL_TIM_IC_CaptureCallback>
 8005790:	e005      	b.n	800579e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 f953 	bl	8005a3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	f000 f962 	bl	8005a62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	691b      	ldr	r3, [r3, #16]
 80057aa:	f003 0310 	and.w	r3, r3, #16
 80057ae:	2b10      	cmp	r3, #16
 80057b0:	d122      	bne.n	80057f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	68db      	ldr	r3, [r3, #12]
 80057b8:	f003 0310 	and.w	r3, r3, #16
 80057bc:	2b10      	cmp	r3, #16
 80057be:	d11b      	bne.n	80057f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f06f 0210 	mvn.w	r2, #16
 80057c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2208      	movs	r2, #8
 80057ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	69db      	ldr	r3, [r3, #28]
 80057d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d003      	beq.n	80057e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f936 	bl	8005a50 <HAL_TIM_IC_CaptureCallback>
 80057e4:	e005      	b.n	80057f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 f929 	bl	8005a3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f000 f938 	bl	8005a62 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	f003 0301 	and.w	r3, r3, #1
 8005802:	2b01      	cmp	r3, #1
 8005804:	d10e      	bne.n	8005824 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	f003 0301 	and.w	r3, r3, #1
 8005810:	2b01      	cmp	r3, #1
 8005812:	d107      	bne.n	8005824 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f06f 0201 	mvn.w	r2, #1
 800581c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f000 f904 	bl	8005a2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	691b      	ldr	r3, [r3, #16]
 800582a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800582e:	2b80      	cmp	r3, #128	; 0x80
 8005830:	d10e      	bne.n	8005850 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800583c:	2b80      	cmp	r3, #128	; 0x80
 800583e:	d107      	bne.n	8005850 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005848:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f000 fb0f 	bl	8005e6e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	691b      	ldr	r3, [r3, #16]
 8005856:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800585a:	2b40      	cmp	r3, #64	; 0x40
 800585c:	d10e      	bne.n	800587c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005868:	2b40      	cmp	r3, #64	; 0x40
 800586a:	d107      	bne.n	800587c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005874:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	f000 f8fc 	bl	8005a74 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	691b      	ldr	r3, [r3, #16]
 8005882:	f003 0320 	and.w	r3, r3, #32
 8005886:	2b20      	cmp	r3, #32
 8005888:	d10e      	bne.n	80058a8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	f003 0320 	and.w	r3, r3, #32
 8005894:	2b20      	cmp	r3, #32
 8005896:	d107      	bne.n	80058a8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f06f 0220 	mvn.w	r2, #32
 80058a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f000 fada 	bl	8005e5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058a8:	bf00      	nop
 80058aa:	3708      	adds	r7, #8
 80058ac:	46bd      	mov	sp, r7
 80058ae:	bd80      	pop	{r7, pc}

080058b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b084      	sub	sp, #16
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	60f8      	str	r0, [r7, #12]
 80058b8:	60b9      	str	r1, [r7, #8]
 80058ba:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d101      	bne.n	80058ca <HAL_TIM_PWM_ConfigChannel+0x1a>
 80058c6:	2302      	movs	r3, #2
 80058c8:	e0ac      	b.n	8005a24 <HAL_TIM_PWM_ConfigChannel+0x174>
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2201      	movs	r2, #1
 80058ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2b0c      	cmp	r3, #12
 80058d6:	f200 809f 	bhi.w	8005a18 <HAL_TIM_PWM_ConfigChannel+0x168>
 80058da:	a201      	add	r2, pc, #4	; (adr r2, 80058e0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80058dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058e0:	08005915 	.word	0x08005915
 80058e4:	08005a19 	.word	0x08005a19
 80058e8:	08005a19 	.word	0x08005a19
 80058ec:	08005a19 	.word	0x08005a19
 80058f0:	08005955 	.word	0x08005955
 80058f4:	08005a19 	.word	0x08005a19
 80058f8:	08005a19 	.word	0x08005a19
 80058fc:	08005a19 	.word	0x08005a19
 8005900:	08005997 	.word	0x08005997
 8005904:	08005a19 	.word	0x08005a19
 8005908:	08005a19 	.word	0x08005a19
 800590c:	08005a19 	.word	0x08005a19
 8005910:	080059d7 	.word	0x080059d7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	68b9      	ldr	r1, [r7, #8]
 800591a:	4618      	mov	r0, r3
 800591c:	f000 f916 	bl	8005b4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	699a      	ldr	r2, [r3, #24]
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f042 0208 	orr.w	r2, r2, #8
 800592e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	699a      	ldr	r2, [r3, #24]
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f022 0204 	bic.w	r2, r2, #4
 800593e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	6999      	ldr	r1, [r3, #24]
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	691a      	ldr	r2, [r3, #16]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	430a      	orrs	r2, r1
 8005950:	619a      	str	r2, [r3, #24]
      break;
 8005952:	e062      	b.n	8005a1a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68b9      	ldr	r1, [r7, #8]
 800595a:	4618      	mov	r0, r3
 800595c:	f000 f95c 	bl	8005c18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	699a      	ldr	r2, [r3, #24]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800596e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	699a      	ldr	r2, [r3, #24]
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800597e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	6999      	ldr	r1, [r3, #24]
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	691b      	ldr	r3, [r3, #16]
 800598a:	021a      	lsls	r2, r3, #8
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	430a      	orrs	r2, r1
 8005992:	619a      	str	r2, [r3, #24]
      break;
 8005994:	e041      	b.n	8005a1a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	68b9      	ldr	r1, [r7, #8]
 800599c:	4618      	mov	r0, r3
 800599e:	f000 f9a5 	bl	8005cec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	69da      	ldr	r2, [r3, #28]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f042 0208 	orr.w	r2, r2, #8
 80059b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	69da      	ldr	r2, [r3, #28]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f022 0204 	bic.w	r2, r2, #4
 80059c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	69d9      	ldr	r1, [r3, #28]
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	691a      	ldr	r2, [r3, #16]
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	430a      	orrs	r2, r1
 80059d2:	61da      	str	r2, [r3, #28]
      break;
 80059d4:	e021      	b.n	8005a1a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	68b9      	ldr	r1, [r7, #8]
 80059dc:	4618      	mov	r0, r3
 80059de:	f000 f9ef 	bl	8005dc0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	69da      	ldr	r2, [r3, #28]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	69da      	ldr	r2, [r3, #28]
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	69d9      	ldr	r1, [r3, #28]
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	691b      	ldr	r3, [r3, #16]
 8005a0c:	021a      	lsls	r2, r3, #8
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	430a      	orrs	r2, r1
 8005a14:	61da      	str	r2, [r3, #28]
      break;
 8005a16:	e000      	b.n	8005a1a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005a18:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005a22:	2300      	movs	r3, #0
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3710      	adds	r7, #16
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005a34:	bf00      	nop
 8005a36:	370c      	adds	r7, #12
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bc80      	pop	{r7}
 8005a3c:	4770      	bx	lr

08005a3e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a3e:	b480      	push	{r7}
 8005a40:	b083      	sub	sp, #12
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a46:	bf00      	nop
 8005a48:	370c      	adds	r7, #12
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bc80      	pop	{r7}
 8005a4e:	4770      	bx	lr

08005a50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a50:	b480      	push	{r7}
 8005a52:	b083      	sub	sp, #12
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a58:	bf00      	nop
 8005a5a:	370c      	adds	r7, #12
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bc80      	pop	{r7}
 8005a60:	4770      	bx	lr

08005a62 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a62:	b480      	push	{r7}
 8005a64:	b083      	sub	sp, #12
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a6a:	bf00      	nop
 8005a6c:	370c      	adds	r7, #12
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	bc80      	pop	{r7}
 8005a72:	4770      	bx	lr

08005a74 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a7c:	bf00      	nop
 8005a7e:	370c      	adds	r7, #12
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bc80      	pop	{r7}
 8005a84:	4770      	bx	lr
	...

08005a88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b085      	sub	sp, #20
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4a29      	ldr	r2, [pc, #164]	; (8005b40 <TIM_Base_SetConfig+0xb8>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d00b      	beq.n	8005ab8 <TIM_Base_SetConfig+0x30>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aa6:	d007      	beq.n	8005ab8 <TIM_Base_SetConfig+0x30>
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	4a26      	ldr	r2, [pc, #152]	; (8005b44 <TIM_Base_SetConfig+0xbc>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d003      	beq.n	8005ab8 <TIM_Base_SetConfig+0x30>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	4a25      	ldr	r2, [pc, #148]	; (8005b48 <TIM_Base_SetConfig+0xc0>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d108      	bne.n	8005aca <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005abe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	68fa      	ldr	r2, [r7, #12]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a1c      	ldr	r2, [pc, #112]	; (8005b40 <TIM_Base_SetConfig+0xb8>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d00b      	beq.n	8005aea <TIM_Base_SetConfig+0x62>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ad8:	d007      	beq.n	8005aea <TIM_Base_SetConfig+0x62>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a19      	ldr	r2, [pc, #100]	; (8005b44 <TIM_Base_SetConfig+0xbc>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d003      	beq.n	8005aea <TIM_Base_SetConfig+0x62>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a18      	ldr	r2, [pc, #96]	; (8005b48 <TIM_Base_SetConfig+0xc0>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d108      	bne.n	8005afc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005af0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	68fa      	ldr	r2, [r7, #12]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	695b      	ldr	r3, [r3, #20]
 8005b06:	4313      	orrs	r3, r2
 8005b08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	689a      	ldr	r2, [r3, #8]
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	681a      	ldr	r2, [r3, #0]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	4a07      	ldr	r2, [pc, #28]	; (8005b40 <TIM_Base_SetConfig+0xb8>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d103      	bne.n	8005b30 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	691a      	ldr	r2, [r3, #16]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2201      	movs	r2, #1
 8005b34:	615a      	str	r2, [r3, #20]
}
 8005b36:	bf00      	nop
 8005b38:	3714      	adds	r7, #20
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bc80      	pop	{r7}
 8005b3e:	4770      	bx	lr
 8005b40:	40012c00 	.word	0x40012c00
 8005b44:	40000400 	.word	0x40000400
 8005b48:	40000800 	.word	0x40000800

08005b4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	b087      	sub	sp, #28
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6a1b      	ldr	r3, [r3, #32]
 8005b5a:	f023 0201 	bic.w	r2, r3, #1
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6a1b      	ldr	r3, [r3, #32]
 8005b66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	699b      	ldr	r3, [r3, #24]
 8005b72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 0303 	bic.w	r3, r3, #3
 8005b82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68fa      	ldr	r2, [r7, #12]
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	f023 0302 	bic.w	r3, r3, #2
 8005b94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	697a      	ldr	r2, [r7, #20]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a1c      	ldr	r2, [pc, #112]	; (8005c14 <TIM_OC1_SetConfig+0xc8>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d10c      	bne.n	8005bc2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	f023 0308 	bic.w	r3, r3, #8
 8005bae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	68db      	ldr	r3, [r3, #12]
 8005bb4:	697a      	ldr	r2, [r7, #20]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	f023 0304 	bic.w	r3, r3, #4
 8005bc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	4a13      	ldr	r2, [pc, #76]	; (8005c14 <TIM_OC1_SetConfig+0xc8>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d111      	bne.n	8005bee <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005bd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005bd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	695b      	ldr	r3, [r3, #20]
 8005bde:	693a      	ldr	r2, [r7, #16]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	699b      	ldr	r3, [r3, #24]
 8005be8:	693a      	ldr	r2, [r7, #16]
 8005bea:	4313      	orrs	r3, r2
 8005bec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	68fa      	ldr	r2, [r7, #12]
 8005bf8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	685a      	ldr	r2, [r3, #4]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	697a      	ldr	r2, [r7, #20]
 8005c06:	621a      	str	r2, [r3, #32]
}
 8005c08:	bf00      	nop
 8005c0a:	371c      	adds	r7, #28
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bc80      	pop	{r7}
 8005c10:	4770      	bx	lr
 8005c12:	bf00      	nop
 8005c14:	40012c00 	.word	0x40012c00

08005c18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b087      	sub	sp, #28
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
 8005c20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a1b      	ldr	r3, [r3, #32]
 8005c26:	f023 0210 	bic.w	r2, r3, #16
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6a1b      	ldr	r3, [r3, #32]
 8005c32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	699b      	ldr	r3, [r3, #24]
 8005c3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	021b      	lsls	r3, r3, #8
 8005c56:	68fa      	ldr	r2, [r7, #12]
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	f023 0320 	bic.w	r3, r3, #32
 8005c62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	011b      	lsls	r3, r3, #4
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a1d      	ldr	r2, [pc, #116]	; (8005ce8 <TIM_OC2_SetConfig+0xd0>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d10d      	bne.n	8005c94 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	68db      	ldr	r3, [r3, #12]
 8005c84:	011b      	lsls	r3, r3, #4
 8005c86:	697a      	ldr	r2, [r7, #20]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c8c:	697b      	ldr	r3, [r7, #20]
 8005c8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c92:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4a14      	ldr	r2, [pc, #80]	; (8005ce8 <TIM_OC2_SetConfig+0xd0>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d113      	bne.n	8005cc4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c9c:	693b      	ldr	r3, [r7, #16]
 8005c9e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ca2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005caa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	695b      	ldr	r3, [r3, #20]
 8005cb0:	009b      	lsls	r3, r3, #2
 8005cb2:	693a      	ldr	r2, [r7, #16]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	699b      	ldr	r3, [r3, #24]
 8005cbc:	009b      	lsls	r3, r3, #2
 8005cbe:	693a      	ldr	r2, [r7, #16]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	693a      	ldr	r2, [r7, #16]
 8005cc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	697a      	ldr	r2, [r7, #20]
 8005cdc:	621a      	str	r2, [r3, #32]
}
 8005cde:	bf00      	nop
 8005ce0:	371c      	adds	r7, #28
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bc80      	pop	{r7}
 8005ce6:	4770      	bx	lr
 8005ce8:	40012c00 	.word	0x40012c00

08005cec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b087      	sub	sp, #28
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a1b      	ldr	r3, [r3, #32]
 8005cfa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6a1b      	ldr	r3, [r3, #32]
 8005d06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	685b      	ldr	r3, [r3, #4]
 8005d0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	69db      	ldr	r3, [r3, #28]
 8005d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f023 0303 	bic.w	r3, r3, #3
 8005d22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	68fa      	ldr	r2, [r7, #12]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	021b      	lsls	r3, r3, #8
 8005d3c:	697a      	ldr	r2, [r7, #20]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	4a1d      	ldr	r2, [pc, #116]	; (8005dbc <TIM_OC3_SetConfig+0xd0>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d10d      	bne.n	8005d66 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d4a:	697b      	ldr	r3, [r7, #20]
 8005d4c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005d50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	68db      	ldr	r3, [r3, #12]
 8005d56:	021b      	lsls	r3, r3, #8
 8005d58:	697a      	ldr	r2, [r7, #20]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005d64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	4a14      	ldr	r2, [pc, #80]	; (8005dbc <TIM_OC3_SetConfig+0xd0>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d113      	bne.n	8005d96 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d6e:	693b      	ldr	r3, [r7, #16]
 8005d70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005d74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	011b      	lsls	r3, r3, #4
 8005d84:	693a      	ldr	r2, [r7, #16]
 8005d86:	4313      	orrs	r3, r2
 8005d88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	699b      	ldr	r3, [r3, #24]
 8005d8e:	011b      	lsls	r3, r3, #4
 8005d90:	693a      	ldr	r2, [r7, #16]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	68fa      	ldr	r2, [r7, #12]
 8005da0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005da2:	683b      	ldr	r3, [r7, #0]
 8005da4:	685a      	ldr	r2, [r3, #4]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	697a      	ldr	r2, [r7, #20]
 8005dae:	621a      	str	r2, [r3, #32]
}
 8005db0:	bf00      	nop
 8005db2:	371c      	adds	r7, #28
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bc80      	pop	{r7}
 8005db8:	4770      	bx	lr
 8005dba:	bf00      	nop
 8005dbc:	40012c00 	.word	0x40012c00

08005dc0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b087      	sub	sp, #28
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a1b      	ldr	r3, [r3, #32]
 8005dce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	6a1b      	ldr	r3, [r3, #32]
 8005dda:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	69db      	ldr	r3, [r3, #28]
 8005de6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005df6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	021b      	lsls	r3, r3, #8
 8005dfe:	68fa      	ldr	r2, [r7, #12]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	031b      	lsls	r3, r3, #12
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4a0f      	ldr	r2, [pc, #60]	; (8005e58 <TIM_OC4_SetConfig+0x98>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d109      	bne.n	8005e34 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005e26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	695b      	ldr	r3, [r3, #20]
 8005e2c:	019b      	lsls	r3, r3, #6
 8005e2e:	697a      	ldr	r2, [r7, #20]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	697a      	ldr	r2, [r7, #20]
 8005e38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	68fa      	ldr	r2, [r7, #12]
 8005e3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	685a      	ldr	r2, [r3, #4]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	693a      	ldr	r2, [r7, #16]
 8005e4c:	621a      	str	r2, [r3, #32]
}
 8005e4e:	bf00      	nop
 8005e50:	371c      	adds	r7, #28
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bc80      	pop	{r7}
 8005e56:	4770      	bx	lr
 8005e58:	40012c00 	.word	0x40012c00

08005e5c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e64:	bf00      	nop
 8005e66:	370c      	adds	r7, #12
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bc80      	pop	{r7}
 8005e6c:	4770      	bx	lr

08005e6e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e6e:	b480      	push	{r7}
 8005e70:	b083      	sub	sp, #12
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e76:	bf00      	nop
 8005e78:	370c      	adds	r7, #12
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bc80      	pop	{r7}
 8005e7e:	4770      	bx	lr

08005e80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e80:	b580      	push	{r7, lr}
 8005e82:	b082      	sub	sp, #8
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d101      	bne.n	8005e92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e03f      	b.n	8005f12 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d106      	bne.n	8005eac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f7fc fd9a 	bl	80029e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2224      	movs	r2, #36	; 0x24
 8005eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	68da      	ldr	r2, [r3, #12]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ec2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f000 fc85 	bl	80067d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	691a      	ldr	r2, [r3, #16]
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005ed8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	695a      	ldr	r2, [r3, #20]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005ee8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	68da      	ldr	r2, [r3, #12]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ef8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2200      	movs	r2, #0
 8005efe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2220      	movs	r2, #32
 8005f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2220      	movs	r2, #32
 8005f0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005f10:	2300      	movs	r3, #0
}
 8005f12:	4618      	mov	r0, r3
 8005f14:	3708      	adds	r7, #8
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}

08005f1a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f1a:	b580      	push	{r7, lr}
 8005f1c:	b08a      	sub	sp, #40	; 0x28
 8005f1e:	af02      	add	r7, sp, #8
 8005f20:	60f8      	str	r0, [r7, #12]
 8005f22:	60b9      	str	r1, [r7, #8]
 8005f24:	603b      	str	r3, [r7, #0]
 8005f26:	4613      	mov	r3, r2
 8005f28:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	2b20      	cmp	r3, #32
 8005f38:	d17c      	bne.n	8006034 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d002      	beq.n	8005f46 <HAL_UART_Transmit+0x2c>
 8005f40:	88fb      	ldrh	r3, [r7, #6]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d101      	bne.n	8005f4a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e075      	b.n	8006036 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d101      	bne.n	8005f58 <HAL_UART_Transmit+0x3e>
 8005f54:	2302      	movs	r3, #2
 8005f56:	e06e      	b.n	8006036 <HAL_UART_Transmit+0x11c>
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	2221      	movs	r2, #33	; 0x21
 8005f6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f6e:	f7fd fbaf 	bl	80036d0 <HAL_GetTick>
 8005f72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	88fa      	ldrh	r2, [r7, #6]
 8005f78:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	88fa      	ldrh	r2, [r7, #6]
 8005f7e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f88:	d108      	bne.n	8005f9c <HAL_UART_Transmit+0x82>
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d104      	bne.n	8005f9c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005f92:	2300      	movs	r3, #0
 8005f94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	61bb      	str	r3, [r7, #24]
 8005f9a:	e003      	b.n	8005fa4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005fac:	e02a      	b.n	8006004 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	9300      	str	r3, [sp, #0]
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	2180      	movs	r1, #128	; 0x80
 8005fb8:	68f8      	ldr	r0, [r7, #12]
 8005fba:	f000 fa38 	bl	800642e <UART_WaitOnFlagUntilTimeout>
 8005fbe:	4603      	mov	r3, r0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d001      	beq.n	8005fc8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005fc4:	2303      	movs	r3, #3
 8005fc6:	e036      	b.n	8006036 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005fc8:	69fb      	ldr	r3, [r7, #28]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d10b      	bne.n	8005fe6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005fce:	69bb      	ldr	r3, [r7, #24]
 8005fd0:	881b      	ldrh	r3, [r3, #0]
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fdc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	3302      	adds	r3, #2
 8005fe2:	61bb      	str	r3, [r7, #24]
 8005fe4:	e007      	b.n	8005ff6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	781a      	ldrb	r2, [r3, #0]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005ff0:	69fb      	ldr	r3, [r7, #28]
 8005ff2:	3301      	adds	r3, #1
 8005ff4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ffa:	b29b      	uxth	r3, r3
 8005ffc:	3b01      	subs	r3, #1
 8005ffe:	b29a      	uxth	r2, r3
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006008:	b29b      	uxth	r3, r3
 800600a:	2b00      	cmp	r3, #0
 800600c:	d1cf      	bne.n	8005fae <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	9300      	str	r3, [sp, #0]
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	2200      	movs	r2, #0
 8006016:	2140      	movs	r1, #64	; 0x40
 8006018:	68f8      	ldr	r0, [r7, #12]
 800601a:	f000 fa08 	bl	800642e <UART_WaitOnFlagUntilTimeout>
 800601e:	4603      	mov	r3, r0
 8006020:	2b00      	cmp	r3, #0
 8006022:	d001      	beq.n	8006028 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006024:	2303      	movs	r3, #3
 8006026:	e006      	b.n	8006036 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2220      	movs	r2, #32
 800602c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006030:	2300      	movs	r3, #0
 8006032:	e000      	b.n	8006036 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006034:	2302      	movs	r3, #2
  }
}
 8006036:	4618      	mov	r0, r3
 8006038:	3720      	adds	r7, #32
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}

0800603e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800603e:	b580      	push	{r7, lr}
 8006040:	b084      	sub	sp, #16
 8006042:	af00      	add	r7, sp, #0
 8006044:	60f8      	str	r0, [r7, #12]
 8006046:	60b9      	str	r1, [r7, #8]
 8006048:	4613      	mov	r3, r2
 800604a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006052:	b2db      	uxtb	r3, r3
 8006054:	2b20      	cmp	r3, #32
 8006056:	d11d      	bne.n	8006094 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d002      	beq.n	8006064 <HAL_UART_Receive_IT+0x26>
 800605e:	88fb      	ldrh	r3, [r7, #6]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d101      	bne.n	8006068 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006064:	2301      	movs	r3, #1
 8006066:	e016      	b.n	8006096 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800606e:	2b01      	cmp	r3, #1
 8006070:	d101      	bne.n	8006076 <HAL_UART_Receive_IT+0x38>
 8006072:	2302      	movs	r3, #2
 8006074:	e00f      	b.n	8006096 <HAL_UART_Receive_IT+0x58>
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2201      	movs	r2, #1
 800607a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2200      	movs	r2, #0
 8006082:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8006084:	88fb      	ldrh	r3, [r7, #6]
 8006086:	461a      	mov	r2, r3
 8006088:	68b9      	ldr	r1, [r7, #8]
 800608a:	68f8      	ldr	r0, [r7, #12]
 800608c:	f000 fa19 	bl	80064c2 <UART_Start_Receive_IT>
 8006090:	4603      	mov	r3, r0
 8006092:	e000      	b.n	8006096 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006094:	2302      	movs	r3, #2
  }
}
 8006096:	4618      	mov	r0, r3
 8006098:	3710      	adds	r7, #16
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}
	...

080060a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b08a      	sub	sp, #40	; 0x28
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80060c0:	2300      	movs	r3, #0
 80060c2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80060c4:	2300      	movs	r3, #0
 80060c6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80060c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ca:	f003 030f 	and.w	r3, r3, #15
 80060ce:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80060d0:	69bb      	ldr	r3, [r7, #24]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d10d      	bne.n	80060f2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d8:	f003 0320 	and.w	r3, r3, #32
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d008      	beq.n	80060f2 <HAL_UART_IRQHandler+0x52>
 80060e0:	6a3b      	ldr	r3, [r7, #32]
 80060e2:	f003 0320 	and.w	r3, r3, #32
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d003      	beq.n	80060f2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	f000 fac9 	bl	8006682 <UART_Receive_IT>
      return;
 80060f0:	e17b      	b.n	80063ea <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80060f2:	69bb      	ldr	r3, [r7, #24]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	f000 80b1 	beq.w	800625c <HAL_UART_IRQHandler+0x1bc>
 80060fa:	69fb      	ldr	r3, [r7, #28]
 80060fc:	f003 0301 	and.w	r3, r3, #1
 8006100:	2b00      	cmp	r3, #0
 8006102:	d105      	bne.n	8006110 <HAL_UART_IRQHandler+0x70>
 8006104:	6a3b      	ldr	r3, [r7, #32]
 8006106:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800610a:	2b00      	cmp	r3, #0
 800610c:	f000 80a6 	beq.w	800625c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006112:	f003 0301 	and.w	r3, r3, #1
 8006116:	2b00      	cmp	r3, #0
 8006118:	d00a      	beq.n	8006130 <HAL_UART_IRQHandler+0x90>
 800611a:	6a3b      	ldr	r3, [r7, #32]
 800611c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006120:	2b00      	cmp	r3, #0
 8006122:	d005      	beq.n	8006130 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006128:	f043 0201 	orr.w	r2, r3, #1
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006132:	f003 0304 	and.w	r3, r3, #4
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00a      	beq.n	8006150 <HAL_UART_IRQHandler+0xb0>
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	f003 0301 	and.w	r3, r3, #1
 8006140:	2b00      	cmp	r3, #0
 8006142:	d005      	beq.n	8006150 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006148:	f043 0202 	orr.w	r2, r3, #2
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006152:	f003 0302 	and.w	r3, r3, #2
 8006156:	2b00      	cmp	r3, #0
 8006158:	d00a      	beq.n	8006170 <HAL_UART_IRQHandler+0xd0>
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	f003 0301 	and.w	r3, r3, #1
 8006160:	2b00      	cmp	r3, #0
 8006162:	d005      	beq.n	8006170 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006168:	f043 0204 	orr.w	r2, r3, #4
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006172:	f003 0308 	and.w	r3, r3, #8
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00f      	beq.n	800619a <HAL_UART_IRQHandler+0xfa>
 800617a:	6a3b      	ldr	r3, [r7, #32]
 800617c:	f003 0320 	and.w	r3, r3, #32
 8006180:	2b00      	cmp	r3, #0
 8006182:	d104      	bne.n	800618e <HAL_UART_IRQHandler+0xee>
 8006184:	69fb      	ldr	r3, [r7, #28]
 8006186:	f003 0301 	and.w	r3, r3, #1
 800618a:	2b00      	cmp	r3, #0
 800618c:	d005      	beq.n	800619a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006192:	f043 0208 	orr.w	r2, r3, #8
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800619e:	2b00      	cmp	r3, #0
 80061a0:	f000 811e 	beq.w	80063e0 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a6:	f003 0320 	and.w	r3, r3, #32
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d007      	beq.n	80061be <HAL_UART_IRQHandler+0x11e>
 80061ae:	6a3b      	ldr	r3, [r7, #32]
 80061b0:	f003 0320 	and.w	r3, r3, #32
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d002      	beq.n	80061be <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f000 fa62 	bl	8006682 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	695b      	ldr	r3, [r3, #20]
 80061c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	bf14      	ite	ne
 80061cc:	2301      	movne	r3, #1
 80061ce:	2300      	moveq	r3, #0
 80061d0:	b2db      	uxtb	r3, r3
 80061d2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d8:	f003 0308 	and.w	r3, r3, #8
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d102      	bne.n	80061e6 <HAL_UART_IRQHandler+0x146>
 80061e0:	697b      	ldr	r3, [r7, #20]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d031      	beq.n	800624a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f000 f9a4 	bl	8006534 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	695b      	ldr	r3, [r3, #20]
 80061f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d023      	beq.n	8006242 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	695a      	ldr	r2, [r3, #20]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006208:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800620e:	2b00      	cmp	r3, #0
 8006210:	d013      	beq.n	800623a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006216:	4a76      	ldr	r2, [pc, #472]	; (80063f0 <HAL_UART_IRQHandler+0x350>)
 8006218:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800621e:	4618      	mov	r0, r3
 8006220:	f7fe f9b0 	bl	8004584 <HAL_DMA_Abort_IT>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d016      	beq.n	8006258 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800622e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006234:	4610      	mov	r0, r2
 8006236:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006238:	e00e      	b.n	8006258 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	f000 f8e3 	bl	8006406 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006240:	e00a      	b.n	8006258 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f000 f8df 	bl	8006406 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006248:	e006      	b.n	8006258 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f000 f8db 	bl	8006406 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2200      	movs	r2, #0
 8006254:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006256:	e0c3      	b.n	80063e0 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006258:	bf00      	nop
    return;
 800625a:	e0c1      	b.n	80063e0 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006260:	2b01      	cmp	r3, #1
 8006262:	f040 80a1 	bne.w	80063a8 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8006266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006268:	f003 0310 	and.w	r3, r3, #16
 800626c:	2b00      	cmp	r3, #0
 800626e:	f000 809b 	beq.w	80063a8 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8006272:	6a3b      	ldr	r3, [r7, #32]
 8006274:	f003 0310 	and.w	r3, r3, #16
 8006278:	2b00      	cmp	r3, #0
 800627a:	f000 8095 	beq.w	80063a8 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800627e:	2300      	movs	r3, #0
 8006280:	60fb      	str	r3, [r7, #12]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	60fb      	str	r3, [r7, #12]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	60fb      	str	r3, [r7, #12]
 8006292:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	695b      	ldr	r3, [r3, #20]
 800629a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d04e      	beq.n	8006340 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80062ac:	8a3b      	ldrh	r3, [r7, #16]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	f000 8098 	beq.w	80063e4 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80062b8:	8a3a      	ldrh	r2, [r7, #16]
 80062ba:	429a      	cmp	r2, r3
 80062bc:	f080 8092 	bcs.w	80063e4 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	8a3a      	ldrh	r2, [r7, #16]
 80062c4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062ca:	699b      	ldr	r3, [r3, #24]
 80062cc:	2b20      	cmp	r3, #32
 80062ce:	d02b      	beq.n	8006328 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	68da      	ldr	r2, [r3, #12]
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062de:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	695a      	ldr	r2, [r3, #20]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f022 0201 	bic.w	r2, r2, #1
 80062ee:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	695a      	ldr	r2, [r3, #20]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062fe:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2220      	movs	r2, #32
 8006304:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2200      	movs	r2, #0
 800630c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	68da      	ldr	r2, [r3, #12]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f022 0210 	bic.w	r2, r2, #16
 800631c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006322:	4618      	mov	r0, r3
 8006324:	f7fe f8f3 	bl	800450e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006330:	b29b      	uxth	r3, r3
 8006332:	1ad3      	subs	r3, r2, r3
 8006334:	b29b      	uxth	r3, r3
 8006336:	4619      	mov	r1, r3
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f000 f86d 	bl	8006418 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800633e:	e051      	b.n	80063e4 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006348:	b29b      	uxth	r3, r3
 800634a:	1ad3      	subs	r3, r2, r3
 800634c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006352:	b29b      	uxth	r3, r3
 8006354:	2b00      	cmp	r3, #0
 8006356:	d047      	beq.n	80063e8 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8006358:	8a7b      	ldrh	r3, [r7, #18]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d044      	beq.n	80063e8 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	68da      	ldr	r2, [r3, #12]
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800636c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	695a      	ldr	r2, [r3, #20]
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f022 0201 	bic.w	r2, r2, #1
 800637c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2220      	movs	r2, #32
 8006382:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2200      	movs	r2, #0
 800638a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	68da      	ldr	r2, [r3, #12]
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 0210 	bic.w	r2, r2, #16
 800639a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800639c:	8a7b      	ldrh	r3, [r7, #18]
 800639e:	4619      	mov	r1, r3
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f000 f839 	bl	8006418 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80063a6:	e01f      	b.n	80063e8 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80063a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d008      	beq.n	80063c4 <HAL_UART_IRQHandler+0x324>
 80063b2:	6a3b      	ldr	r3, [r7, #32]
 80063b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d003      	beq.n	80063c4 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f000 f8f9 	bl	80065b4 <UART_Transmit_IT>
    return;
 80063c2:	e012      	b.n	80063ea <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80063c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00d      	beq.n	80063ea <HAL_UART_IRQHandler+0x34a>
 80063ce:	6a3b      	ldr	r3, [r7, #32]
 80063d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d008      	beq.n	80063ea <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f000 f93a 	bl	8006652 <UART_EndTransmit_IT>
    return;
 80063de:	e004      	b.n	80063ea <HAL_UART_IRQHandler+0x34a>
    return;
 80063e0:	bf00      	nop
 80063e2:	e002      	b.n	80063ea <HAL_UART_IRQHandler+0x34a>
      return;
 80063e4:	bf00      	nop
 80063e6:	e000      	b.n	80063ea <HAL_UART_IRQHandler+0x34a>
      return;
 80063e8:	bf00      	nop
  }
}
 80063ea:	3728      	adds	r7, #40	; 0x28
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	0800658d 	.word	0x0800658d

080063f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80063f4:	b480      	push	{r7}
 80063f6:	b083      	sub	sp, #12
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80063fc:	bf00      	nop
 80063fe:	370c      	adds	r7, #12
 8006400:	46bd      	mov	sp, r7
 8006402:	bc80      	pop	{r7}
 8006404:	4770      	bx	lr

08006406 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006406:	b480      	push	{r7}
 8006408:	b083      	sub	sp, #12
 800640a:	af00      	add	r7, sp, #0
 800640c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800640e:	bf00      	nop
 8006410:	370c      	adds	r7, #12
 8006412:	46bd      	mov	sp, r7
 8006414:	bc80      	pop	{r7}
 8006416:	4770      	bx	lr

08006418 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006418:	b480      	push	{r7}
 800641a:	b083      	sub	sp, #12
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	460b      	mov	r3, r1
 8006422:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006424:	bf00      	nop
 8006426:	370c      	adds	r7, #12
 8006428:	46bd      	mov	sp, r7
 800642a:	bc80      	pop	{r7}
 800642c:	4770      	bx	lr

0800642e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800642e:	b580      	push	{r7, lr}
 8006430:	b084      	sub	sp, #16
 8006432:	af00      	add	r7, sp, #0
 8006434:	60f8      	str	r0, [r7, #12]
 8006436:	60b9      	str	r1, [r7, #8]
 8006438:	603b      	str	r3, [r7, #0]
 800643a:	4613      	mov	r3, r2
 800643c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800643e:	e02c      	b.n	800649a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006440:	69bb      	ldr	r3, [r7, #24]
 8006442:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006446:	d028      	beq.n	800649a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006448:	69bb      	ldr	r3, [r7, #24]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d007      	beq.n	800645e <UART_WaitOnFlagUntilTimeout+0x30>
 800644e:	f7fd f93f 	bl	80036d0 <HAL_GetTick>
 8006452:	4602      	mov	r2, r0
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	1ad3      	subs	r3, r2, r3
 8006458:	69ba      	ldr	r2, [r7, #24]
 800645a:	429a      	cmp	r2, r3
 800645c:	d21d      	bcs.n	800649a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68da      	ldr	r2, [r3, #12]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800646c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	695a      	ldr	r2, [r3, #20]
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f022 0201 	bic.w	r2, r2, #1
 800647c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2220      	movs	r2, #32
 8006482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2220      	movs	r2, #32
 800648a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006496:	2303      	movs	r3, #3
 8006498:	e00f      	b.n	80064ba <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	681a      	ldr	r2, [r3, #0]
 80064a0:	68bb      	ldr	r3, [r7, #8]
 80064a2:	4013      	ands	r3, r2
 80064a4:	68ba      	ldr	r2, [r7, #8]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	bf0c      	ite	eq
 80064aa:	2301      	moveq	r3, #1
 80064ac:	2300      	movne	r3, #0
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	461a      	mov	r2, r3
 80064b2:	79fb      	ldrb	r3, [r7, #7]
 80064b4:	429a      	cmp	r2, r3
 80064b6:	d0c3      	beq.n	8006440 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3710      	adds	r7, #16
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}

080064c2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064c2:	b480      	push	{r7}
 80064c4:	b085      	sub	sp, #20
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	60f8      	str	r0, [r7, #12]
 80064ca:	60b9      	str	r1, [r7, #8]
 80064cc:	4613      	mov	r3, r2
 80064ce:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	68ba      	ldr	r2, [r7, #8]
 80064d4:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	88fa      	ldrh	r2, [r7, #6]
 80064da:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	88fa      	ldrh	r2, [r7, #6]
 80064e0:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2200      	movs	r2, #0
 80064e6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2222      	movs	r2, #34	; 0x22
 80064ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	2200      	movs	r2, #0
 80064f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	68da      	ldr	r2, [r3, #12]
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006506:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	695a      	ldr	r2, [r3, #20]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f042 0201 	orr.w	r2, r2, #1
 8006516:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	68da      	ldr	r2, [r3, #12]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f042 0220 	orr.w	r2, r2, #32
 8006526:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006528:	2300      	movs	r3, #0
}
 800652a:	4618      	mov	r0, r3
 800652c:	3714      	adds	r7, #20
 800652e:	46bd      	mov	sp, r7
 8006530:	bc80      	pop	{r7}
 8006532:	4770      	bx	lr

08006534 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006534:	b480      	push	{r7}
 8006536:	b083      	sub	sp, #12
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68da      	ldr	r2, [r3, #12]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800654a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	695a      	ldr	r2, [r3, #20]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f022 0201 	bic.w	r2, r2, #1
 800655a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006560:	2b01      	cmp	r3, #1
 8006562:	d107      	bne.n	8006574 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	68da      	ldr	r2, [r3, #12]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f022 0210 	bic.w	r2, r2, #16
 8006572:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2220      	movs	r2, #32
 8006578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006582:	bf00      	nop
 8006584:	370c      	adds	r7, #12
 8006586:	46bd      	mov	sp, r7
 8006588:	bc80      	pop	{r7}
 800658a:	4770      	bx	lr

0800658c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b084      	sub	sp, #16
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006598:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2200      	movs	r2, #0
 800659e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2200      	movs	r2, #0
 80065a4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f7ff ff2d 	bl	8006406 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80065ac:	bf00      	nop
 80065ae:	3710      	adds	r7, #16
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}

080065b4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b085      	sub	sp, #20
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065c2:	b2db      	uxtb	r3, r3
 80065c4:	2b21      	cmp	r3, #33	; 0x21
 80065c6:	d13e      	bne.n	8006646 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065d0:	d114      	bne.n	80065fc <UART_Transmit_IT+0x48>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d110      	bne.n	80065fc <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a1b      	ldr	r3, [r3, #32]
 80065de:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	881b      	ldrh	r3, [r3, #0]
 80065e4:	461a      	mov	r2, r3
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80065ee:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6a1b      	ldr	r3, [r3, #32]
 80065f4:	1c9a      	adds	r2, r3, #2
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	621a      	str	r2, [r3, #32]
 80065fa:	e008      	b.n	800660e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6a1b      	ldr	r3, [r3, #32]
 8006600:	1c59      	adds	r1, r3, #1
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	6211      	str	r1, [r2, #32]
 8006606:	781a      	ldrb	r2, [r3, #0]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006612:	b29b      	uxth	r3, r3
 8006614:	3b01      	subs	r3, #1
 8006616:	b29b      	uxth	r3, r3
 8006618:	687a      	ldr	r2, [r7, #4]
 800661a:	4619      	mov	r1, r3
 800661c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800661e:	2b00      	cmp	r3, #0
 8006620:	d10f      	bne.n	8006642 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68da      	ldr	r2, [r3, #12]
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006630:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	68da      	ldr	r2, [r3, #12]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006640:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006642:	2300      	movs	r3, #0
 8006644:	e000      	b.n	8006648 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006646:	2302      	movs	r3, #2
  }
}
 8006648:	4618      	mov	r0, r3
 800664a:	3714      	adds	r7, #20
 800664c:	46bd      	mov	sp, r7
 800664e:	bc80      	pop	{r7}
 8006650:	4770      	bx	lr

08006652 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006652:	b580      	push	{r7, lr}
 8006654:	b082      	sub	sp, #8
 8006656:	af00      	add	r7, sp, #0
 8006658:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	68da      	ldr	r2, [r3, #12]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006668:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2220      	movs	r2, #32
 800666e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f7ff febe 	bl	80063f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006678:	2300      	movs	r3, #0
}
 800667a:	4618      	mov	r0, r3
 800667c:	3708      	adds	r7, #8
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}

08006682 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006682:	b580      	push	{r7, lr}
 8006684:	b086      	sub	sp, #24
 8006686:	af00      	add	r7, sp, #0
 8006688:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006690:	b2db      	uxtb	r3, r3
 8006692:	2b22      	cmp	r3, #34	; 0x22
 8006694:	f040 8099 	bne.w	80067ca <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066a0:	d117      	bne.n	80066d2 <UART_Receive_IT+0x50>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d113      	bne.n	80066d2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80066aa:	2300      	movs	r3, #0
 80066ac:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066b2:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066c0:	b29a      	uxth	r2, r3
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066ca:	1c9a      	adds	r2, r3, #2
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	629a      	str	r2, [r3, #40]	; 0x28
 80066d0:	e026      	b.n	8006720 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066d6:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80066d8:	2300      	movs	r3, #0
 80066da:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	689b      	ldr	r3, [r3, #8]
 80066e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066e4:	d007      	beq.n	80066f6 <UART_Receive_IT+0x74>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d10a      	bne.n	8006704 <UART_Receive_IT+0x82>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	691b      	ldr	r3, [r3, #16]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d106      	bne.n	8006704 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	b2da      	uxtb	r2, r3
 80066fe:	697b      	ldr	r3, [r7, #20]
 8006700:	701a      	strb	r2, [r3, #0]
 8006702:	e008      	b.n	8006716 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	b2db      	uxtb	r3, r3
 800670c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006710:	b2da      	uxtb	r2, r3
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800671a:	1c5a      	adds	r2, r3, #1
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006724:	b29b      	uxth	r3, r3
 8006726:	3b01      	subs	r3, #1
 8006728:	b29b      	uxth	r3, r3
 800672a:	687a      	ldr	r2, [r7, #4]
 800672c:	4619      	mov	r1, r3
 800672e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006730:	2b00      	cmp	r3, #0
 8006732:	d148      	bne.n	80067c6 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	68da      	ldr	r2, [r3, #12]
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f022 0220 	bic.w	r2, r2, #32
 8006742:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	68da      	ldr	r2, [r3, #12]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006752:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	695a      	ldr	r2, [r3, #20]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f022 0201 	bic.w	r2, r2, #1
 8006762:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2220      	movs	r2, #32
 8006768:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006770:	2b01      	cmp	r3, #1
 8006772:	d123      	bne.n	80067bc <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2200      	movs	r2, #0
 8006778:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	68da      	ldr	r2, [r3, #12]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f022 0210 	bic.w	r2, r2, #16
 8006788:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 0310 	and.w	r3, r3, #16
 8006794:	2b10      	cmp	r3, #16
 8006796:	d10a      	bne.n	80067ae <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006798:	2300      	movs	r3, #0
 800679a:	60fb      	str	r3, [r7, #12]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	60fb      	str	r3, [r7, #12]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	60fb      	str	r3, [r7, #12]
 80067ac:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80067b2:	4619      	mov	r1, r3
 80067b4:	6878      	ldr	r0, [r7, #4]
 80067b6:	f7ff fe2f 	bl	8006418 <HAL_UARTEx_RxEventCallback>
 80067ba:	e002      	b.n	80067c2 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f7fa fa15 	bl	8000bec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80067c2:	2300      	movs	r3, #0
 80067c4:	e002      	b.n	80067cc <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80067c6:	2300      	movs	r3, #0
 80067c8:	e000      	b.n	80067cc <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80067ca:	2302      	movs	r3, #2
  }
}
 80067cc:	4618      	mov	r0, r3
 80067ce:	3718      	adds	r7, #24
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bd80      	pop	{r7, pc}

080067d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80067d4:	b580      	push	{r7, lr}
 80067d6:	b084      	sub	sp, #16
 80067d8:	af00      	add	r7, sp, #0
 80067da:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	691b      	ldr	r3, [r3, #16]
 80067e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	68da      	ldr	r2, [r3, #12]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	430a      	orrs	r2, r1
 80067f0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	689a      	ldr	r2, [r3, #8]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	691b      	ldr	r3, [r3, #16]
 80067fa:	431a      	orrs	r2, r3
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	695b      	ldr	r3, [r3, #20]
 8006800:	4313      	orrs	r3, r2
 8006802:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800680e:	f023 030c 	bic.w	r3, r3, #12
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	6812      	ldr	r2, [r2, #0]
 8006816:	68b9      	ldr	r1, [r7, #8]
 8006818:	430b      	orrs	r3, r1
 800681a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	695b      	ldr	r3, [r3, #20]
 8006822:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	699a      	ldr	r2, [r3, #24]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	430a      	orrs	r2, r1
 8006830:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a2c      	ldr	r2, [pc, #176]	; (80068e8 <UART_SetConfig+0x114>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d103      	bne.n	8006844 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800683c:	f7fe fcd8 	bl	80051f0 <HAL_RCC_GetPCLK2Freq>
 8006840:	60f8      	str	r0, [r7, #12]
 8006842:	e002      	b.n	800684a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006844:	f7fe fcc0 	bl	80051c8 <HAL_RCC_GetPCLK1Freq>
 8006848:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	4613      	mov	r3, r2
 800684e:	009b      	lsls	r3, r3, #2
 8006850:	4413      	add	r3, r2
 8006852:	009a      	lsls	r2, r3, #2
 8006854:	441a      	add	r2, r3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006860:	4a22      	ldr	r2, [pc, #136]	; (80068ec <UART_SetConfig+0x118>)
 8006862:	fba2 2303 	umull	r2, r3, r2, r3
 8006866:	095b      	lsrs	r3, r3, #5
 8006868:	0119      	lsls	r1, r3, #4
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	4613      	mov	r3, r2
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	4413      	add	r3, r2
 8006872:	009a      	lsls	r2, r3, #2
 8006874:	441a      	add	r2, r3
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006880:	4b1a      	ldr	r3, [pc, #104]	; (80068ec <UART_SetConfig+0x118>)
 8006882:	fba3 0302 	umull	r0, r3, r3, r2
 8006886:	095b      	lsrs	r3, r3, #5
 8006888:	2064      	movs	r0, #100	; 0x64
 800688a:	fb00 f303 	mul.w	r3, r0, r3
 800688e:	1ad3      	subs	r3, r2, r3
 8006890:	011b      	lsls	r3, r3, #4
 8006892:	3332      	adds	r3, #50	; 0x32
 8006894:	4a15      	ldr	r2, [pc, #84]	; (80068ec <UART_SetConfig+0x118>)
 8006896:	fba2 2303 	umull	r2, r3, r2, r3
 800689a:	095b      	lsrs	r3, r3, #5
 800689c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80068a0:	4419      	add	r1, r3
 80068a2:	68fa      	ldr	r2, [r7, #12]
 80068a4:	4613      	mov	r3, r2
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	4413      	add	r3, r2
 80068aa:	009a      	lsls	r2, r3, #2
 80068ac:	441a      	add	r2, r3
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	fbb2 f2f3 	udiv	r2, r2, r3
 80068b8:	4b0c      	ldr	r3, [pc, #48]	; (80068ec <UART_SetConfig+0x118>)
 80068ba:	fba3 0302 	umull	r0, r3, r3, r2
 80068be:	095b      	lsrs	r3, r3, #5
 80068c0:	2064      	movs	r0, #100	; 0x64
 80068c2:	fb00 f303 	mul.w	r3, r0, r3
 80068c6:	1ad3      	subs	r3, r2, r3
 80068c8:	011b      	lsls	r3, r3, #4
 80068ca:	3332      	adds	r3, #50	; 0x32
 80068cc:	4a07      	ldr	r2, [pc, #28]	; (80068ec <UART_SetConfig+0x118>)
 80068ce:	fba2 2303 	umull	r2, r3, r2, r3
 80068d2:	095b      	lsrs	r3, r3, #5
 80068d4:	f003 020f 	and.w	r2, r3, #15
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	440a      	add	r2, r1
 80068de:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80068e0:	bf00      	nop
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	40013800 	.word	0x40013800
 80068ec:	51eb851f 	.word	0x51eb851f

080068f0 <__libc_init_array>:
 80068f0:	b570      	push	{r4, r5, r6, lr}
 80068f2:	2600      	movs	r6, #0
 80068f4:	4d0c      	ldr	r5, [pc, #48]	; (8006928 <__libc_init_array+0x38>)
 80068f6:	4c0d      	ldr	r4, [pc, #52]	; (800692c <__libc_init_array+0x3c>)
 80068f8:	1b64      	subs	r4, r4, r5
 80068fa:	10a4      	asrs	r4, r4, #2
 80068fc:	42a6      	cmp	r6, r4
 80068fe:	d109      	bne.n	8006914 <__libc_init_array+0x24>
 8006900:	f000 f82a 	bl	8006958 <_init>
 8006904:	2600      	movs	r6, #0
 8006906:	4d0a      	ldr	r5, [pc, #40]	; (8006930 <__libc_init_array+0x40>)
 8006908:	4c0a      	ldr	r4, [pc, #40]	; (8006934 <__libc_init_array+0x44>)
 800690a:	1b64      	subs	r4, r4, r5
 800690c:	10a4      	asrs	r4, r4, #2
 800690e:	42a6      	cmp	r6, r4
 8006910:	d105      	bne.n	800691e <__libc_init_array+0x2e>
 8006912:	bd70      	pop	{r4, r5, r6, pc}
 8006914:	f855 3b04 	ldr.w	r3, [r5], #4
 8006918:	4798      	blx	r3
 800691a:	3601      	adds	r6, #1
 800691c:	e7ee      	b.n	80068fc <__libc_init_array+0xc>
 800691e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006922:	4798      	blx	r3
 8006924:	3601      	adds	r6, #1
 8006926:	e7f2      	b.n	800690e <__libc_init_array+0x1e>
 8006928:	08007230 	.word	0x08007230
 800692c:	08007230 	.word	0x08007230
 8006930:	08007230 	.word	0x08007230
 8006934:	08007234 	.word	0x08007234

08006938 <memset>:
 8006938:	4603      	mov	r3, r0
 800693a:	4402      	add	r2, r0
 800693c:	4293      	cmp	r3, r2
 800693e:	d100      	bne.n	8006942 <memset+0xa>
 8006940:	4770      	bx	lr
 8006942:	f803 1b01 	strb.w	r1, [r3], #1
 8006946:	e7f9      	b.n	800693c <memset+0x4>

08006948 <strcpy>:
 8006948:	4603      	mov	r3, r0
 800694a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800694e:	f803 2b01 	strb.w	r2, [r3], #1
 8006952:	2a00      	cmp	r2, #0
 8006954:	d1f9      	bne.n	800694a <strcpy+0x2>
 8006956:	4770      	bx	lr

08006958 <_init>:
 8006958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800695a:	bf00      	nop
 800695c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800695e:	bc08      	pop	{r3}
 8006960:	469e      	mov	lr, r3
 8006962:	4770      	bx	lr

08006964 <_fini>:
 8006964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006966:	bf00      	nop
 8006968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800696a:	bc08      	pop	{r3}
 800696c:	469e      	mov	lr, r3
 800696e:	4770      	bx	lr
