 
****************************************
Report : clock tree
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Tue Dec 27 20:17:13 2022
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk_p"
Clock Period                   : 40.00000       
Clock Tree root pin            : "clk_p"
Number of Levels               : 6
Number of Sinks                : 783
Number of CT Buffers           : 15
Number of CTS added gates      : 0
Number of Preexisting Gates    : 1
Number of Preexisting Buf/Inv  : 0
Total Number of Clock Cells    : 16
Total Area of CT Buffers       : 436.84485      
Total Area of CT cells         : 10036.84668    
Max Global Skew                : 0.03423   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.034
Longest path delay                16.364
Shortest path delay               16.330

The longest path delay end pin: SA_core_pe_0_1_Cij_o_reg_2_/CP
The shortest path delay end pin: SA_B_3_shift_reg_reg_5__6_/CP

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.305            1  18.058    9.920     9.920     r
u_pad_clk/PAD                               2.305            1  18.058    0.079     9.999     r
u_pad_clk/C                                 0.045            1  0.260     5.753     15.752    r
CTSCKND12BWP7T_G2B4I1/I                     0.045            1  0.188     0.004     15.755    r
CTSCKND12BWP7T_G2B4I1/ZN                    0.098            1  0.117     0.102     15.858    f
CTSCKND3BWP7T_G2B3I1/I                      0.098            1  0.124     0.016     15.873    f
CTSCKND3BWP7T_G2B3I1/ZN                     0.111            2  0.104     0.089     15.963    r
CTSCKND6BWP7T_G2B2I1/I                      0.111            1  0.105     0.001     15.964    r
CTSCKND6BWP7T_G2B2I1/ZN                     0.216            4  0.196     0.141     16.105    f
CTSCKND8BWP7T_G2B1I7/I                      0.216            1  0.198     0.011     16.116    f
CTSCKND8BWP7T_G2B1I7/ZN                     0.311           53  0.350     0.236     16.352    r
SA_core_pe_0_1_Cij_o_reg_2_/CP              0.311            0  0.355     0.012     16.364    r
[clock delay]                                                                       16.364
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk_p                                       0.000            1  0.000     0.000     0.000     r
clk_p                                       2.305            1  18.058    9.920     9.920     r
u_pad_clk/PAD                               2.305            1  18.058    0.079     9.999     r
u_pad_clk/C                                 0.045            1  0.260     5.753     15.752    r
CTSCKND12BWP7T_G2B4I1/I                     0.045            1  0.188     0.004     15.755    r
CTSCKND12BWP7T_G2B4I1/ZN                    0.098            1  0.117     0.102     15.858    f
CTSCKND3BWP7T_G2B3I1/I                      0.098            1  0.124     0.016     15.873    f
CTSCKND3BWP7T_G2B3I1/ZN                     0.111            2  0.104     0.089     15.963    r
CTSCKND12BWP7T_G2B2I2/I                     0.111            1  0.107     0.006     15.969    r
CTSCKND12BWP7T_G2B2I2/ZN                    0.409            7  0.160     0.117     16.086    f
CTSCKND12BWP7T_G2B1I3/I                     0.409            1  0.161     0.006     16.092    f
CTSCKND12BWP7T_G2B1I3/ZN                    0.505           93  0.368     0.234     16.326    r
SA_B_3_shift_reg_reg_5__6_/CP               0.505            0  0.370     0.004     16.330    r
[clock delay]                                                                       16.330
----------------------------------------------------------------------------------------------------

1
