Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date              : Wed Feb  4 14:06:22 2026
| Host              : DVANOFFICE-071 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file AM_Radio_730_KHz_TopLevel_timing_summary_routed.rpt -pb AM_Radio_730_KHz_TopLevel_timing_summary_routed.pb -rpx AM_Radio_730_KHz_TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design            : AM_Radio_730_KHz_TopLevel
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.049       -0.068                      2                 1278       -0.950       -0.950                      1                 1278        1.600        0.000                       0                   647  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
Clk_Wizard/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0     {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0     {0.000 33.333}       66.667          15.000          
sys_clk_pin              {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk_Wizard/inst/clk_in1                                                                                                                                                    1.600        0.000                       0                     1  
  clk_out1_clk_wiz_0           3.630        0.000                      0                 1127        0.023        0.000                      0                 1127        1.968        0.000                       0                   573  
  clk_out2_clk_wiz_0          65.205        0.000                      0                   77        0.026        0.000                      0                   77       32.791        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0       -0.049       -0.068                      2                   50       -0.950       -0.950                      1                   50  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        0.167        0.000                      0                   24        0.061        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk_Wizard/inst/clk_in1
  To Clock:  Clk_Wizard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_Wizard/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Clk_Wizard/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCM_X0Y3  Clk_Wizard/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCM_X0Y3  Clk_Wizard/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCM_X0Y3  Clk_Wizard/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCM_X0Y3  Clk_Wizard/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.400         4.000       1.600      MMCM_X0Y3  Clk_Wizard/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.202ns (16.396%)  route 1.030ns (83.604%))
  Logic Levels:           1  (SRL16E=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 7.884 - 5.000 ) 
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.872ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.793ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.741     2.407    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X89Y170        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y170        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.486 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[0]/Q
                         net (fo=31, routed)          0.971     3.457    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg_n_0_[0]
    SLICE_X93Y169        SRL16E (Prop_G6LUT_SLICEM_A0_Q)
                                                      0.123     3.580 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][6]_srl16/Q
                         net (fo=1, routed)           0.059     3.639    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][6]_srl16_n_0
    SLICE_X93Y169        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     5.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     5.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.551     7.884    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X93Y169        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[6]/C
                         clock pessimism             -0.552     7.332    
                         clock uncertainty           -0.088     7.244    
    SLICE_X93Y169        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     7.269    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[6]
  -------------------------------------------------------------------
                         required time                          7.269    
                         arrival time                          -3.639    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.216ns (17.851%)  route 0.994ns (82.149%))
  Logic Levels:           1  (SRL16E=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 7.884 - 5.000 ) 
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.872ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.551ns (routing 0.793ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.741     2.407    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X89Y170        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y170        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.486 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[0]/Q
                         net (fo=31, routed)          0.971     3.457    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg_n_0_[0]
    SLICE_X93Y169        SRL16E (Prop_G5LUT_SLICEM_A0_Q)
                                                      0.137     3.594 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][14]_srl16/Q
                         net (fo=1, routed)           0.023     3.617    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][14]_srl16_n_0
    SLICE_X93Y169        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     5.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     5.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.551     7.884    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X93Y169        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[14]/C
                         clock pessimism             -0.552     7.332    
                         clock uncertainty           -0.088     7.244    
    SLICE_X93Y169        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     7.269    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[14]
  -------------------------------------------------------------------
                         required time                          7.269    
                         arrival time                          -3.617    
  -------------------------------------------------------------------
                         slack                                  3.652    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.269ns (24.039%)  route 0.850ns (75.961%))
  Logic Levels:           2  (MUXF7=1 SRLC32E=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 7.876 - 5.000 ) 
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.754ns (routing 0.872ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.793ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.754     2.420    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X89Y166        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.499 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[0]/Q
                         net (fo=54, routed)          0.807     3.306    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/ADDR[0]
    SLICE_X91Y168        SRLC32E (Prop_E6LUT_SLICEM_A[0]_Q)
                                                      0.124     3.430 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][19]_srl32__0/Q
                         net (fo=1, routed)           0.012     3.442    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][19]_srl32__0_n_0
    SLICE_X91Y168        MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.066     3.508 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][19]_mux/O
                         net (fo=1, routed)           0.031     3.539    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][19]_mux_n_0
    SLICE_X91Y168        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     5.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     5.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.543     7.876    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X91Y168        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[19]/C
                         clock pessimism             -0.552     7.324    
                         clock uncertainty           -0.088     7.236    
    SLICE_X91Y168        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     7.261    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.261    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.201ns (17.772%)  route 0.930ns (82.228%))
  Logic Levels:           1  (SRL16E=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 7.885 - 5.000 ) 
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.872ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.793ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.741     2.407    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X89Y170        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y170        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.486 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[0]/Q
                         net (fo=31, routed)          0.858     3.344    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg_n_0_[0]
    SLICE_X93Y169        SRL16E (Prop_D6LUT_SLICEM_A0_Q)
                                                      0.122     3.466 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][3]_srl16/Q
                         net (fo=1, routed)           0.072     3.538    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][3]_srl16_n_0
    SLICE_X93Y169        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     5.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     5.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.552     7.885    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X93Y169        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[3]/C
                         clock pessimism             -0.552     7.333    
                         clock uncertainty           -0.088     7.245    
    SLICE_X93Y169        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.270    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[3]
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.202ns (17.908%)  route 0.926ns (82.092%))
  Logic Levels:           1  (SRL16E=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 7.885 - 5.000 ) 
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.872ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.793ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.741     2.407    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X89Y170        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y170        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.486 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg[0]/Q
                         net (fo=31, routed)          0.860     3.346    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/add_1_reg_n_0_[0]
    SLICE_X93Y169        SRL16E (Prop_C6LUT_SLICEM_A0_Q)
                                                      0.123     3.469 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16/Q
                         net (fo=1, routed)           0.066     3.535    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16_n_0
    SLICE_X93Y169        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     5.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     5.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.552     7.885    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X93Y169        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[2]/C
                         clock pessimism             -0.552     7.333    
                         clock uncertainty           -0.088     7.245    
    SLICE_X93Y169        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.270    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.270    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.d_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.247ns (22.578%)  route 0.847ns (77.422%))
  Logic Levels:           2  (MUXF7=1 SRLC32E=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 7.868 - 5.000 ) 
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.872ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.535ns (routing 0.793ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.749     2.415    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X89Y166        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y166        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.494 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[1]/Q
                         net (fo=53, routed)          0.790     3.284    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/ADDR[1]
    SLICE_X90Y167        SRLC32E (Prop_D6LUT_SLICEM_A[1]_Q)
                                                      0.099     3.383 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][19]_srl32/Q
                         net (fo=1, routed)           0.025     3.408    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][19]_srl32_n_0
    SLICE_X90Y167        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     3.477 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][19]_mux/O
                         net (fo=1, routed)           0.032     3.509    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][19]_mux_n_0
    SLICE_X90Y167        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.d_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     5.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     5.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.535     7.868    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X90Y167        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.d_out_reg[19]/C
                         clock pessimism             -0.552     7.316    
                         clock uncertainty           -0.088     7.228    
    SLICE_X90Y167        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.253    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.d_out_reg[19]
  -------------------------------------------------------------------
                         required time                          7.253    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 adc_sync1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.480ns (43.088%)  route 0.634ns (56.912%))
  Logic Levels:           4  (CARRY8=3 LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 7.880 - 5.000 ) 
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.872ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.793ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.739     2.405    clk200MHz
    SLICE_X90Y173        FDCE                                         r  adc_sync1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y173        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.484 r  adc_sync1_reg[1]/Q
                         net (fo=33, routed)          0.548     3.032    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X92Y169        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.156 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.009     3.165    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X92Y169        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.351 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.377    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X92Y170        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.392 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.418    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_15
    SLICE_X92Y171        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.494 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[16].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[1]
                         net (fo=1, routed)           0.025     3.519    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/p_1_out
    SLICE_X92Y171        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     5.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     5.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.547     7.880    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X92Y171        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][17]/C
                         clock pessimism             -0.552     7.328    
                         clock uncertainty           -0.088     7.240    
    SLICE_X92Y171        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.265    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][17]
  -------------------------------------------------------------------
                         required time                          7.265    
                         arrival time                          -3.519    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 adc_sync1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.505ns (45.332%)  route 0.609ns (54.668%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 7.881 - 5.000 ) 
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.872ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.793ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.739     2.405    clk200MHz
    SLICE_X90Y173        FDCE                                         r  adc_sync1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y173        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.484 r  adc_sync1_reg[1]/Q
                         net (fo=33, routed)          0.548     3.032    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X92Y169        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.156 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.009     3.165    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X92Y169        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.351 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.377    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X92Y170        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     3.493 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[7]
                         net (fo=1, routed)           0.026     3.519    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[15].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X92Y170        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     5.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     5.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.548     7.881    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X92Y170        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][15]/C
                         clock pessimism             -0.552     7.329    
                         clock uncertainty           -0.088     7.241    
    SLICE_X92Y170        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     7.266    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][15]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -3.519    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 adc_sync1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.505ns (45.373%)  route 0.608ns (54.627%))
  Logic Levels:           3  (CARRY8=2 LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 7.881 - 5.000 ) 
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.739ns (routing 0.872ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.793ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.739     2.405    clk200MHz
    SLICE_X90Y173        FDCE                                         r  adc_sync1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y173        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.484 r  adc_sync1_reg[1]/Q
                         net (fo=33, routed)          0.548     3.032    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/B[1]
    SLICE_X92Y169        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.156 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.009     3.165    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/lut_sig66_out
    SLICE_X92Y169        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     3.351 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.377    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7
    SLICE_X92Y170        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     3.493 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[8].ppadd.b_is_even.stageN.muxcy0_CARRY4_CARRY8/O[5]
                         net (fo=1, routed)           0.025     3.518    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[13].ppadd.b_is_even.stageN.xorcy0__0
    SLICE_X92Y170        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     5.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     5.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.548     7.881    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X92Y170        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]/C
                         clock pessimism             -0.552     7.329    
                         clock uncertainty           -0.088     7.241    
    SLICE_X92Y170        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     7.266    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_even.pp_out_reg_reg[0][13]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -3.518    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.236ns (21.791%)  route 0.847ns (78.209%))
  Logic Levels:           2  (MUXF7=1 SRLC32E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 7.882 - 5.000 ) 
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.761ns (routing 0.872ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.793ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.761     2.427    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X92Y166        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y166        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.506 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[2]/Q
                         net (fo=52, routed)          0.790     3.296    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/ADDR[2]
    SLICE_X96Y168        SRLC32E (Prop_D6LUT_SLICEM_A[2]_Q)
                                                      0.088     3.384 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][3]_srl32/Q
                         net (fo=1, routed)           0.025     3.409    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][3]_srl32_n_0
    SLICE_X96Y168        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     3.478 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][3]_mux/O
                         net (fo=1, routed)           0.032     3.510    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][3]_mux_n_0
    SLICE_X96Y168        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     5.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     5.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.549     7.882    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X96Y168        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[3]/C
                         clock pessimism             -0.552     7.330    
                         clock uncertainty           -0.088     7.242    
    SLICE_X96Y168        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.267    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.267    
                         arrival time                          -3.510    
  -------------------------------------------------------------------
                         slack                                  3.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.107ns (58.152%)  route 0.077ns (41.848%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Net Delay (Source):      1.544ns (routing 0.793ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.760ns (routing 0.872ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     0.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.544     2.877    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X94Y173        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y173        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.936 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][11]/Q
                         net (fo=1, routed)           0.058     2.994    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][11]
    SLICE_X92Y173        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     3.016 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][17]_i_7/O
                         net (fo=1, routed)           0.009     3.025    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][17]_i_7_n_0
    SLICE_X92Y173        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.026     3.051 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][17]_i_1/O[3]
                         net (fo=1, routed)           0.010     3.061    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[11]
    SLICE_X92Y173        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.760     2.426    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X92Y173        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]/C
                         clock pessimism              0.552     2.978    
    SLICE_X92Y173        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.038    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][13]
  -------------------------------------------------------------------
                         required time                         -3.038    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Net Delay (Source):      0.969ns (routing 0.479ns, distribution 0.490ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.532ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.670    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.687 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         0.969     1.656    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X93Y169        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y169        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.695 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[8]/Q
                         net (fo=1, routed)           0.079     1.774    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[8]
    SLICE_X93Y166        SRLC32E                                      r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.196    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.215 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.108     1.323    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X93Y166        SRLC32E                                      r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][8]_srl32/CLK
                         clock pessimism              0.365     1.688    
    SLICE_X93Y166        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.062     1.750    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.667%)  route 0.082ns (68.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Net Delay (Source):      0.967ns (routing 0.479ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.532ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.670    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.687 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         0.967     1.654    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X91Y170        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y170        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.692 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[20]/Q
                         net (fo=1, routed)           0.082     1.774    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[20]
    SLICE_X91Y168        SRLC32E                                      r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.196    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.215 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.107     1.322    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X91Y168        SRLC32E                                      r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][20]_srl32/CLK
                         clock pessimism              0.365     1.687    
    SLICE_X91Y168        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.062     1.749    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.058ns (31.351%)  route 0.127ns (68.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Net Delay (Source):      1.536ns (routing 0.793ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.872ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     0.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.536     2.869    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/aclk
    SLICE_X90Y170        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y170        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.927 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0]/Q
                         net (fo=1, routed)           0.127     3.054    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg_n_0_[0][0]
    SLICE_X89Y168        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.745     2.411    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/aclk
    SLICE_X89Y168        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]/C
                         clock pessimism              0.552     2.963    
    SLICE_X89Y168        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.023    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[9].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      0.957ns (routing 0.479ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.532ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.670    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.687 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         0.957     1.644    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X90Y168        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y168        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.683 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][22]/Q
                         net (fo=1, routed)           0.097     1.780    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[22]
    SLICE_X90Y167        SRLC32E                                      r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.196    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.215 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.104     1.319    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X90Y167        SRLC32E                                      r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][22]_srl32/CLK
                         clock pessimism              0.366     1.685    
    SLICE_X90Y167        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.062     1.747    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.667%)  route 0.082ns (68.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Net Delay (Source):      0.958ns (routing 0.479ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.532ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.670    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.687 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         0.958     1.645    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X90Y168        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y168        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.683 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][16]/Q
                         net (fo=1, routed)           0.082     1.765    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[16]
    SLICE_X90Y166        SRLC32E                                      r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.196    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.215 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.104     1.319    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X90Y166        SRLC32E                                      r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][16]_srl32/CLK
                         clock pessimism              0.366     1.685    
    SLICE_X90Y166        SRLC32E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.046     1.731    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 scaled_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Dac_Out_Sig_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.057ns (38.776%)  route 0.090ns (61.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.862ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Net Delay (Source):      1.529ns (routing 0.793ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.872ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     0.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.529     2.862    clk200MHz
    SLICE_X88Y169        FDRE                                         r  scaled_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y169        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.919 r  scaled_reg[9]/Q
                         net (fo=1, routed)           0.090     3.009    scaled[9]
    SLICE_X88Y170        FDCE                                         r  Dac_Out_Sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.746     2.412    clk200MHz
    SLICE_X88Y170        FDCE                                         r  Dac_Out_Sig_reg[9]/C
                         clock pessimism              0.502     2.914    
    SLICE_X88Y170        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.974    Dac_Out_Sig_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.060ns (43.165%)  route 0.079ns (56.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    2.884ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Net Delay (Source):      1.551ns (routing 0.793ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.872ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     0.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.551     2.884    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X93Y170        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y170        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.944 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][2]/Q
                         net (fo=1, routed)           0.079     3.023    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/D[0]
    SLICE_X93Y171        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.757     2.423    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X93Y171        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[2]/C
                         clock pessimism              0.501     2.924    
    SLICE_X93Y171        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.986    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.038ns (33.043%)  route 0.077ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.322ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Net Delay (Source):      0.968ns (routing 0.479ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.532ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.670    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.687 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         0.968     1.655    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X91Y170        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y170        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.693 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_2_reg[17]/Q
                         net (fo=1, routed)           0.077     1.770    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/DATA_IN[17]
    SLICE_X91Y168        SRLC32E                                      r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.196    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.215 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.107     1.322    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X91Y168        SRLC32E                                      r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][17]_srl32/CLK
                         clock pessimism              0.365     1.687    
    SLICE_X91Y168        SRLC32E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.045     1.732    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][23]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Net Delay (Source):      1.536ns (routing 0.793ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.763ns (routing 0.872ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     0.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.536     2.869    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/CLK
    SLICE_X90Y169        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y169        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.927 r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.d_out_reg[23]/Q
                         net (fo=5, routed)           0.072     2.999    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/DOUTA[23]
    SLICE_X90Y168        SRL16E                                       r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][23]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.763     2.429    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X90Y168        SRL16E                                       r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][23]_srl1/CLK
                         clock pessimism              0.500     2.929    
    SLICE_X90Y168        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     2.961    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][23]_srl1
  -------------------------------------------------------------------
                         required time                         -2.961    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         5.000       3.710      BUFGCE_X0Y80   Clk_Wizard/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCM_X0Y3      Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRLC32E/CLK         n/a            1.064         5.000       3.936      SLICE_X91Y168  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][17]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         5.000       3.936      SLICE_X91Y168  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][17]_srl32__0/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         5.000       3.936      SLICE_X91Y168  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][18]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         5.000       3.936      SLICE_X91Y168  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][18]_srl32__0/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         5.000       3.936      SLICE_X91Y168  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][19]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         5.000       3.936      SLICE_X91Y168  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][19]_srl32__0/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         5.000       3.936      SLICE_X91Y169  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][1]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         5.000       3.936      SLICE_X91Y169  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][1]_srl32__0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         2.500       1.968      SLICE_X90Y164  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[4][0]_srl5/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X90Y165  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X90Y165  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][1]_srl32__0/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X90Y165  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X90Y165  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][23]_srl32__0/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X90Y165  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X90Y165  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][2]_srl32__0/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X90Y165  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X90Y165  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[63][7]_srl32__0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         2.500       1.968      SLICE_X90Y168  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][16]_srl1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X91Y168  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X91Y168  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][17]_srl32__0/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X91Y168  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X91Y168  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][18]_srl32__0/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X91Y168  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X91Y168  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][19]_srl32__0/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X91Y169  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X91Y169  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][1]_srl32__0/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X91Y168  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         2.500       1.968      SLICE_X91Y168  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_individual.i_mem_a/gen_srl16.gen_mem.mem_reg[63][20]_srl32__0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       65.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.791ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             65.205ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_Data_in_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.178ns (14.858%)  route 1.020ns (85.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 69.036 - 66.667 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.170ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.155ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.180     1.852    clk15MHz_out_OBUF
    SLICE_X93Y174        FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.930 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.288     2.218    cnt_reg_n_0_[2]
    SLICE_X93Y174        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     2.318 r  FIR_Valid_in_i_1/O
                         net (fo=25, routed)          0.732     3.050    FIR_Valid_in
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.031    69.036    clk15MHz_out_OBUF
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[21]/C
                         clock pessimism             -0.596    68.440    
                         clock uncertainty           -0.125    68.315    
    SLICE_X89Y172        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    68.255    FIR_Data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         68.255    
                         arrival time                          -3.050    
  -------------------------------------------------------------------
                         slack                                 65.205    

Slack (MET) :             65.205ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_Data_in_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.178ns (14.858%)  route 1.020ns (85.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 69.036 - 66.667 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.170ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.155ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.180     1.852    clk15MHz_out_OBUF
    SLICE_X93Y174        FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.930 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.288     2.218    cnt_reg_n_0_[2]
    SLICE_X93Y174        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     2.318 r  FIR_Valid_in_i_1/O
                         net (fo=25, routed)          0.732     3.050    FIR_Valid_in
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.031    69.036    clk15MHz_out_OBUF
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[23]/C
                         clock pessimism             -0.596    68.440    
                         clock uncertainty           -0.125    68.315    
    SLICE_X89Y172        FDCE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    68.255    FIR_Data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         68.255    
                         arrival time                          -3.050    
  -------------------------------------------------------------------
                         slack                                 65.205    

Slack (MET) :             65.207ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_Data_in_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.178ns (14.883%)  route 1.018ns (85.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 69.036 - 66.667 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.170ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.155ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.180     1.852    clk15MHz_out_OBUF
    SLICE_X93Y174        FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.930 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.288     2.218    cnt_reg_n_0_[2]
    SLICE_X93Y174        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     2.318 r  FIR_Valid_in_i_1/O
                         net (fo=25, routed)          0.730     3.048    FIR_Valid_in
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.031    69.036    clk15MHz_out_OBUF
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[20]/C
                         clock pessimism             -0.596    68.440    
                         clock uncertainty           -0.125    68.315    
    SLICE_X89Y172        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    68.255    FIR_Data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         68.255    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                 65.207    

Slack (MET) :             65.207ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_Data_in_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.196ns  (logic 0.178ns (14.883%)  route 1.018ns (85.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 69.036 - 66.667 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.170ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.155ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.180     1.852    clk15MHz_out_OBUF
    SLICE_X93Y174        FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.930 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.288     2.218    cnt_reg_n_0_[2]
    SLICE_X93Y174        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     2.318 r  FIR_Valid_in_i_1/O
                         net (fo=25, routed)          0.730     3.048    FIR_Valid_in
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.031    69.036    clk15MHz_out_OBUF
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[22]/C
                         clock pessimism             -0.596    68.440    
                         clock uncertainty           -0.125    68.315    
    SLICE_X89Y172        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    68.255    FIR_Data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         68.255    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                 65.207    

Slack (MET) :             65.466ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_Data_in_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.178ns (19.496%)  route 0.735ns (80.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 69.012 - 66.667 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.170ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.155ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.180     1.852    clk15MHz_out_OBUF
    SLICE_X93Y174        FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.930 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.288     2.218    cnt_reg_n_0_[2]
    SLICE_X93Y174        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     2.318 r  FIR_Valid_in_i_1/O
                         net (fo=25, routed)          0.447     2.765    FIR_Valid_in
    SLICE_X96Y171        FDCE                                         r  FIR_Data_in_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.007    69.012    clk15MHz_out_OBUF
    SLICE_X96Y171        FDCE                                         r  FIR_Data_in_reg[14]/C
                         clock pessimism             -0.596    68.416    
                         clock uncertainty           -0.125    68.291    
    SLICE_X96Y171        FDCE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060    68.231    FIR_Data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         68.231    
                         arrival time                          -2.765    
  -------------------------------------------------------------------
                         slack                                 65.466    

Slack (MET) :             65.502ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_Data_in_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.178ns (20.343%)  route 0.697ns (79.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 69.011 - 66.667 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.170ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.155ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.180     1.852    clk15MHz_out_OBUF
    SLICE_X93Y174        FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.930 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.288     2.218    cnt_reg_n_0_[2]
    SLICE_X93Y174        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     2.318 r  FIR_Valid_in_i_1/O
                         net (fo=25, routed)          0.409     2.727    FIR_Valid_in
    SLICE_X96Y172        FDCE                                         r  FIR_Data_in_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.006    69.011    clk15MHz_out_OBUF
    SLICE_X96Y172        FDCE                                         r  FIR_Data_in_reg[9]/C
                         clock pessimism             -0.596    68.415    
                         clock uncertainty           -0.125    68.290    
    SLICE_X96Y172        FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    68.229    FIR_Data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         68.229    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                 65.502    

Slack (MET) :             65.525ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_Data_in_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.178ns (19.560%)  route 0.732ns (80.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 69.018 - 66.667 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.546ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.170ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.155ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.180     1.852    clk15MHz_out_OBUF
    SLICE_X93Y174        FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.930 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.288     2.218    cnt_reg_n_0_[2]
    SLICE_X93Y174        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     2.318 r  FIR_Valid_in_i_1/O
                         net (fo=25, routed)          0.444     2.762    FIR_Valid_in
    SLICE_X94Y165        FDCE                                         r  FIR_Data_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.013    69.018    clk15MHz_out_OBUF
    SLICE_X94Y165        FDCE                                         r  FIR_Data_in_reg[0]/C
                         clock pessimism             -0.546    68.471    
                         clock uncertainty           -0.125    68.346    
    SLICE_X94Y165        FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    68.287    FIR_Data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         68.287    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                 65.525    

Slack (MET) :             65.525ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_Data_in_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.178ns (19.560%)  route 0.732ns (80.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 69.018 - 66.667 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.546ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.170ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.013ns (routing 0.155ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.180     1.852    clk15MHz_out_OBUF
    SLICE_X93Y174        FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.930 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.288     2.218    cnt_reg_n_0_[2]
    SLICE_X93Y174        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     2.318 r  FIR_Valid_in_i_1/O
                         net (fo=25, routed)          0.444     2.762    FIR_Valid_in
    SLICE_X94Y165        FDCE                                         r  FIR_Data_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.013    69.018    clk15MHz_out_OBUF
    SLICE_X94Y165        FDCE                                         r  FIR_Data_in_reg[1]/C
                         clock pessimism             -0.546    68.471    
                         clock uncertainty           -0.125    68.346    
    SLICE_X94Y165        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    68.287    FIR_Data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         68.287    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                 65.525    

Slack (MET) :             65.611ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_Data_in_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.178ns (21.472%)  route 0.651ns (78.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 69.024 - 66.667 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.546ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.170ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.155ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.180     1.852    clk15MHz_out_OBUF
    SLICE_X93Y174        FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.930 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.288     2.218    cnt_reg_n_0_[2]
    SLICE_X93Y174        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     2.318 r  FIR_Valid_in_i_1/O
                         net (fo=25, routed)          0.363     2.681    FIR_Valid_in
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.019    69.024    clk15MHz_out_OBUF
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[19]/C
                         clock pessimism             -0.546    68.477    
                         clock uncertainty           -0.125    68.352    
    SLICE_X94Y171        FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    68.292    FIR_Data_in_reg[19]
  -------------------------------------------------------------------
                         required time                         68.292    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                 65.611    

Slack (MET) :             65.611ns  (required time - arrival time)
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_Data_in_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            66.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.178ns (21.472%)  route 0.651ns (78.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 69.024 - 66.667 ) 
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.546ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.170ns, distribution 1.010ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.155ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     0.644    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.672 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.180     1.852    clk15MHz_out_OBUF
    SLICE_X93Y174        FDCE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.930 r  cnt_reg[2]/Q
                         net (fo=3, routed)           0.288     2.218    cnt_reg_n_0_[2]
    SLICE_X93Y174        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     2.318 r  FIR_Valid_in_i_1/O
                         net (fo=25, routed)          0.363     2.681    FIR_Valid_in
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.019    69.024    clk15MHz_out_OBUF
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[3]/C
                         clock pessimism             -0.546    68.477    
                         clock uncertainty           -0.125    68.352    
    SLICE_X94Y171        FDCE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    68.292    FIR_Data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         68.292    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                 65.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ADC1173/ADC_Data_In_sync1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ADC1173/ADC_Data_In_sync2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.980ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Net Delay (Source):      0.666ns (routing 0.096ns, distribution 0.570ns)
  Clock Net Delay (Destination): 0.761ns (routing 0.108ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.673    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.690 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.666     1.356    ADC1173/CLK
    SLICE_X91Y178        FDCE                                         r  ADC1173/ADC_Data_In_sync1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y178        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.394 r  ADC1173/ADC_Data_In_sync1_reg[2]/Q
                         net (fo=1, routed)           0.041     1.435    ADC1173/ADC_Data_In_sync1[2]
    SLICE_X91Y178        FDCE                                         r  ADC1173/ADC_Data_In_sync2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.761     0.980    ADC1173/CLK
    SLICE_X91Y178        FDCE                                         r  ADC1173/ADC_Data_In_sync2_reg[2]/C
                         clock pessimism              0.382     1.362    
    SLICE_X91Y178        FDCE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     1.409    ADC1173/ADC_Data_In_sync2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      0.652ns (routing 0.096ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.825ns (routing 0.108ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.673    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.690 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.652     1.342    DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X95Y173        FDRE                                         r  DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y173        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.381 r  DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=3, routed)           0.104     1.485    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/L[1]
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.825     1.044    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.397     1.441    
    RAMB18_X12Y68        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.006     1.447    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      0.652ns (routing 0.096ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.825ns (routing 0.108ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.673    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.690 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.652     1.342    DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X95Y173        FDRE                                         r  DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y173        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.381 r  DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[18]/Q
                         net (fo=3, routed)           0.105     1.486    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/L[0]
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.825     1.044    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.397     1.441    
    RAMB18_X12Y68        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.006     1.447    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      0.652ns (routing 0.096ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.108ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.673    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.690 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.652     1.342    DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X95Y173        FDRE                                         r  DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y173        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.381 r  DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=3, routed)           0.106     1.487    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/L[1]
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.822     1.041    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism              0.397     1.438    
    RAMB18_X12Y68        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[5])
                                                      0.006     1.444    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      0.655ns (routing 0.096ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.825ns (routing 0.108ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.673    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.690 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.655     1.345    DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X95Y173        FDRE                                         r  DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y173        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.384 r  DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=3, routed)           0.107     1.491    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/L[6]
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.825     1.044    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.397     1.441    
    RAMB18_X12Y68        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.006     1.447    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      0.655ns (routing 0.096ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.825ns (routing 0.108ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.673    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.690 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.655     1.345    DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X95Y173        FDRE                                         r  DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y173        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.384 r  DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=3, routed)           0.108     1.492    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/L[5]
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.825     1.044    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.397     1.441    
    RAMB18_X12Y68        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.006     1.447    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      0.655ns (routing 0.096ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.108ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.673    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.690 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.655     1.345    DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X95Y173        FDRE                                         r  DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y173        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.384 r  DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[24]/Q
                         net (fo=3, routed)           0.105     1.489    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/L[6]
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.822     1.041    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism              0.397     1.438    
    RAMB18_X12Y68        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[10])
                                                      0.006     1.444    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.083%)  route 0.105ns (72.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.041ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      0.655ns (routing 0.096ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.108ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.673    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.690 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.655     1.345    DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X95Y173        FDRE                                         r  DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y173        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.384 r  DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=3, routed)           0.105     1.489    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/L[5]
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.822     1.041    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism              0.397     1.438    
    RAMB18_X12Y68        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[9])
                                                      0.006     1.444    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 ADC1173/ADC_Data_In_sync1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            ADC1173/ADC_Data_In_sync2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Net Delay (Source):      0.667ns (routing 0.096ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.762ns (routing 0.108ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.673    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.690 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.667     1.357    ADC1173/CLK
    SLICE_X91Y178        FDCE                                         r  ADC1173/ADC_Data_In_sync1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y178        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.395 r  ADC1173/ADC_Data_In_sync1_reg[6]/Q
                         net (fo=1, routed)           0.066     1.461    ADC1173/ADC_Data_In_sync1[6]
    SLICE_X92Y178        FDCE                                         r  ADC1173/ADC_Data_In_sync2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.762     0.981    ADC1173/CLK
    SLICE_X92Y178        FDCE                                         r  ADC1173/ADC_Data_In_sync2_reg[6]/C
                         clock pessimism              0.389     1.370    
    SLICE_X92Y178        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.416    ADC1173/ADC_Data_In_sync2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.039ns (26.351%)  route 0.109ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Net Delay (Source):      0.655ns (routing 0.096ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.825ns (routing 0.108ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.673    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.690 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.655     1.345    DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X95Y173        FDRE                                         r  DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y173        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.384 r  DDS_0/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[21]/Q
                         net (fo=4, routed)           0.109     1.493    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/L[3]
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.825     1.044    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism              0.397     1.441    
    RAMB18_X12Y68        RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.006     1.447    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 33.333 }
Period(ns):         66.667
Sources:            { Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         66.667      65.312     RAMB18_X12Y68  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         66.667      65.312     RAMB18_X12Y68  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         66.667      65.377     BUFGCE_X0Y86   Clk_Wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         66.667      65.596     MMCM_X0Y3      Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         66.667      66.117     SLICE_X88Y174  ADC1173/ADC_Data_In_sync1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         66.667      66.117     SLICE_X88Y174  ADC1173/ADC_Data_In_sync1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         66.667      66.117     SLICE_X91Y178  ADC1173/ADC_Data_In_sync1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         66.667      66.117     SLICE_X91Y178  ADC1173/ADC_Data_In_sync1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         66.667      66.117     SLICE_X91Y178  ADC1173/ADC_Data_In_sync1_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.550         66.667      66.117     SLICE_X91Y178  ADC1173/ADC_Data_In_sync1_reg[5]/C
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         33.333      32.791     RAMB18_X12Y68  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         33.333      32.791     RAMB18_X12Y68  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         33.333      32.791     RAMB18_X12Y68  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         33.333      32.791     RAMB18_X12Y68  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.275         33.333      33.058     SLICE_X88Y174  ADC1173/ADC_Data_In_sync1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         33.333      33.058     SLICE_X88Y174  ADC1173/ADC_Data_In_sync1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         33.333      33.058     SLICE_X94Y171  FIR_Data_in_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         33.333      33.058     SLICE_X94Y171  FIR_Data_in_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         33.333      33.058     SLICE_X96Y171  FIR_Data_in_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         33.333      33.058     SLICE_X96Y171  FIR_Data_in_reg[14]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         33.333      32.791     RAMB18_X12Y68  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         33.333      32.791     RAMB18_X12Y68  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         33.333      32.791     RAMB18_X12Y68  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         33.333      32.791     RAMB18_X12Y68  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
High Pulse Width  Fast    FDCE/C              n/a            0.275         33.333      33.058     SLICE_X91Y178  ADC1173/ADC_Data_In_sync1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         33.333      33.058     SLICE_X91Y178  ADC1173/ADC_Data_In_sync1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         33.333      33.058     SLICE_X91Y178  ADC1173/ADC_Data_In_sync1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         33.333      33.058     SLICE_X91Y178  ADC1173/ADC_Data_In_sync1_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         33.333      33.058     SLICE_X91Y178  ADC1173/ADC_Data_In_sync1_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         33.333      33.058     SLICE_X91Y178  ADC1173/ADC_Data_In_sync2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.049ns,  Total Violation       -0.068ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.950ns,  Total Violation       -0.950ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.049ns  (required time - arrival time)
  Source:                 DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            CarrierFrequency_sync1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@135.000ns - clk_out2_clk_wiz_0 rise@133.333ns)
  Data Path Delay:        1.719ns  (logic 0.229ns (13.322%)  route 1.490ns (86.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 137.878 - 135.000 ) 
    Source Clock Delay      (SCD):    1.954ns = ( 135.287 - 133.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.282ns (routing 0.170ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.793ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    133.333   133.333 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   133.333 r  clk_buf/O
                         net (fo=1, routed)           0.521   133.854    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127   133.727 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250   133.977    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   134.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.282   135.287    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y68        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.229   135.516 r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOUTBDOUT[1]
                         net (fo=1, routed)           1.490   137.006    CarrierFrequency[1]
    SLICE_X96Y171        FDCE                                         r  CarrierFrequency_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    135.000   135.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   135.000 r  clk_buf/O
                         net (fo=1, routed)           0.465   135.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   136.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214   136.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   136.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.545   137.878    clk200MHz
    SLICE_X96Y171        FDCE                                         r  CarrierFrequency_sync1_reg[1]/C
                         clock pessimism             -0.701   137.177    
                         clock uncertainty           -0.245   136.932    
    SLICE_X96Y171        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025   136.957    CarrierFrequency_sync1_reg[1]
  -------------------------------------------------------------------
                         required time                        136.957    
                         arrival time                        -137.006    
  -------------------------------------------------------------------
                         slack                                 -0.049    

Slack (VIOLATED) :        -0.018ns  (required time - arrival time)
  Source:                 FIR_Data_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@135.000ns - clk_out2_clk_wiz_0 rise@133.333ns)
  Data Path Delay:        1.802ns  (logic 0.081ns (4.495%)  route 1.721ns (95.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 137.878 - 135.000 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 135.173 - 133.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.168ns (routing 0.170ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.793ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    133.333   133.333 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   133.333 r  clk_buf/O
                         net (fo=1, routed)           0.521   133.854    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127   133.727 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250   133.977    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   134.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.168   135.173    clk15MHz_out_OBUF
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y171        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081   135.254 r  FIR_Data_in_reg[5]/Q
                         net (fo=1, routed)           1.721   136.975    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[5]
    SLICE_X95Y169        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    135.000   135.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   135.000 r  clk_buf/O
                         net (fo=1, routed)           0.465   135.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   136.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214   136.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   136.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.545   137.878    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X95Y169        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[5]/C
                         clock pessimism             -0.701   137.177    
                         clock uncertainty           -0.245   136.932    
    SLICE_X95Y169        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025   136.957    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[5]
  -------------------------------------------------------------------
                         required time                        136.957    
                         arrival time                        -136.975    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 ADC1173/ADC_Data_In_sync2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            adc_sync1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@135.000ns - clk_out2_clk_wiz_0 rise@133.333ns)
  Data Path Delay:        1.750ns  (logic 0.079ns (4.514%)  route 1.671ns (95.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 137.875 - 135.000 ) 
    Source Clock Delay      (SCD):    1.868ns = ( 135.201 - 133.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.196ns (routing 0.170ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.793ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    133.333   133.333 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   133.333 r  clk_buf/O
                         net (fo=1, routed)           0.521   133.854    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127   133.727 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250   133.977    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   134.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.196   135.201    ADC1173/CLK
    SLICE_X91Y178        FDCE                                         r  ADC1173/ADC_Data_In_sync2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y178        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079   135.280 r  ADC1173/ADC_Data_In_sync2_reg[2]/Q
                         net (fo=1, routed)           1.671   136.951    ADC_Data_In_sync2[2]
    SLICE_X91Y175        FDCE                                         r  adc_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    135.000   135.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   135.000 r  clk_buf/O
                         net (fo=1, routed)           0.465   135.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   136.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214   136.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   136.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.542   137.875    clk200MHz
    SLICE_X91Y175        FDCE                                         r  adc_sync1_reg[2]/C
                         clock pessimism             -0.701   137.174    
                         clock uncertainty           -0.245   136.929    
    SLICE_X91Y175        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.025   136.954    adc_sync1_reg[2]
  -------------------------------------------------------------------
                         required time                        136.954    
                         arrival time                        -136.951    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            CarrierFrequency_sync1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@135.000ns - clk_out2_clk_wiz_0 rise@133.333ns)
  Data Path Delay:        1.662ns  (logic 0.217ns (13.057%)  route 1.445ns (86.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 137.877 - 135.000 ) 
    Source Clock Delay      (SCD):    1.952ns = ( 135.285 - 133.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.280ns (routing 0.170ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.793ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    133.333   133.333 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   133.333 r  clk_buf/O
                         net (fo=1, routed)           0.521   133.854    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127   133.727 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250   133.977    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   134.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.280   135.285    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y68        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[4])
                                                      0.217   135.502 r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOUTADOUT[4]
                         net (fo=1, routed)           1.445   136.947    CarrierFrequency[12]
    SLICE_X96Y170        FDCE                                         r  CarrierFrequency_sync1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    135.000   135.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   135.000 r  clk_buf/O
                         net (fo=1, routed)           0.465   135.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   136.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214   136.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   136.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.544   137.877    clk200MHz
    SLICE_X96Y170        FDCE                                         r  CarrierFrequency_sync1_reg[12]/C
                         clock pessimism             -0.701   137.176    
                         clock uncertainty           -0.245   136.931    
    SLICE_X96Y170        FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.025   136.956    CarrierFrequency_sync1_reg[12]
  -------------------------------------------------------------------
                         required time                        136.956    
                         arrival time                        -136.947    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            CarrierFrequency_sync1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@135.000ns - clk_out2_clk_wiz_0 rise@133.333ns)
  Data Path Delay:        1.642ns  (logic 0.219ns (13.337%)  route 1.423ns (86.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 137.878 - 135.000 ) 
    Source Clock Delay      (SCD):    1.952ns = ( 135.285 - 133.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.280ns (routing 0.170ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.793ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    133.333   133.333 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   133.333 r  clk_buf/O
                         net (fo=1, routed)           0.521   133.854    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127   133.727 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250   133.977    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   134.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.280   135.285    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y68        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[3])
                                                      0.219   135.504 r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOUTADOUT[3]
                         net (fo=1, routed)           1.423   136.927    CarrierFrequency[11]
    SLICE_X96Y171        FDCE                                         r  CarrierFrequency_sync1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    135.000   135.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   135.000 r  clk_buf/O
                         net (fo=1, routed)           0.465   135.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   136.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214   136.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   136.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.545   137.878    clk200MHz
    SLICE_X96Y171        FDCE                                         r  CarrierFrequency_sync1_reg[11]/C
                         clock pessimism             -0.701   137.177    
                         clock uncertainty           -0.245   136.932    
    SLICE_X96Y171        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025   136.957    CarrierFrequency_sync1_reg[11]
  -------------------------------------------------------------------
                         required time                        136.957    
                         arrival time                        -136.927    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 FIR_Data_in_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@135.000ns - clk_out2_clk_wiz_0 rise@133.333ns)
  Data Path Delay:        1.757ns  (logic 0.079ns (4.496%)  route 1.678ns (95.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.885ns = ( 137.885 - 135.000 ) 
    Source Clock Delay      (SCD):    1.841ns = ( 135.174 - 133.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.169ns (routing 0.170ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.793ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    133.333   133.333 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   133.333 r  clk_buf/O
                         net (fo=1, routed)           0.521   133.854    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127   133.727 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250   133.977    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   134.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.169   135.174    clk15MHz_out_OBUF
    SLICE_X93Y173        FDCE                                         r  FIR_Data_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y173        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079   135.253 r  FIR_Data_in_reg[18]/Q
                         net (fo=1, routed)           1.678   136.931    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[18]
    SLICE_X93Y170        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    135.000   135.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   135.000 r  clk_buf/O
                         net (fo=1, routed)           0.465   135.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   136.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214   136.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   136.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.552   137.885    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X93Y170        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[18]/C
                         clock pessimism             -0.701   137.184    
                         clock uncertainty           -0.245   136.939    
    SLICE_X93Y170        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025   136.964    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[18]
  -------------------------------------------------------------------
                         required time                        136.964    
                         arrival time                        -136.931    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            CarrierFrequency_sync1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@135.000ns - clk_out2_clk_wiz_0 rise@133.333ns)
  Data Path Delay:        1.639ns  (logic 0.215ns (13.118%)  route 1.424ns (86.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 137.878 - 135.000 ) 
    Source Clock Delay      (SCD):    1.952ns = ( 135.285 - 133.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.280ns (routing 0.170ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.545ns (routing 0.793ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    133.333   133.333 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   133.333 r  clk_buf/O
                         net (fo=1, routed)           0.521   133.854    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127   133.727 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250   133.977    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   134.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.280   135.285    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y68        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.215   135.500 r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOUTADOUT[5]
                         net (fo=1, routed)           1.424   136.924    CarrierFrequency[13]
    SLICE_X96Y171        FDCE                                         r  CarrierFrequency_sync1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    135.000   135.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   135.000 r  clk_buf/O
                         net (fo=1, routed)           0.465   135.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   136.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214   136.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   136.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.545   137.878    clk200MHz
    SLICE_X96Y171        FDCE                                         r  CarrierFrequency_sync1_reg[13]/C
                         clock pessimism             -0.701   137.177    
                         clock uncertainty           -0.245   136.932    
    SLICE_X96Y171        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025   136.957    CarrierFrequency_sync1_reg[13]
  -------------------------------------------------------------------
                         required time                        136.957    
                         arrival time                        -136.924    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            CarrierFrequency_sync1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@135.000ns - clk_out2_clk_wiz_0 rise@133.333ns)
  Data Path Delay:        1.641ns  (logic 0.214ns (13.041%)  route 1.427ns (86.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 137.880 - 135.000 ) 
    Source Clock Delay      (SCD):    1.952ns = ( 135.285 - 133.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.280ns (routing 0.170ns, distribution 1.110ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.793ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    133.333   133.333 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   133.333 r  clk_buf/O
                         net (fo=1, routed)           0.521   133.854    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127   133.727 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250   133.977    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   134.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.280   135.285    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y68        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[6])
                                                      0.214   135.499 r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOUTADOUT[6]
                         net (fo=1, routed)           1.427   136.926    CarrierFrequency[14]
    SLICE_X94Y174        FDCE                                         r  CarrierFrequency_sync1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    135.000   135.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   135.000 r  clk_buf/O
                         net (fo=1, routed)           0.465   135.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   136.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214   136.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   136.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.547   137.880    clk200MHz
    SLICE_X94Y174        FDCE                                         r  CarrierFrequency_sync1_reg[14]/C
                         clock pessimism             -0.701   137.179    
                         clock uncertainty           -0.245   136.934    
    SLICE_X94Y174        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025   136.959    CarrierFrequency_sync1_reg[14]
  -------------------------------------------------------------------
                         required time                        136.959    
                         arrival time                        -136.926    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 FIR_Data_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@135.000ns - clk_out2_clk_wiz_0 rise@133.333ns)
  Data Path Delay:        1.749ns  (logic 0.079ns (4.517%)  route 1.670ns (95.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 137.880 - 135.000 ) 
    Source Clock Delay      (SCD):    1.840ns = ( 135.173 - 133.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.168ns (routing 0.170ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.793ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    133.333   133.333 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   133.333 r  clk_buf/O
                         net (fo=1, routed)           0.521   133.854    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127   133.727 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250   133.977    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   134.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.168   135.173    clk15MHz_out_OBUF
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y171        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079   135.252 r  FIR_Data_in_reg[10]/Q
                         net (fo=1, routed)           1.670   136.922    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[10]
    SLICE_X95Y169        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    135.000   135.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   135.000 r  clk_buf/O
                         net (fo=1, routed)           0.465   135.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   136.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214   136.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   136.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.547   137.880    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X95Y169        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]/C
                         clock pessimism             -0.701   137.179    
                         clock uncertainty           -0.245   136.934    
    SLICE_X95Y169        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025   136.959    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[10]
  -------------------------------------------------------------------
                         required time                        136.959    
                         arrival time                        -136.922    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            CarrierFrequency_sync1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out1_clk_wiz_0 rise@135.000ns - clk_out2_clk_wiz_0 rise@133.333ns)
  Data Path Delay:        1.628ns  (logic 0.225ns (13.821%)  route 1.403ns (86.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 137.877 - 135.000 ) 
    Source Clock Delay      (SCD):    1.954ns = ( 135.287 - 133.333 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.282ns (routing 0.170ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.793ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    133.333   133.333 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   133.333 r  clk_buf/O
                         net (fo=1, routed)           0.521   133.854    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127   133.727 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250   133.977    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   134.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.282   135.287    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y68        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.225   135.512 r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOUTBDOUT[4]
                         net (fo=1, routed)           1.403   136.915    CarrierFrequency[4]
    SLICE_X96Y170        FDCE                                         r  CarrierFrequency_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    135.000   135.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   135.000 r  clk_buf/O
                         net (fo=1, routed)           0.465   135.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630   136.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214   136.309    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   136.333 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.544   137.877    clk200MHz
    SLICE_X96Y170        FDCE                                         r  CarrierFrequency_sync1_reg[4]/C
                         clock pessimism             -0.701   137.176    
                         clock uncertainty           -0.245   136.931    
    SLICE_X96Y170        FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.025   136.956    CarrierFrequency_sync1_reg[4]
  -------------------------------------------------------------------
                         required time                        136.956    
                         arrival time                        -136.915    
  -------------------------------------------------------------------
                         slack                                  0.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.950ns  (arrival time - required time)
  Source:                 Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            slow_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.375ns  (logic 0.092ns (6.691%)  route 1.283ns (93.309%))
  Logic Levels:           2  (BUFGCE=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 102.413 - 100.000 ) 
    Source Clock Delay      (SCD):    1.095ns = ( 101.095 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.465ns (routing 0.009ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.747ns (routing 0.872ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   100.000 f  clk_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=1, routed)           0.465   100.465    Clk_Wizard/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630   101.095 f  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219   101.314    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   101.338 f  Clk_Wizard/inst/clkout2_buf/O
                         net (fo=73, routed)          1.051   102.389    clk15MHz_out_OBUF
    SLICE_X93Y175        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.068   102.457 f  slow_d1_reg_xlnx_opt/O
                         net (fo=1, routed)           0.013   102.470    slow_d1_reg_xlnx_opt_1
    SLICE_X93Y175        FDCE                                         f  slow_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000   100.000 r  clk_buf/O
                         net (fo=1, routed)           0.521   100.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127   100.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244   100.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   100.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.747   102.413    clk200MHz
    SLICE_X93Y175        FDCE                                         r  slow_d1_reg/C
                         clock pessimism              0.701   103.114    
                         clock uncertainty            0.245   103.359    
    SLICE_X93Y175        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.061   103.420    slow_d1_reg
  -------------------------------------------------------------------
                         required time                       -103.420    
                         arrival time                         102.470    
  -------------------------------------------------------------------
                         slack                                 -0.950    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            CarrierFrequency_sync1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.176ns (16.891%)  route 0.866ns (83.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    2.389ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.051ns (routing 0.155ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.872ns, distribution 0.869ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     0.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.314    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.338 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.051     2.389    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y68        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      0.176     2.565 r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOUTADOUT[0]
                         net (fo=1, routed)           0.866     3.431    CarrierFrequency[8]
    SLICE_X96Y171        FDCE                                         r  CarrierFrequency_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.741     2.407    clk200MHz
    SLICE_X96Y171        FDCE                                         r  CarrierFrequency_sync1_reg[8]/C
                         clock pessimism              0.701     3.108    
                         clock uncertainty            0.245     3.353    
    SLICE_X96Y171        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.415    CarrierFrequency_sync1_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.415    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 FIR_Data_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.061ns (5.607%)  route 1.027ns (94.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.013ns (routing 0.155ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.872ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     0.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.314    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.338 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.013     2.351    clk15MHz_out_OBUF
    SLICE_X94Y165        FDCE                                         r  FIR_Data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y165        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.412 r  FIR_Data_in_reg[1]/Q
                         net (fo=1, routed)           1.027     3.439    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[1]
    SLICE_X93Y165        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.742     2.408    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X93Y165        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]/C
                         clock pessimism              0.701     3.109    
                         clock uncertainty            0.245     3.354    
    SLICE_X93Y165        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     3.416    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 FIR_Data_in_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.059ns (5.535%)  route 1.007ns (94.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.031ns (routing 0.155ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.872ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     0.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.314    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.338 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.031     2.369    clk15MHz_out_OBUF
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y172        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.428 r  FIR_Data_in_reg[22]/Q
                         net (fo=1, routed)           1.007     3.435    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[22]
    SLICE_X90Y170        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.738     2.404    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X90Y170        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[22]/C
                         clock pessimism              0.701     3.105    
                         clock uncertainty            0.245     3.350    
    SLICE_X90Y170        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     3.410    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.410    
                         arrival time                           3.435    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 FIR_Data_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.059ns (5.408%)  route 1.032ns (94.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.013ns (routing 0.155ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.742ns (routing 0.872ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     0.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.314    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.338 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.013     2.351    clk15MHz_out_OBUF
    SLICE_X94Y165        FDCE                                         r  FIR_Data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y165        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.410 r  FIR_Data_in_reg[0]/Q
                         net (fo=1, routed)           1.032     3.442    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[0]
    SLICE_X93Y165        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.742     2.408    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X93Y165        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]/C
                         clock pessimism              0.701     3.109    
                         clock uncertainty            0.245     3.354    
    SLICE_X93Y165        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     3.416    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.442    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ADC1173/ADC_Data_In_sync2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            adc_sync1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.060ns (5.618%)  route 1.008ns (94.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.033ns (routing 0.155ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.872ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     0.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.314    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.338 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.033     2.371    ADC1173/CLK
    SLICE_X88Y173        FDCE                                         r  ADC1173/ADC_Data_In_sync2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y173        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.431 r  ADC1173/ADC_Data_In_sync2_reg[1]/Q
                         net (fo=1, routed)           1.008     3.439    ADC_Data_In_sync2[1]
    SLICE_X90Y173        FDCE                                         r  adc_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.739     2.405    clk200MHz
    SLICE_X90Y173        FDCE                                         r  adc_sync1_reg[1]/C
                         clock pessimism              0.701     3.106    
                         clock uncertainty            0.245     3.351    
    SLICE_X90Y173        FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.413    adc_sync1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 FIR_Data_in_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.060ns (5.597%)  route 1.012ns (94.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.031ns (routing 0.155ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.872ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     0.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.314    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.338 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.031     2.369    clk15MHz_out_OBUF
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y172        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.429 r  FIR_Data_in_reg[21]/Q
                         net (fo=1, routed)           1.012     3.441    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[21]
    SLICE_X90Y170        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.738     2.404    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X90Y170        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[21]/C
                         clock pessimism              0.701     3.105    
                         clock uncertainty            0.245     3.350    
    SLICE_X90Y170        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     3.412    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.412    
                         arrival time                           3.441    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            CarrierFrequency_sync1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.176ns (16.541%)  route 0.888ns (83.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.056ns (routing 0.155ns, distribution 0.901ns)
  Clock Net Delay (Destination): 1.756ns (routing 0.872ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     0.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.314    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.338 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.056     2.394    DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X12Y68        RAMB18E2                                     r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X12Y68        RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.176     2.570 r  DDS_0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/DOUTBDOUT[7]
                         net (fo=1, routed)           0.888     3.458    CarrierFrequency[7]
    SLICE_X94Y174        FDCE                                         r  CarrierFrequency_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.756     2.422    clk200MHz
    SLICE_X94Y174        FDCE                                         r  CarrierFrequency_sync1_reg[7]/C
                         clock pessimism              0.701     3.123    
                         clock uncertainty            0.245     3.368    
    SLICE_X94Y174        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     3.428    CarrierFrequency_sync1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.428    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 FIR_Data_in_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.059ns (5.504%)  route 1.013ns (94.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.369ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.031ns (routing 0.155ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.872ns, distribution 0.866ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     0.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.314    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.338 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.031     2.369    clk15MHz_out_OBUF
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y172        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.428 r  FIR_Data_in_reg[20]/Q
                         net (fo=1, routed)           1.013     3.441    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/s_axis_data_tdata[20]
    SLICE_X90Y170        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.738     2.404    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X90Y170        FDRE                                         r  FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[20]/C
                         clock pessimism              0.701     3.105    
                         clock uncertainty            0.245     3.350    
    SLICE_X90Y170        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.410    FIR_10KHz/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.410    
                         arrival time                           3.441    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ADC1173/ADC_Data_In_sync2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Destination:            adc_sync1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.058ns (5.400%)  route 1.016ns (94.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.033ns (routing 0.155ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.872ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.465     0.465    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.095 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.314    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.338 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.033     2.371    ADC1173/CLK
    SLICE_X88Y173        FDCE                                         r  ADC1173/ADC_Data_In_sync2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y173        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.429 r  ADC1173/ADC_Data_In_sync2_reg[0]/Q
                         net (fo=1, routed)           1.016     3.445    ADC_Data_In_sync2[0]
    SLICE_X90Y173        FDCE                                         r  adc_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.521     0.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     0.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.739     2.405    clk200MHz
    SLICE_X90Y173        FDCE                                         r  adc_sync1_reg[0]/C
                         clock pessimism              0.701     3.106    
                         clock uncertainty            0.245     3.351    
    SLICE_X90Y173        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.411    adc_sync1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.411    
                         arrival time                           3.445    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out1_clk_wiz_0 rise@65.000ns)
  Data Path Delay:        0.515ns  (logic 0.078ns (15.146%)  route 0.437ns (84.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 69.012 - 66.667 ) 
    Source Clock Delay      (SCD):    2.409ns = ( 67.409 - 65.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.743ns (routing 0.872ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.155ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.000    65.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    65.000 r  clk_buf/O
                         net (fo=1, routed)           0.521    65.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    65.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    65.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    65.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.743    67.409    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X96Y172        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y172        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    67.487 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[14]/Q
                         net (fo=1, routed)           0.437    67.924    AM_Sig_Carrier_Multiplied[14]
    SLICE_X96Y171        FDCE                                         r  FIR_Data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.007    69.012    clk15MHz_out_OBUF
    SLICE_X96Y171        FDCE                                         r  FIR_Data_in_reg[14]/C
                         clock pessimism             -0.701    68.311    
                         clock uncertainty           -0.245    68.066    
    SLICE_X96Y171        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    68.091    FIR_Data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         68.091    
                         arrival time                         -67.924    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out1_clk_wiz_0 rise@65.000ns)
  Data Path Delay:        0.508ns  (logic 0.079ns (15.551%)  route 0.429ns (84.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 69.024 - 66.667 ) 
    Source Clock Delay      (SCD):    2.416ns = ( 67.416 - 65.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.750ns (routing 0.872ns, distribution 0.878ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.155ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.000    65.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    65.000 r  clk_buf/O
                         net (fo=1, routed)           0.521    65.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    65.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    65.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    65.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.750    67.416    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X94Y171        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y171        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    67.495 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[4]/Q
                         net (fo=1, routed)           0.429    67.924    AM_Sig_Carrier_Multiplied[4]
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.019    69.024    clk15MHz_out_OBUF
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[4]/C
                         clock pessimism             -0.701    68.323    
                         clock uncertainty           -0.245    68.078    
    SLICE_X94Y171        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    68.103    FIR_Data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         68.103    
                         arrival time                         -67.924    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out1_clk_wiz_0 rise@65.000ns)
  Data Path Delay:        0.499ns  (logic 0.080ns (16.032%)  route 0.419ns (83.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 69.024 - 66.667 ) 
    Source Clock Delay      (SCD):    2.423ns = ( 67.423 - 65.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.757ns (routing 0.872ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.155ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.000    65.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    65.000 r  clk_buf/O
                         net (fo=1, routed)           0.521    65.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    65.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    65.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    65.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.757    67.423    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X93Y171        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y171        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080    67.503 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.419    67.922    AM_Sig_Carrier_Multiplied[3]
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.019    69.024    clk15MHz_out_OBUF
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[3]/C
                         clock pessimism             -0.701    68.323    
                         clock uncertainty           -0.245    68.078    
    SLICE_X94Y171        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    68.103    FIR_Data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         68.103    
                         arrival time                         -67.922    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out1_clk_wiz_0 rise@65.000ns)
  Data Path Delay:        0.505ns  (logic 0.080ns (15.842%)  route 0.425ns (84.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 69.025 - 66.667 ) 
    Source Clock Delay      (SCD):    2.417ns = ( 67.417 - 65.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.751ns (routing 0.872ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.155ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.000    65.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    65.000 r  clk_buf/O
                         net (fo=1, routed)           0.521    65.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    65.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    65.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    65.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.751    67.417    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X94Y173        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y173        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080    67.497 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.425    67.922    AM_Sig_Carrier_Multiplied[11]
    SLICE_X93Y173        FDCE                                         r  FIR_Data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.020    69.025    clk15MHz_out_OBUF
    SLICE_X93Y173        FDCE                                         r  FIR_Data_in_reg[11]/C
                         clock pessimism             -0.701    68.324    
                         clock uncertainty           -0.245    68.079    
    SLICE_X93Y173        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025    68.104    FIR_Data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         68.104    
                         arrival time                         -67.922    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out1_clk_wiz_0 rise@65.000ns)
  Data Path Delay:        0.481ns  (logic 0.080ns (16.632%)  route 0.401ns (83.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 69.025 - 66.667 ) 
    Source Clock Delay      (SCD):    2.434ns = ( 67.434 - 65.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.768ns (routing 0.872ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.155ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.000    65.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    65.000 r  clk_buf/O
                         net (fo=1, routed)           0.521    65.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    65.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    65.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    65.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.768    67.434    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X93Y172        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y172        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    67.514 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.401    67.915    AM_Sig_Carrier_Multiplied[13]
    SLICE_X93Y173        FDCE                                         r  FIR_Data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.020    69.025    clk15MHz_out_OBUF
    SLICE_X93Y173        FDCE                                         r  FIR_Data_in_reg[13]/C
                         clock pessimism             -0.701    68.324    
                         clock uncertainty           -0.245    68.079    
    SLICE_X93Y173        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025    68.104    FIR_Data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         68.104    
                         arrival time                         -67.915    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out1_clk_wiz_0 rise@65.000ns)
  Data Path Delay:        0.497ns  (logic 0.081ns (16.298%)  route 0.416ns (83.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 69.025 - 66.667 ) 
    Source Clock Delay      (SCD):    2.417ns = ( 67.417 - 65.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.751ns (routing 0.872ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.155ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.000    65.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    65.000 r  clk_buf/O
                         net (fo=1, routed)           0.521    65.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    65.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    65.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    65.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.751    67.417    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X94Y173        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y173        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081    67.498 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[12]/Q
                         net (fo=1, routed)           0.416    67.914    AM_Sig_Carrier_Multiplied[12]
    SLICE_X93Y173        FDCE                                         r  FIR_Data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.020    69.025    clk15MHz_out_OBUF
    SLICE_X93Y173        FDCE                                         r  FIR_Data_in_reg[12]/C
                         clock pessimism             -0.701    68.324    
                         clock uncertainty           -0.245    68.079    
    SLICE_X93Y173        FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    68.104    FIR_Data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         68.104    
                         arrival time                         -67.914    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out1_clk_wiz_0 rise@65.000ns)
  Data Path Delay:        0.507ns  (logic 0.077ns (15.187%)  route 0.430ns (84.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 69.036 - 66.667 ) 
    Source Clock Delay      (SCD):    2.414ns = ( 67.414 - 65.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.748ns (routing 0.872ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.155ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.000    65.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    65.000 r  clk_buf/O
                         net (fo=1, routed)           0.521    65.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    65.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    65.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    65.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.748    67.414    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X88Y172        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    67.491 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[20]/Q
                         net (fo=1, routed)           0.430    67.921    AM_Sig_Carrier_Multiplied[20]
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.031    69.036    clk15MHz_out_OBUF
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[20]/C
                         clock pessimism             -0.701    68.335    
                         clock uncertainty           -0.245    68.090    
    SLICE_X89Y172        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    68.115    FIR_Data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         68.115    
                         arrival time                         -67.921    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out1_clk_wiz_0 rise@65.000ns)
  Data Path Delay:        0.451ns  (logic 0.080ns (17.738%)  route 0.371ns (82.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 69.024 - 66.667 ) 
    Source Clock Delay      (SCD):    2.427ns = ( 67.427 - 65.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.761ns (routing 0.872ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.155ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.000    65.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    65.000 r  clk_buf/O
                         net (fo=1, routed)           0.521    65.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    65.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    65.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    65.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.761    67.427    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X94Y170        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y170        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080    67.507 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.371    67.878    AM_Sig_Carrier_Multiplied[10]
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.019    69.024    clk15MHz_out_OBUF
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[10]/C
                         clock pessimism             -0.701    68.323    
                         clock uncertainty           -0.245    68.078    
    SLICE_X94Y171        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    68.103    FIR_Data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         68.103    
                         arrival time                         -67.878    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out1_clk_wiz_0 rise@65.000ns)
  Data Path Delay:        0.443ns  (logic 0.080ns (18.059%)  route 0.363ns (81.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 69.025 - 66.667 ) 
    Source Clock Delay      (SCD):    2.434ns = ( 67.434 - 65.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.768ns (routing 0.872ns, distribution 0.896ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.155ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.000    65.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    65.000 r  clk_buf/O
                         net (fo=1, routed)           0.521    65.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    65.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    65.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    65.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.768    67.434    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X93Y172        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y172        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    67.514 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[17]/Q
                         net (fo=1, routed)           0.363    67.877    AM_Sig_Carrier_Multiplied[17]
    SLICE_X93Y173        FDCE                                         r  FIR_Data_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.020    69.025    clk15MHz_out_OBUF
    SLICE_X93Y173        FDCE                                         r  FIR_Data_in_reg[17]/C
                         clock pessimism             -0.701    68.324    
                         clock uncertainty           -0.245    68.079    
    SLICE_X93Y173        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    68.104    FIR_Data_in_reg[17]
  -------------------------------------------------------------------
                         required time                         68.104    
                         arrival time                         -67.877    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_out2_clk_wiz_0 rise@66.667ns - clk_out1_clk_wiz_0 rise@65.000ns)
  Data Path Delay:        0.448ns  (logic 0.081ns (18.080%)  route 0.367ns (81.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 69.024 - 66.667 ) 
    Source Clock Delay      (SCD):    2.427ns = ( 67.427 - 65.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.761ns (routing 0.872ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.155ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.000    65.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    65.000 r  clk_buf/O
                         net (fo=1, routed)           0.521    65.521    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127    65.394 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244    65.638    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    65.666 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         1.761    67.427    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X94Y172        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y172        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081    67.508 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.367    67.875    AM_Sig_Carrier_Multiplied[5]
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     66.667    66.667 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000    66.667 r  clk_buf/O
                         net (fo=1, routed)           0.465    67.132    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    67.762 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    67.981    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    68.005 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          1.019    69.024    clk15MHz_out_OBUF
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[5]/C
                         clock pessimism             -0.701    68.323    
                         clock uncertainty           -0.245    68.078    
    SLICE_X94Y171        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    68.103    FIR_Data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         68.103    
                         arrival time                         -67.875    
  -------------------------------------------------------------------
                         slack                                  0.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.039ns (21.910%)  route 0.139ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.978ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.959ns (routing 0.479ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.108ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.670    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.687 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         0.959     1.646    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X88Y172        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y172        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.685 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[22]/Q
                         net (fo=1, routed)           0.139     1.824    AM_Sig_Carrier_Multiplied[22]
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.759     0.978    clk15MHz_out_OBUF
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[22]/C
                         clock pessimism              0.494     1.472    
                         clock uncertainty            0.245     1.717    
    SLICE_X89Y172        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.763    FIR_Data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.041ns (23.699%)  route 0.132ns (76.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    1.652ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.965ns (routing 0.479ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.670    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.687 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         0.965     1.652    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X93Y171        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y171        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.693 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[6]/Q
                         net (fo=1, routed)           0.132     1.825    AM_Sig_Carrier_Multiplied[6]
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.751     0.970    clk15MHz_out_OBUF
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[6]/C
                         clock pessimism              0.494     1.464    
                         clock uncertainty            0.245     1.709    
    SLICE_X94Y171        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.755    FIR_Data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.038ns (22.619%)  route 0.130ns (77.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.962ns (routing 0.479ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.741ns (routing 0.108ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.670    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.687 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         0.962     1.649    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X96Y172        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.687 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[9]/Q
                         net (fo=1, routed)           0.130     1.817    AM_Sig_Carrier_Multiplied[9]
    SLICE_X96Y172        FDCE                                         r  FIR_Data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.741     0.960    clk15MHz_out_OBUF
    SLICE_X96Y172        FDCE                                         r  FIR_Data_in_reg[9]/C
                         clock pessimism              0.494     1.454    
                         clock uncertainty            0.245     1.699    
    SLICE_X96Y172        FDCE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.745    FIR_Data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.039ns (20.526%)  route 0.151ns (79.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.955ns (routing 0.479ns, distribution 0.476ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.108ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.670    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.687 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         0.955     1.642    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X92Y174        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y174        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.681 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.151     1.832    AM_Sig_Carrier_Multiplied[7]
    SLICE_X92Y174        FDCE                                         r  FIR_Data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.754     0.973    clk15MHz_out_OBUF
    SLICE_X92Y174        FDCE                                         r  FIR_Data_in_reg[7]/C
                         clock pessimism              0.494     1.467    
                         clock uncertainty            0.245     1.712    
    SLICE_X92Y174        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.759    FIR_Data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.039ns (21.547%)  route 0.142ns (78.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.960ns (routing 0.479ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.745ns (routing 0.108ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.670    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.687 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         0.960     1.647    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X94Y165        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y165        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.686 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.142     1.828    AM_Sig_Carrier_Multiplied[1]
    SLICE_X94Y165        FDCE                                         r  FIR_Data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.745     0.964    clk15MHz_out_OBUF
    SLICE_X94Y165        FDCE                                         r  FIR_Data_in_reg[1]/C
                         clock pessimism              0.494     1.458    
                         clock uncertainty            0.245     1.703    
    SLICE_X94Y165        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.750    FIR_Data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.037ns (18.687%)  route 0.161ns (81.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.978ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.959ns (routing 0.479ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.108ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.670    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.687 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         0.959     1.646    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X88Y172        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y172        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.683 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.161     1.844    AM_Sig_Carrier_Multiplied[21]
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.759     0.978    clk15MHz_out_OBUF
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[21]/C
                         clock pessimism              0.494     1.472    
                         clock uncertainty            0.245     1.717    
    SLICE_X89Y172        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.764    FIR_Data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.040ns (21.858%)  route 0.143ns (78.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.966ns (routing 0.479ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.670    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.687 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         0.966     1.653    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X94Y170        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y170        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.693 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[8]/Q
                         net (fo=1, routed)           0.143     1.836    AM_Sig_Carrier_Multiplied[8]
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.751     0.970    clk15MHz_out_OBUF
    SLICE_X94Y171        FDCE                                         r  FIR_Data_in_reg[8]/C
                         clock pessimism              0.494     1.464    
                         clock uncertainty            0.245     1.709    
    SLICE_X94Y171        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.756    FIR_Data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.041ns (20.398%)  route 0.160ns (79.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.978ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.960ns (routing 0.479ns, distribution 0.481ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.108ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.670    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.687 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         0.960     1.647    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X88Y172        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y172        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.688 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[23]/Q
                         net (fo=1, routed)           0.160     1.848    AM_Sig_Carrier_Multiplied[23]
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.759     0.978    clk15MHz_out_OBUF
    SLICE_X89Y172        FDCE                                         r  FIR_Data_in_reg[23]/C
                         clock pessimism              0.494     1.472    
                         clock uncertainty            0.245     1.717    
    SLICE_X89Y172        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.764    FIR_Data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.039ns (20.968%)  route 0.147ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.969ns (routing 0.479ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.670    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.687 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         0.969     1.656    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X93Y172        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y172        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.695 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[15]/Q
                         net (fo=1, routed)           0.147     1.842    AM_Sig_Carrier_Multiplied[15]
    SLICE_X93Y173        FDCE                                         r  FIR_Data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.751     0.970    clk15MHz_out_OBUF
    SLICE_X93Y173        FDCE                                         r  FIR_Data_in_reg[15]/C
                         clock pessimism              0.494     1.464    
                         clock uncertainty            0.245     1.709    
    SLICE_X93Y173        FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.756    FIR_Data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FIR_Data_in_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@33.333ns period=66.667ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.039ns (20.968%)  route 0.147ns (79.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.240ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.968ns (routing 0.479ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.108ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.295     0.295    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.525 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.670    Clk_Wizard/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.687 r  Clk_Wizard/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=576, routed)         0.968     1.655    Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/CLK
    SLICE_X93Y172        FDRE                                         r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y172        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.694 r  Demodulation/U0/i_mult/gLUT.gLUT_speed.iLUT/extra_pipeline.extraoutputdel/d1.dout_i_reg[18]/Q
                         net (fo=1, routed)           0.147     1.841    AM_Sig_Carrier_Multiplied[18]
    SLICE_X93Y173        FDCE                                         r  FIR_Data_in_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_HDIO_X0Y3     BUFGCE                       0.000     0.000 r  clk_buf/O
                         net (fo=1, routed)           0.326     0.326    Clk_Wizard/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.031 r  Clk_Wizard/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.200    Clk_Wizard/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.219 r  Clk_Wizard/inst/clkout2_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=73, routed)          0.751     0.970    clk15MHz_out_OBUF
    SLICE_X93Y173        FDCE                                         r  FIR_Data_in_reg[18]/C
                         clock pessimism              0.494     1.464    
                         clock uncertainty            0.245     1.709    
    SLICE_X93Y173        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.755    FIR_Data_in_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.086    





