{"html":"\n      <article>\n        <div class=\"header\">\n  \n  <div class=\"headertitle\">\n  <h1 class=\"title\">EUSART - Extended USART<\/h1><\/div>\n<\/div><!--header-->\n<div class=\"contents\">\n<a name=\"details\" id=\"details\"><\/a><h2 class=\"groupheader\">Description<\/h2>\n<p>Extended Universal Synchronous/Asynchronous Receiver/Transmitter. <\/p>\n<ul>\n<li><a href=\"#eusart-intro\" class=\"el\">Introduction<\/a> <\/li>\n<li><a href=\"#eusart-example\" class=\"el\">Example<\/a> <\/li>\n<li><a href=\"#eusart-em2\" class=\"el\">EM2 guidelines for non EM2-Capable instances<\/a><\/li>\n<\/ul>\n<p><br>\n <\/p>\n<h1><a class=\"anchor\" id=\"eusart-intro\"><\/a>\nIntroduction<\/h1>\n<p>This module contains functions to control the Enhanced Universal Synchronous / Asynchronous Receiver / Transmitter controller(s) (EUSART) peripheral of Silicon Labs' 32-bit MCUs and SoCs. EUSART can be used as a UART and can, therefore, be connected to an external transceiver to communicate with another host using the serial link.<\/p>\n<p>It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire, and 3-wire. It can also interface with ISO7816 Smart-Cards, and IrDA devices.<\/p>\n<p>EUSART has a wide selection of operating modes, frame formats, and baud rates. All features are supported through the API of this module.<\/p>\n<p>This module does not support DMA configuration. UARTDRV and SPIDRV drivers provide full support for DMA and more.<\/p>\n<p><br>\n <\/p>\n<h1><a class=\"anchor\" id=\"eusart-example\"><\/a>\nExample<\/h1>\n<p>EUSART Async TX example: <\/p><div class=\"fragment\"><div class=\"line\">{<\/div>\n<div class=\"line\">  <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-uart-init-type-def\" class=\"code\" target=\"_blank\">EUSART_UartInit_TypeDef<\/a> init = <a href=\"#ga8cdddbb1a32645da4c69e0fbbc015029\" class=\"code\">EUSART_UART_INIT_DEFAULT_HF<\/a>;<\/div>\n<div class=\"line\"> <\/div>\n<div class=\"line\">  <span class=\"comment\">// Configure the clocks.<\/span><\/div>\n<div class=\"line\">  <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-cmu#gae11949f9c2e4033ad63dac48c9a739d3\" class=\"code\" target=\"_blank\">CMU_ClockSelectSet<\/a>(<a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-cmu#gga519ea66a1a21e07f2d1cccc9aa55799ea19e49816aba6a566c5092136e2ec8dba\" class=\"code\" target=\"_blank\">cmuClock_EUSART0CLK<\/a>, <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-cmu#ggaeaf3a27499d7441981159c5973546751a73e452c7bae5d223d9ab3996959d52f5\" class=\"code\" target=\"_blank\">cmuSelect_EM01GRPCCLK<\/a>);<\/div>\n<div class=\"line\">  <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-cmu#ga93913d50050d52b38b0a7c7c08ac81e8\" class=\"code\" target=\"_blank\">CMU_ClockEnable<\/a>(<a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-cmu#gga519ea66a1a21e07f2d1cccc9aa55799ea19e49816aba6a566c5092136e2ec8dba\" class=\"code\" target=\"_blank\">cmuClock_EUSART0CLK<\/a>, <span class=\"keyword\">true<\/span>);<\/div>\n<div class=\"line\">  <span class=\"comment\">// Initialize the EUSART<\/span><\/div>\n<div class=\"line\">  <a href=\"#ga3da74984abbd5cff45e0fc462c50bc18\" class=\"code\">EUSART_UartInitHf<\/a>(EUSART0, &amp;init);<\/div>\n<div class=\"line\">  <a href=\"#ga94aff5468f63d0262f8b1d92ee8e2bbb\" class=\"code\">EUSART_Tx<\/a>(EUSART0, data);<\/div>\n<div class=\"line\">}<\/div>\n<\/div><!-- fragment --><p>EUSART Sync SPI Transaction example: <\/p><div class=\"fragment\"><div class=\"line\">{<\/div>\n<div class=\"line\">  <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-spi-init-type-def\" class=\"code\" target=\"_blank\">EUSART_SpiInit_TypeDef<\/a> init_master = <a href=\"#ga96716780a8591f626f40f1119d95eee7\" class=\"code\">EUSART_SPI_MASTER_INIT_DEFAULT_HF<\/a>;<\/div>\n<div class=\"line\"> <\/div>\n<div class=\"line\">  <span class=\"comment\">// Configure the clocks.<\/span><\/div>\n<div class=\"line\">  <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-cmu#gae11949f9c2e4033ad63dac48c9a739d3\" class=\"code\" target=\"_blank\">CMU_ClockSelectSet<\/a>(<a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-cmu#gga519ea66a1a21e07f2d1cccc9aa55799ea8d32404b21be2cd03e23b25fde4161b9\" class=\"code\" target=\"_blank\">cmuClock_EM01GRPCCLK<\/a>, <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-cmu#ggaeaf3a27499d7441981159c5973546751a13dbb31ea156118e28ad95e4058e3d6b\" class=\"code\" target=\"_blank\">cmuSelect_HFRCODPLL<\/a>);<\/div>\n<div class=\"line\">  <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-cmu#ga93913d50050d52b38b0a7c7c08ac81e8\" class=\"code\" target=\"_blank\">CMU_ClockEnable<\/a>(<a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-cmu#gga519ea66a1a21e07f2d1cccc9aa55799ea341a7f66aa44be255057e63ed811e2a1\" class=\"code\" target=\"_blank\">cmuClock_EUSART1<\/a>, <span class=\"keyword\">true<\/span>);<\/div>\n<div class=\"line\">  <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-cmu#ga93913d50050d52b38b0a7c7c08ac81e8\" class=\"code\" target=\"_blank\">CMU_ClockEnable<\/a>(<a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-cmu#gga519ea66a1a21e07f2d1cccc9aa55799eaadef20e56d0b5f877854266fefb9d7d9\" class=\"code\" target=\"_blank\">cmuClock_GPIO<\/a>, <span class=\"keyword\">true<\/span>);<\/div>\n<div class=\"line\"> <\/div>\n<div class=\"line\">  <span class=\"comment\">//Configure the SPI ports<\/span><\/div>\n<div class=\"line\">  <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-gpio#gab6751992334a136efe8750a1d01a850d\" class=\"code\" target=\"_blank\">GPIO_PinModeSet<\/a>(sclk_port, sclk_pin, <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-gpio#gga93ff740308e5b31729d8593a89967cdaa110ef690a2c14c594938e2aa70469abd\" class=\"code\" target=\"_blank\">gpioModePushPull<\/a>, 0);<\/div>\n<div class=\"line\">  <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-gpio#gab6751992334a136efe8750a1d01a850d\" class=\"code\" target=\"_blank\">GPIO_PinModeSet<\/a>(mosi_port, mosi_pin, <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-gpio#gga93ff740308e5b31729d8593a89967cdaa110ef690a2c14c594938e2aa70469abd\" class=\"code\" target=\"_blank\">gpioModePushPull<\/a>, 0);<\/div>\n<div class=\"line\">  <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-gpio#gab6751992334a136efe8750a1d01a850d\" class=\"code\" target=\"_blank\">GPIO_PinModeSet<\/a>(mosi_port, miso_pin, <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-gpio#gga93ff740308e5b31729d8593a89967cdaaaa4999965d92199eb5a93c31026dde42\" class=\"code\" target=\"_blank\">gpioModeInput<\/a>, 0);<\/div>\n<div class=\"line\"> <\/div>\n<div class=\"line\">  <span class=\"comment\">// Connect EUSART to ports<\/span><\/div>\n<div class=\"line\">  GPIO-&gt;EUSARTROUTE[EUSART_NUM(EUSART1)].TXROUTE = (mosi_port &lt;&lt; _GPIO_EUSART_TXROUTE_PORT_SHIFT)<\/div>\n<div class=\"line\">                                                   | (mosi_pin &lt;&lt; _GPIO_EUSART_TXROUTE_PIN_SHIFT);<\/div>\n<div class=\"line\">  GPIO-&gt;EUSARTROUTE[EUSART_NUM(EUSART1)].RXROUTE = (miso_port &lt;&lt; _GPIO_EUSART_RXROUTE_PORT_SHIFT)<\/div>\n<div class=\"line\">                                                   | (miso_pin &lt;&lt; _GPIO_EUSART_RXROUTE_PIN_SHIFT);<\/div>\n<div class=\"line\">  GPIO-&gt;EUSARTROUTE[EUSART_NUM(EUSART1)].SCLKROUTE = (sclk_port &lt;&lt; _GPIO_EUSART_SCLKROUTE_PORT_SHIFT)<\/div>\n<div class=\"line\">                                                   | (sclk_pin &lt;&lt; _GPIO_EUSART_SCLKROUTE_PIN_SHIFT);<\/div>\n<div class=\"line\">  GPIO-&gt;EUSARTROUTE[EUSART_NUM(EUSART1)].ROUTEEN = GPIO_EUSART_ROUTEEN_TXPEN | GPIO_EUSART_ROUTEEN_SCLKPEN;<\/div>\n<div class=\"line\"> <\/div>\n<div class=\"line\">  <span class=\"comment\">// Initialize the EUSART<\/span><\/div>\n<div class=\"line\">  <a href=\"#ga564e14c0f639ed284d3b0fd75ec22a5b\" class=\"code\">EUSART_SpiInit<\/a>(EUSART1, &amp;init_master);<\/div>\n<div class=\"line\">  <a href=\"#ga5f7b792a6567b7102647ef5f3ed29138\" class=\"code\">EUSART_Spi_TxRx<\/a>(EUSART1, data);<\/div>\n<div class=\"line\">}<\/div>\n<\/div><!-- fragment --><p> <br>\n <\/p>\n<h1><a class=\"anchor\" id=\"eusart-em2\"><\/a>\nEM2 guidelines for non EM2-Capable instances<\/h1>\n<dl class=\"section note\"><dt>Note<\/dt><dd>EUSART instances located in the PD1 power domain are non EM2-capable. The <b>EUSART_EM2_CAPABLE()<\/b> and <b>EUSART_NOT_EM2_CAPABLE()<\/b> macros can be used to determine whether or not a EUSART instance is EM2-Capable.<\/dd><\/dl>\n<p>Follow theses steps when entering in EM2:<\/p><ol type=\"1\">\n<li>Wait for the current transaction to complete with TXCIF interrupt<\/li>\n<li>Disable TX and RX using TXDIS and RXDIS cmd<\/li>\n<li>Poll for EUSARTn_SYNCBUSY.TXDIS and EUSARTn_SYNCBUSY.RXDIS to go low<\/li>\n<li>Wait for EUSARTn_STATUS.TXENS and EUSARTn_STATUS.RXENS to go low<\/li>\n<li>Disable SCLKPEN and CSPEN in GPIO if they were previously enabled<\/li>\n<li>Enter EM2<\/li>\n<\/ol>\n<p>On wakeup from EM2, EUSART transmitter/receiver and relevant GPIO (SCLKPEN and CSPEN) must be re-enabled. For example:<\/p>\n<div class=\"fragment\"><div class=\"line\">{<\/div>\n<div class=\"line\">  <span class=\"comment\">// Enable TX and RX<\/span><\/div>\n<div class=\"line\">  <a href=\"#ga993419136336fd4bc8c1768440469032\" class=\"code\">EUSART_Enable<\/a>(EUSART0, <a href=\"#ggafbe5da2b4eba00b9ea2543db65c124f5aebd7b5292f12b827e26037564cf9d672\" class=\"code\">eusartEnable<\/a>);<\/div>\n<div class=\"line\">  <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-bus#ga6101446c0aaee131aef1283af6543286\" class=\"code\" target=\"_blank\">BUS_RegMaskedWrite<\/a>(&amp;GPIO-&gt;EUSARTROUTE[EUSART_NUM(EUSART0)].ROUTEEN,<\/div>\n<div class=\"line\">                     _GPIO_EUSART_ROUTEEN_TXPEN_MASK | _GPIO_EUSART_ROUTEEN_SCLKPEN_MASK,<\/div>\n<div class=\"line\">                     GPIO_EUSART_ROUTEEN_TXPEN | GPIO_EUSART_ROUTEEN_SCLKPEN);<\/div>\n<div class=\"line\">}<\/div>\n<\/div><!-- fragment --> <table class=\"memberdecls\">\n<tbody><tr class=\"heading\"><td colspan=\"2\"><h2 class=\"groupheader\"><a name=\"nested-classes\"><\/a>\nData Structures<\/h2><\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">struct &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-advanced-init-type-def\" class=\"el\" target=\"_blank\">EUSART_AdvancedInit_TypeDef<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Advanced initialization structure.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">struct &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-uart-init-type-def\" class=\"el\" target=\"_blank\">EUSART_UartInit_TypeDef<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Initialization structure.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">struct &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-ir-d-a-init-type-def\" class=\"el\" target=\"_blank\">EUSART_IrDAInit_TypeDef<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">IrDA Initialization structure.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">struct &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-prs-trigger-init-type-def\" class=\"el\" target=\"_blank\">EUSART_PrsTriggerInit_TypeDef<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">PRS Trigger initialization structure.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">struct &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-spi-advanced-init-type-def\" class=\"el\" target=\"_blank\">EUSART_SpiAdvancedInit_TypeDef<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">SPI Advanced initialization structure.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">struct &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-spi-init-type-def\" class=\"el\" target=\"_blank\">EUSART_SpiInit_TypeDef<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">SPI Initialization structure.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">struct &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-dali-init-type-def\" class=\"el\" target=\"_blank\">EUSART_DaliInit_TypeDef<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">DALI Initialization structure.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<\/tbody><\/table><table class=\"memberdecls\">\n<tbody><tr class=\"heading\"><td colspan=\"2\"><h2 class=\"groupheader\"><a name=\"func-members\"><\/a>\nFunctions<\/h2><\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga3da74984abbd5cff45e0fc462c50bc18\" class=\"el\">EUSART_UartInitHf<\/a> (EUSART_TypeDef *eusart, const <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-uart-init-type-def\" class=\"el\" target=\"_blank\">EUSART_UartInit_TypeDef<\/a> *init)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Initialize EUSART when used in UART mode with the high frequency clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga5228105d206ac3c0ad030ed61afbcdbf\" class=\"el\">EUSART_UartInitLf<\/a> (EUSART_TypeDef *eusart, const <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-uart-init-type-def\" class=\"el\" target=\"_blank\">EUSART_UartInit_TypeDef<\/a> *init)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Initialize EUSART when used in UART mode with the low frequency clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gafbb6096038bdfb8c3e0576dc0f0d7435\" class=\"el\">EUSART_IrDAInit<\/a> (EUSART_TypeDef *eusart, const <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-ir-d-a-init-type-def\" class=\"el\" target=\"_blank\">EUSART_IrDAInit_TypeDef<\/a> *irdaInit)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Initialize EUSART when used in IrDA mode with the high or low frequency clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga564e14c0f639ed284d3b0fd75ec22a5b\" class=\"el\">EUSART_SpiInit<\/a> (EUSART_TypeDef *eusart, const <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-spi-init-type-def\" class=\"el\" target=\"_blank\">EUSART_SpiInit_TypeDef<\/a> *init)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Initialize EUSART when used in SPI mode.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gaa18b3d61f1c1e3595002fcade4720c3c\" class=\"el\">EUSART_DaliInit<\/a> (EUSART_TypeDef *eusart, const <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-dali-init-type-def\" class=\"el\" target=\"_blank\">EUSART_DaliInit_TypeDef<\/a> *daliInit)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Initialize EUSART when used in DALI mode with the high or low frequency clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga2d02ea43603423ed1c3c6bb148f39f52\" class=\"el\">EUSART_Reset<\/a> (EUSART_TypeDef *eusart)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Configure EUSART to its reset state.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga993419136336fd4bc8c1768440469032\" class=\"el\">EUSART_Enable<\/a> (EUSART_TypeDef *eusart, <a href=\"#gafbe5da2b4eba00b9ea2543db65c124f5\" class=\"el\">EUSART_Enable_TypeDef<\/a> enable)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Enable/disable EUSART receiver and/or transmitter.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint8_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga55f9ef384f844187c25d6e9e39a95dfd\" class=\"el\">EUSART_Rx<\/a> (EUSART_TypeDef *eusart)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Receive one 8 bit frame, (or part of 9 bit frame).  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint16_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gae3519bc11a21e7a30192f3f363c5f83b\" class=\"el\">EUSART_RxExt<\/a> (EUSART_TypeDef *eusart)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Receive one 8-16 bit frame with extended information.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga94aff5468f63d0262f8b1d92ee8e2bbb\" class=\"el\">EUSART_Tx<\/a> (EUSART_TypeDef *eusart, uint8_t data)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Transmit one frame.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gad6800cb89a83bbdc9c0cca674c5028bd\" class=\"el\">EUSART_TxExt<\/a> (EUSART_TypeDef *eusart, uint16_t data)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Transmit one 8-9 bit frame with extended control.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint16_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga5f7b792a6567b7102647ef5f3ed29138\" class=\"el\">EUSART_Spi_TxRx<\/a> (EUSART_TypeDef *eusart, uint16_t data)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Transmit one 8-16 bit frame and return received data.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga7fa4a28fd8abc03333f323bcf2082c00\" class=\"el\">EUSART_Dali_Tx<\/a> (EUSART_TypeDef *eusart, uint32_t data)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Transmit one DALI frame.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint32_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gabbdd11bf32249ae0bc331acf6d03e5e2\" class=\"el\">EUSART_Dali_Rx<\/a> (EUSART_TypeDef *eusart)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Receive one 8-32 bit DALI frame.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga859637c0b184da5b66727bfd297f3fe5\" class=\"el\">EUSART_BaudrateSet<\/a> (EUSART_TypeDef *eusart, uint32_t refFreq, uint32_t baudrate)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Configure the baudrate (or as close as possible to a specified baudrate).  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint32_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gabd19bde27ec19bb99c3def87b22bf10d\" class=\"el\">EUSART_BaudrateGet<\/a> (EUSART_TypeDef *eusart)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Get the current baudrate.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gab6e6741613728977fa09dbc94871391c\" class=\"el\">EUSART_RxBlock<\/a> (EUSART_TypeDef *eusart, <a href=\"#ga19f40fb95e6ab905ccf03c8344ecc9ce\" class=\"el\">EUSART_BlockRx_TypeDef<\/a> enable)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Enable/Disable reception operation until the configured start frame is received.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga01af81680a203bf10b52b8a518db17b2\" class=\"el\">EUSART_TxTristateSet<\/a> (EUSART_TypeDef *eusart, <a href=\"#ga4c231d14cad6d3cfe3ffbf1f82f4845b\" class=\"el\">EUSART_TristateTx_TypeDef<\/a> enable)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Enable/Disable the tristating of the transmitter output.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga25123ddcd56267ae824c28a66ddea654\" class=\"el\">EUSART_PrsTriggerEnable<\/a> (EUSART_TypeDef *eusart, const <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-prs-trigger-init-type-def\" class=\"el\" target=\"_blank\">EUSART_PrsTriggerInit_TypeDef<\/a> *init)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Initialize the automatic enabling of transmissions and/or reception using the PRS as a trigger.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint32_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga58465ff6a35e577c96dbb0d1cdf41b21\" class=\"el\">EUSART_StatusGet<\/a> (EUSART_TypeDef *eusart)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Get EUSART STATUS register.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga8c3096ca6c0fba53ff710fbb6d218a4c\" class=\"el\">EUSART_IntClear<\/a> (EUSART_TypeDef *eusart, uint32_t flags)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Clear one or more pending EUSART interrupts.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gae55b0f2a95b30d1e6118b2e5cb2a51f8\" class=\"el\">EUSART_IntDisable<\/a> (EUSART_TypeDef *eusart, uint32_t flags)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Disable one or more EUSART interrupts.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga4a4d1010118bb38780eea2d51888de24\" class=\"el\">EUSART_IntEnable<\/a> (EUSART_TypeDef *eusart, uint32_t flags)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Enable one or more EUSART interrupts.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint32_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gaa1212b65afaaa7327aeac0abeaa7b2f8\" class=\"el\">EUSART_IntGet<\/a> (EUSART_TypeDef *eusart)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Get pending EUSART interrupt flags.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">uint32_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga55c797df179537d9bd0282dc3eac8e68\" class=\"el\">EUSART_IntGetEnabled<\/a> (EUSART_TypeDef *eusart)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Get enabled and pending EUSART interrupt flags.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">void&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gae1a6b70ccd909bcb32ffc3e22907c878\" class=\"el\">EUSART_IntSet<\/a> (EUSART_TypeDef *eusart, uint32_t flags)<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Set one or more pending EUSART interrupts from SW.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<\/tbody><\/table><table class=\"memberdecls\">\n<tbody><tr class=\"heading\"><td colspan=\"2\"><h2 class=\"groupheader\"><a name=\"define-members\"><\/a>\nMacros<\/h2><\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga8cdddbb1a32645da4c69e0fbbc015029\" class=\"el\">EUSART_UART_INIT_DEFAULT_HF<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default configuration for EUSART initialization structure in UART mode with high-frequency clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gae8330051e1b1b2032d6b3970f53bb75b\" class=\"el\">EUSART_DEFAULT_START_FRAME<\/a>&nbsp;&nbsp;&nbsp;0x00u<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default start frame configuration, i.e. feature disabled.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gafb724dad38ce272c47af29d8e3e7c837\" class=\"el\">EUSART_ADVANCED_INIT_DEFAULT<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default configuration for EUSART advanced initialization structure.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga4221c57b3a7f200c488f78ff7c7f003f\" class=\"el\">EUSART_UART_INIT_DEFAULT_LF<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default configuration for EUSART initialization structure in UART mode with low-frequency clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga5c6c18217fcd9672c86206fcd9bf42e9\" class=\"el\">EUSART_IRDA_INIT_DEFAULT_HF<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default configuration for EUSART initialization structure in IrDA mode with high-frequency clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga63af02cf99c1d102ef6ffaa7fa58191a\" class=\"el\">EUSART_IRDA_INIT_DEFAULT_LF<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default configuration for EUSART initialization structure in IrDA mode with low-frequency clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga193d85587fbef8afa15c0af1a8544dc8\" class=\"el\">EUSART_SPI_ADVANCED_INIT_DEFAULT<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default advanced configuration for EUSART initialization structure in SPI mode with high-frequency clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga96716780a8591f626f40f1119d95eee7\" class=\"el\">EUSART_SPI_MASTER_INIT_DEFAULT_HF<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default configuration for EUSART initialization structure in SPI master mode with high-frequency clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gafb06c2b703be2fd79dc8a89e9df20fc9\" class=\"el\">EUSART_SPI_SLAVE_INIT_DEFAULT_HF<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default configuration for EUSART initialization structure in SPI slave mode with high-frequency clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga104deae94875f80df92e69d49f974a06\" class=\"el\">EUSART_ADVANCED_DALI_INIT_DEFAULT<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default configuration for EUSART initialization structure in DALI mode with high-frequency clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga5589e9fa2351571f14fe4ba85c7d46dd\" class=\"el\">EUSART_UART_DALI_INIT_DEFAULT_HF<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default configuration for EUSART initialization structure in DALI mode with high-frequency clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gaf64659e1101bc0d6c22cf9a35bde7c70\" class=\"el\">EUSART_UART_DALI_INIT_DEFAULT_LF<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default configuration for EUSART initialization structure in DALI mode with low-frequency clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga211dd2de556fd92b632e8391555a962a\" class=\"el\">EUSART_DALI_INIT_DEFAULT_HF<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default configuration for EUSART initialization structure in DALI mode with high-frequency clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">#define&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga1624ccdc13810e794a2b30368bdd9b85\" class=\"el\">EUSART_DALI_INIT_DEFAULT_LF<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Default configuration for EUSART initialization structure in DALI mode with low-frequency clock.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<\/tbody><\/table><table class=\"memberdecls\">\n<tbody><tr class=\"heading\"><td colspan=\"2\"><h2 class=\"groupheader\"><a name=\"typedef-members\"><\/a>\nTypedefs<\/h2><\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">typedef uint8_t&nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gaff6c359a50a647ed28dc7b07bb2c0deb\" class=\"el\">EUSART_PrsChannel_TypeDef<\/a><\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">PRS Channel type.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<\/tbody><\/table><table class=\"memberdecls\">\n<tbody><tr class=\"heading\"><td colspan=\"2\"><h2 class=\"groupheader\"><a name=\"enum-members\"><\/a>\nEnumerations<\/h2><\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gafbe5da2b4eba00b9ea2543db65c124f5\" class=\"el\">EUSART_Enable_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#ggafbe5da2b4eba00b9ea2543db65c124f5a1eb9cfabf2e942f26f8b16216c52d365\" class=\"el\">eusartDisable<\/a> = 0x0, \n<br>\n&nbsp;&nbsp;<a href=\"#ggafbe5da2b4eba00b9ea2543db65c124f5a3bc7d3b579f23bf46121358ef9618d93\" class=\"el\">eusartEnableRx<\/a> = (EUSART_CMD_RXEN | EUSART_CMD_TXDIS), \n<br>\n&nbsp;&nbsp;<a href=\"#ggafbe5da2b4eba00b9ea2543db65c124f5a96b7e9493e893557dc54d145fa18fc2b\" class=\"el\">eusartEnableTx<\/a> = (EUSART_CMD_TXEN | EUSART_CMD_RXDIS), \n<br>\n&nbsp;&nbsp;<a href=\"#ggafbe5da2b4eba00b9ea2543db65c124f5aebd7b5292f12b827e26037564cf9d672\" class=\"el\">eusartEnable<\/a> = (EUSART_CMD_RXEN | EUSART_CMD_TXEN)\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Enable selection.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga9ded799859ded2de92bee6d9a45dc851\" class=\"el\">EUSART_Databits_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga9ded799859ded2de92bee6d9a45dc851a524abef8aacbdae1a4da753d615cc589\" class=\"el\">eusartDataBits7<\/a> = EUSART_FRAMECFG_DATABITS_SEVEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga9ded799859ded2de92bee6d9a45dc851a06d7c1be72e1fae2b97c1b9b1bc8a0e3\" class=\"el\">eusartDataBits8<\/a> = EUSART_FRAMECFG_DATABITS_EIGHT, \n<br>\n&nbsp;&nbsp;<a href=\"#gga9ded799859ded2de92bee6d9a45dc851a6e1c761969066a9a1cf53e14c6f0b718\" class=\"el\">eusartDataBits9<\/a> = EUSART_FRAMECFG_DATABITS_NINE, \n<br>\n&nbsp;&nbsp;<a href=\"#gga9ded799859ded2de92bee6d9a45dc851a1fb83f2d1806e5125118feb409f56dee\" class=\"el\">eusartDataBits10<\/a> = EUSART_FRAMECFG_DATABITS_TEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga9ded799859ded2de92bee6d9a45dc851a4d5d48a11145f21cebd188a939708d50\" class=\"el\">eusartDataBits11<\/a> = EUSART_FRAMECFG_DATABITS_ELEVEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga9ded799859ded2de92bee6d9a45dc851ad19a7d3e127602f3b62f601ad11e5b87\" class=\"el\">eusartDataBits12<\/a> = EUSART_FRAMECFG_DATABITS_TWELVE, \n<br>\n&nbsp;&nbsp;<a href=\"#gga9ded799859ded2de92bee6d9a45dc851ae093843216375c650e3ceccaf6bc78d2\" class=\"el\">eusartDataBits13<\/a> = EUSART_FRAMECFG_DATABITS_THIRTEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga9ded799859ded2de92bee6d9a45dc851a4df4e6a8d1fadb000196c5f404a887a4\" class=\"el\">eusartDataBits14<\/a> = EUSART_FRAMECFG_DATABITS_FOURTEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga9ded799859ded2de92bee6d9a45dc851a3393c9380f1958378be3501c9df135a0\" class=\"el\">eusartDataBits15<\/a> = EUSART_FRAMECFG_DATABITS_FIFTEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga9ded799859ded2de92bee6d9a45dc851acd0d0559720797d595abd89f2786b61f\" class=\"el\">eusartDataBits16<\/a> = EUSART_FRAMECFG_DATABITS_SIXTEEN\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Data bit selection.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga3530279413c1d2a076a1931741a4f344\" class=\"el\">EUSART_Parity_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga3530279413c1d2a076a1931741a4f344a0eb9606affe2a9c9872cc03e0d401e23\" class=\"el\">eusartNoParity<\/a> = EUSART_FRAMECFG_PARITY_NONE, \n<br>\n&nbsp;&nbsp;<a href=\"#gga3530279413c1d2a076a1931741a4f344a7a4184dd7a88c0d61845109a1eb2f220\" class=\"el\">eusartEvenParity<\/a> = EUSART_FRAMECFG_PARITY_EVEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga3530279413c1d2a076a1931741a4f344ad81e8e95a571162fca96de57c8627aec\" class=\"el\">eusartOddParity<\/a> = EUSART_FRAMECFG_PARITY_ODD\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Parity selection.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gaa8602c4ac674f7a110ce3b255b26bc24\" class=\"el\">EUSART_Stopbits_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#ggaa8602c4ac674f7a110ce3b255b26bc24aae9de211d785ea510a345951255da9f7\" class=\"el\">eusartStopbits0p5<\/a> = EUSART_FRAMECFG_STOPBITS_HALF, \n<br>\n&nbsp;&nbsp;<a href=\"#ggaa8602c4ac674f7a110ce3b255b26bc24a734f635fcccd37a910c5b0ffdc85b0f7\" class=\"el\">eusartStopbits1p5<\/a> = EUSART_FRAMECFG_STOPBITS_ONEANDAHALF, \n<br>\n&nbsp;&nbsp;<a href=\"#ggaa8602c4ac674f7a110ce3b255b26bc24a3ea45b9892cdd8af503cf3b0ef0603d4\" class=\"el\">eusartStopbits1<\/a> = EUSART_FRAMECFG_STOPBITS_ONE, \n<br>\n&nbsp;&nbsp;<a href=\"#ggaa8602c4ac674f7a110ce3b255b26bc24ab6595ff32784232d6b079f89293ed48f\" class=\"el\">eusartStopbits2<\/a> = EUSART_FRAMECFG_STOPBITS_TWO\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Stop bits selection.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gac51cd746257977ba176bb4020123600e\" class=\"el\">EUSART_OVS_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#ggac51cd746257977ba176bb4020123600eacf1ccc661497314bdbbaf0550f1c6244\" class=\"el\">eusartOVS16<\/a> = EUSART_CFG0_OVS_X16, \n<br>\n&nbsp;&nbsp;<a href=\"#ggac51cd746257977ba176bb4020123600eaadd945b8d1a7a853d1addd022cbe741e\" class=\"el\">eusartOVS8<\/a> = EUSART_CFG0_OVS_X8, \n<br>\n&nbsp;&nbsp;<a href=\"#ggac51cd746257977ba176bb4020123600eaaeb738bfe17aa4886930b2774e1c39bf\" class=\"el\">eusartOVS6<\/a> = EUSART_CFG0_OVS_X6, \n<br>\n&nbsp;&nbsp;<a href=\"#ggac51cd746257977ba176bb4020123600eaa006747aed9d9e0b74dd54f3b60657b7\" class=\"el\">eusartOVS4<\/a> = EUSART_CFG0_OVS_X4, \n<br>\n&nbsp;&nbsp;<a href=\"#ggac51cd746257977ba176bb4020123600ea0ff2e8617b857534b959aabb8c822d8f\" class=\"el\">eusartOVS0<\/a> = EUSART_CFG0_OVS_DISABLE\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Oversampling selection, used for asynchronous operation.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga8e86caf3d92d882a71f97022562eca06\" class=\"el\">EUSART_HwFlowControl_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga8e86caf3d92d882a71f97022562eca06a9ce9abaa227d5ada2e6cd0db74ceb194\" class=\"el\">eusartHwFlowControlNone<\/a> = 0, \n<br>\n&nbsp;&nbsp;<a href=\"#gga8e86caf3d92d882a71f97022562eca06a3a269c2115c8f184ee29dbb54221ccbd\" class=\"el\">eusartHwFlowControlCts<\/a>, \n<br>\n&nbsp;&nbsp;<a href=\"#gga8e86caf3d92d882a71f97022562eca06a7b99eefeb05a1f2559eef424404aaf71\" class=\"el\">eusartHwFlowControlRts<\/a>, \n<br>\n&nbsp;&nbsp;<a href=\"#gga8e86caf3d92d882a71f97022562eca06a0253fa814a38d549033a38753f8e0507\" class=\"el\">eusartHwFlowControlCtsAndRts<\/a>\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">HW flow control config.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga1888826f8dc590925eaab01db477fb1e\" class=\"el\">EUSART_LoopbackEnable_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga1888826f8dc590925eaab01db477fb1ea83650e9d37eb566fabc9337e6bc2b7ff\" class=\"el\">eusartLoopbackEnable<\/a> = EUSART_CFG0_LOOPBK, \n<br>\n&nbsp;&nbsp;<a href=\"#gga1888826f8dc590925eaab01db477fb1eac38818e77f2fd9eb4d1207d235ead86e\" class=\"el\">eusartLoopbackDisable<\/a> = _EUSART_CFG0_RESETVALUE\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Loopback enable.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga169cc4619b27ac9a7ef174c24e820cb7\" class=\"el\">EUSART_MajorityVote_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga169cc4619b27ac9a7ef174c24e820cb7a18485dff38e41baa480450e5bdb4a0b7\" class=\"el\">eusartMajorityVoteEnable<\/a> = EUSART_CFG0_MVDIS_DEFAULT, \n<br>\n&nbsp;&nbsp;<a href=\"#gga169cc4619b27ac9a7ef174c24e820cb7a66902feaf3acf10a94e80d4f775e2094\" class=\"el\">eusartMajorityVoteDisable<\/a> = EUSART_CFG0_MVDIS\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Majority vote enable.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga19f40fb95e6ab905ccf03c8344ecc9ce\" class=\"el\">EUSART_BlockRx_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga19f40fb95e6ab905ccf03c8344ecc9ceaf1f7c881e6633561df569322499c5eeb\" class=\"el\">eusartBlockRxEnable<\/a> = EUSART_CMD_RXBLOCKEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga19f40fb95e6ab905ccf03c8344ecc9cea4b0862899a8a3cb54f1f30f9cdbbe028\" class=\"el\">eusartBlockRxDisable<\/a> = EUSART_CMD_RXBLOCKDIS\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Block reception enable.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga4c231d14cad6d3cfe3ffbf1f82f4845b\" class=\"el\">EUSART_TristateTx_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga4c231d14cad6d3cfe3ffbf1f82f4845baccd9961a78a0e207932416546592d2fc\" class=\"el\">eusartTristateTxEnable<\/a> = EUSART_CMD_TXTRIEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga4c231d14cad6d3cfe3ffbf1f82f4845ba120b8bc966f79af487df1d0ac1d69f11\" class=\"el\">eusartTristateTxDisable<\/a> = EUSART_CMD_TXTRIDIS\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">TX output tristate enable.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gadde221a340145964bba00164dc0410c1\" class=\"el\">EUSART_IrDARxFilterEnable_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#ggadde221a340145964bba00164dc0410c1aded08d36bfa05864e4b26520280ae44c\" class=\"el\">eusartIrDARxFilterEnable<\/a> = EUSART_IRHFCFG_IRHFFILT_ENABLE, \n<br>\n&nbsp;&nbsp;<a href=\"#ggadde221a340145964bba00164dc0410c1a51af0f458e5194a4d72998a2f6fe8a64\" class=\"el\">eusartIrDARxFilterDisable<\/a> = EUSART_IRHFCFG_IRHFFILT_DISABLE\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">IrDA filter enable.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga3f69b05cfda399cf3d4b2ce5ee31ca41\" class=\"el\">EUSART_IrDAPulseWidth_Typedef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga3f69b05cfda399cf3d4b2ce5ee31ca41ac1ef7060ed92c0a71e004c5e5d102d48\" class=\"el\">eusartIrDAPulseWidthOne<\/a> = EUSART_IRHFCFG_IRHFPW_ONE, \n<br>\n&nbsp;&nbsp;<a href=\"#gga3f69b05cfda399cf3d4b2ce5ee31ca41a20b1a38f55e75cd648a0b9dce15cc6f9\" class=\"el\">eusartIrDAPulseWidthTwo<\/a> = EUSART_IRHFCFG_IRHFPW_TWO, \n<br>\n&nbsp;&nbsp;<a href=\"#gga3f69b05cfda399cf3d4b2ce5ee31ca41a70485cc2c92d2807415e0aac57269f4c\" class=\"el\">eusartIrDAPulseWidthThree<\/a> = EUSART_IRHFCFG_IRHFPW_THREE, \n<br>\n&nbsp;&nbsp;<a href=\"#gga3f69b05cfda399cf3d4b2ce5ee31ca41a7d3c9a55699f426b8883c1ffdef6b160\" class=\"el\">eusartIrDAPulseWidthFour<\/a> = EUSART_IRHFCFG_IRHFPW_FOUR\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Pulse width selection for IrDA mode.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga66efbe7a6f23e4d6bde9e64cbca3c320\" class=\"el\">EUSART_PrsTriggerEnable_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga66efbe7a6f23e4d6bde9e64cbca3c320a0aa72bdd280ca6b494321246d47cc31a\" class=\"el\">eusartPrsTriggerDisable<\/a> = 0x0, \n<br>\n&nbsp;&nbsp;<a href=\"#gga66efbe7a6f23e4d6bde9e64cbca3c320a5dcb947c9530ebd022199af9d65f0532\" class=\"el\">eusartPrsTriggerEnableRx<\/a> = EUSART_TRIGCTRL_RXTEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga66efbe7a6f23e4d6bde9e64cbca3c320ac14a1cb704eb7a781a9d1190ee352168\" class=\"el\">eusartPrsTriggerEnableTx<\/a> = EUSART_TRIGCTRL_TXTEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga66efbe7a6f23e4d6bde9e64cbca3c320a35ebefb6d65a6fa33e61060521a46b22\" class=\"el\">eusartPrsTriggerEnableRxTx<\/a> = (EUSART_TRIGCTRL_RXTEN | EUSART_TRIGCTRL_TXTEN)\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">PRS trigger enable.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga4ee33729faa0d0129a95e56ab3e723e9\" class=\"el\">EUSART_InvertIO_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga4ee33729faa0d0129a95e56ab3e723e9aa5b269a14aed2e964200661b4942feb3\" class=\"el\">eusartInvertIODisable<\/a> = (EUSART_CFG0_RXINV_DISABLE | EUSART_CFG0_TXINV_DISABLE), \n<br>\n&nbsp;&nbsp;<a href=\"#gga4ee33729faa0d0129a95e56ab3e723e9acfa44613ea25d5d6f7b6e4287ace9f57\" class=\"el\">eusartInvertRxEnable<\/a> = EUSART_CFG0_RXINV_ENABLE, \n<br>\n&nbsp;&nbsp;<a href=\"#gga4ee33729faa0d0129a95e56ab3e723e9a8518e83bcefeb2b2188df9e09f682282\" class=\"el\">eusartInvertTxEnable<\/a> = EUSART_CFG0_TXINV_ENABLE, \n<br>\n&nbsp;&nbsp;<a href=\"#gga4ee33729faa0d0129a95e56ab3e723e9a486df067024bea4928eb1b78ba0fb33e\" class=\"el\">eusartInvertIOEnable<\/a> = (EUSART_CFG0_RXINV_ENABLE | EUSART_CFG0_TXINV_ENABLE)\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">IO polarity selection.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga4ca70cd7f47ec143e916a45f17009137\" class=\"el\">EUSART_ClockMode_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga4ca70cd7f47ec143e916a45f17009137a12229c61277bd85347ca5384750aebc6\" class=\"el\">eusartClockMode0<\/a> = EUSART_CFG2_CLKPOL_IDLELOW | EUSART_CFG2_CLKPHA_SAMPLELEADING, \n<br>\n&nbsp;&nbsp;<a href=\"#gga4ca70cd7f47ec143e916a45f17009137a35e841a59c54400a5dc60d56f32d8745\" class=\"el\">eusartClockMode1<\/a> = EUSART_CFG2_CLKPOL_IDLELOW | EUSART_CFG2_CLKPHA_SAMPLETRAILING, \n<br>\n&nbsp;&nbsp;<a href=\"#gga4ca70cd7f47ec143e916a45f17009137a74b0232a51eb95238efb68508871707c\" class=\"el\">eusartClockMode2<\/a> = EUSART_CFG2_CLKPOL_IDLEHIGH | EUSART_CFG2_CLKPHA_SAMPLELEADING, \n<br>\n&nbsp;&nbsp;<a href=\"#gga4ca70cd7f47ec143e916a45f17009137a5ecc6d680f2f6602dbba0981a0ebf54e\" class=\"el\">eusartClockMode3<\/a> = EUSART_CFG2_CLKPOL_IDLEHIGH | EUSART_CFG2_CLKPHA_SAMPLETRAILING\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Clock polarity/phase mode.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga639186d1337a8d74fdc7c37f49bd9aaa\" class=\"el\">EUSART_CsPolarity_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga639186d1337a8d74fdc7c37f49bd9aaaa66465d71bc597d90ef023d2a1a0e9ee9\" class=\"el\">eusartCsActiveLow<\/a> = EUSART_CFG2_CSINV_AL, \n<br>\n&nbsp;&nbsp;<a href=\"#gga639186d1337a8d74fdc7c37f49bd9aaaad111dbeddc7624a1b172ce3d387e61f2\" class=\"el\">eusartCsActiveHigh<\/a> = EUSART_CFG2_CSINV_AH\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">Chip select polarity.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga39507daf504276a0e0169fab25504c54\" class=\"el\">EUSART_RxFifoWatermark_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<b>eusartRxFiFoWatermark1Frame<\/b> = EUSART_CFG1_RXFIW_ONEFRAME, \n<br>\n&nbsp;&nbsp;<b>eusartRxFiFoWatermark2Frame<\/b> = EUSART_CFG1_RXFIW_TWOFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartRxFiFoWatermark3Frame<\/b> = EUSART_CFG1_RXFIW_THREEFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartRxFiFoWatermark4Frame<\/b> = EUSART_CFG1_RXFIW_FOURFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartRxFiFoWatermark5Frame<\/b> = EUSART_CFG1_RXFIW_FIVEFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartRxFiFoWatermark6Frame<\/b> = EUSART_CFG1_RXFIW_SIXFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartRxFiFoWatermark7Frame<\/b> = EUSART_CFG1_RXFIW_SEVENFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartRxFiFoWatermark8Frame<\/b> = EUSART_CFG1_RXFIW_EIGHTFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartRxFiFoWatermark9Frame<\/b> = EUSART_CFG1_RXFIW_NINEFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartRxFiFoWatermark10Frame<\/b> = EUSART_CFG1_RXFIW_TENFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartRxFiFoWatermark11Frame<\/b> = EUSART_CFG1_RXFIW_ELEVENFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartRxFiFoWatermark12Frame<\/b> = EUSART_CFG1_RXFIW_TWELVEFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartRxFiFoWatermark13Frame<\/b> = EUSART_CFG1_RXFIW_THIRTEENFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartRxFiFoWatermark14Frame<\/b> = EUSART_CFG1_RXFIW_FOURTEENFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartRxFiFoWatermark15Frame<\/b> = EUSART_CFG1_RXFIW_FIFTEENFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartRxFiFoWatermark16Frame<\/b> = EUSART_CFG1_RXFIW_SIXTEENFRAMES\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">RX FIFO Interrupt ans Status Watermark.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga5db5ce48c21ecc0e0b7b8dd8a74e16af\" class=\"el\">EUSART_TxFifoWatermark_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<b>eusartTxFiFoWatermark1Frame<\/b> = EUSART_CFG1_TXFIW_ONEFRAME, \n<br>\n&nbsp;&nbsp;<b>eusartTxFiFoWatermark2Frame<\/b> = EUSART_CFG1_TXFIW_TWOFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartTxFiFoWatermark3Frame<\/b> = EUSART_CFG1_TXFIW_THREEFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartTxFiFoWatermark4Frame<\/b> = EUSART_CFG1_TXFIW_FOURFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartTxFiFoWatermark5Frame<\/b> = EUSART_CFG1_TXFIW_FIVEFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartTxFiFoWatermark6Frame<\/b> = EUSART_CFG1_TXFIW_SIXFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartTxFiFoWatermark7Frame<\/b> = EUSART_CFG1_TXFIW_SEVENFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartTxFiFoWatermark8Frame<\/b> = EUSART_CFG1_TXFIW_EIGHTFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartTxFiFoWatermark9Frame<\/b> = EUSART_CFG1_TXFIW_NINEFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartTxFiFoWatermark10Frame<\/b> = EUSART_CFG1_TXFIW_TENFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartTxFiFoWatermark11Frame<\/b> = EUSART_CFG1_TXFIW_ELEVENFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartTxFiFoWatermark12Frame<\/b> = EUSART_CFG1_TXFIW_TWELVEFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartTxFiFoWatermark13Frame<\/b> = EUSART_CFG1_TXFIW_THIRTEENFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartTxFiFoWatermark14Frame<\/b> = EUSART_CFG1_TXFIW_FOURTEENFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartTxFiFoWatermark15Frame<\/b> = EUSART_CFG1_TXFIW_FIFTEENFRAMES, \n<br>\n&nbsp;&nbsp;<b>eusartTxFiFoWatermark16Frame<\/b> = EUSART_CFG1_TXFIW_SIXTEENFRAMES\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">TX FIFO Interrupt and Status Watermark.  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#ga16b02cbbe9e19ed5e128234e56d3c6aa\" class=\"el\">EUSART_DaliTxDatabits_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa7016d7710515017d8fddaf3f1c6fca80\" class=\"el\">eusartDaliTxDataBits8<\/a> = EUSART_DALICFG_DALITXDATABITS_EIGHT, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa0fec8855a59a3ddd9d46c363281a677c\" class=\"el\">eusartDaliTxDataBits9<\/a> = EUSART_DALICFG_DALITXDATABITS_NINE, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa1a9d17144196a2ad2b87947fc16686cb\" class=\"el\">eusartDaliTxDataBits10<\/a> = EUSART_DALICFG_DALITXDATABITS_TEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa6c27caf1359d64b8d08f9d059f64e580\" class=\"el\">eusartDaliTxDataBits11<\/a> = EUSART_DALICFG_DALITXDATABITS_ELEVEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa4edf1596194360255052aa83c29ca3eb\" class=\"el\">eusartDaliTxDataBits12<\/a> = EUSART_DALICFG_DALITXDATABITS_TWELVE, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa31ebd0597255f723c0f84443ae8e2415\" class=\"el\">eusartDaliTxDataBits13<\/a> = EUSART_DALICFG_DALITXDATABITS_THIRTEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa1b6fdbfcbba9d39fbab21d4badd6678d\" class=\"el\">eusartDaliTxDataBits14<\/a> = EUSART_DALICFG_DALITXDATABITS_FOURTEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaae888c9c79c839fcbc6181d9e57103c13\" class=\"el\">eusartDaliTxDataBits15<\/a> = EUSART_DALICFG_DALITXDATABITS_FIFTEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa6715c19e008e16782f8a8c59590ff261\" class=\"el\">eusartDaliTxDataBits16<\/a> = EUSART_DALICFG_DALITXDATABITS_SIXTEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa6591bc33ab28ba2894e3f0326f530c3b\" class=\"el\">eusartDaliTxDataBits17<\/a> = EUSART_DALICFG_DALITXDATABITS_SEVENTEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa20d7c3d3e8f53160669be4d3d8977955\" class=\"el\">eusartDaliTxDataBits18<\/a> = EUSART_DALICFG_DALITXDATABITS_EIGHTEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa45333b24e17374335c8d67d2e840653f\" class=\"el\">eusartDaliTxDataBits19<\/a> = EUSART_DALICFG_DALITXDATABITS_NINETEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaabcee8b59bc91d3ab00c872ebe82a167c\" class=\"el\">eusartDaliTxDataBits20<\/a> = EUSART_DALICFG_DALITXDATABITS_TWENTY, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa4c6a2758e12a12a4908c415fab8e8ce7\" class=\"el\">eusartDaliTxDataBits21<\/a> = EUSART_DALICFG_DALITXDATABITS_TWENTYONE, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaacd5bcda4dbd5d7d307c783ebb1242031\" class=\"el\">eusartDaliTxDataBits22<\/a> = EUSART_DALICFG_DALITXDATABITS_TWENTYTWO, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaacd3f367652454e37c0dfa5bf861921cf\" class=\"el\">eusartDaliTxDataBits23<\/a> = EUSART_DALICFG_DALITXDATABITS_TWENTYEIGHT, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaab515cc5defd9d194c6a3590622c7d824\" class=\"el\">eusartDaliTxDataBits24<\/a> = EUSART_DALICFG_DALITXDATABITS_TWENTYFOUR, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa95a53eb8857f416dda577822535e59a9\" class=\"el\">eusartDaliTxDataBits25<\/a> = EUSART_DALICFG_DALITXDATABITS_TWENTYFIVE, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa3609d6f2670b0aba756a9fd673d3eb58\" class=\"el\">eusartDaliTxDataBits26<\/a> = EUSART_DALICFG_DALITXDATABITS_TWENTYSIX, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa73c5f202b7c5ccd4272eee2eaf90bff8\" class=\"el\">eusartDaliTxDataBits27<\/a> = EUSART_DALICFG_DALITXDATABITS_TWENTYSEVEN, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa0386de1c10c2903f177bea8b028fdb14\" class=\"el\">eusartDaliTxDataBits28<\/a> = EUSART_DALICFG_DALITXDATABITS_TWENTYEIGHT, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa5368ce61f585dc42bbaa9b372b2fda95\" class=\"el\">eusartDaliTxDataBits29<\/a> = EUSART_DALICFG_DALITXDATABITS_TWENTYNINE, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa3637e60069ec054ec46850fdd21db263\" class=\"el\">eusartDaliTxDataBits30<\/a> = EUSART_DALICFG_DALITXDATABITS_THIRTY, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa1e7900f7f84058e29e1d5cf943b9ebd9\" class=\"el\">eusartDaliTxDataBits31<\/a> = EUSART_DALICFG_DALITXDATABITS_THIRTYONE, \n<br>\n&nbsp;&nbsp;<a href=\"#gga16b02cbbe9e19ed5e128234e56d3c6aaa73507e3dbaec29b1f568572d309e728f\" class=\"el\">eusartDaliTxDataBits32<\/a> = EUSART_DALICFG_DALITXDATABITS_THIRTYTWO\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">DALI TX databits (8-32).  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<tr class=\"memitem\"><td class=\"memItemLeft\" align=\"right\" valign=\"top\">enum &nbsp;<\/td><td class=\"memItemRight\" valign=\"bottom\"><a href=\"#gae671266e339e74488e64fb3faab37fbd\" class=\"el\">EUSART_DaliRxDatabits_TypeDef<\/a> { <br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda9a79a518e79087b1e72dfa06a6d337ca\" class=\"el\">eusartDaliRxDataBits8<\/a> = EUSART_DALICFG_DALIRXDATABITS_EIGHT, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda8bb95c292ecc5f989d341d2e53568193\" class=\"el\">eusartDaliRxDataBits9<\/a> = EUSART_DALICFG_DALIRXDATABITS_NINE, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbdad77b729acc0ce6b35eb30e279f157279\" class=\"el\">eusartDaliRxDataBits10<\/a> = EUSART_DALICFG_DALIRXDATABITS_TEN, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda97275edfa54a4c9134f6c2162a836e22\" class=\"el\">eusartDaliRxDataBits11<\/a> = EUSART_DALICFG_DALIRXDATABITS_ELEVEN, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda1c9bde811b79e55aa2b5ebd3096dc8cd\" class=\"el\">eusartDaliRxDataBits12<\/a> = EUSART_DALICFG_DALIRXDATABITS_TWELVE, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda981678ee51831b473d75f7f3cc10db37\" class=\"el\">eusartDaliRxDataBits13<\/a> = EUSART_DALICFG_DALIRXDATABITS_THIRTEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbdabe918160d96a5870f8951712fbb0ca68\" class=\"el\">eusartDaliRxDataBits14<\/a> = EUSART_DALICFG_DALIRXDATABITS_FOURTEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda6986918eba00b0bf3e28968d82b938ba\" class=\"el\">eusartDaliRxDataBits15<\/a> = EUSART_DALICFG_DALIRXDATABITS_FIFTEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbdabe2e17f5f3f52b5dfe4cdc635833b6e7\" class=\"el\">eusartDaliRxDataBits16<\/a> = EUSART_DALICFG_DALIRXDATABITS_SIXTEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda55fb62d8624a8339788829ec40bd627d\" class=\"el\">eusartDaliRxDataBits17<\/a> = EUSART_DALICFG_DALIRXDATABITS_SEVENTEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda0ec64986784733d77b03079e2d819759\" class=\"el\">eusartDaliRxDataBits18<\/a> = EUSART_DALICFG_DALIRXDATABITS_EIGHTEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda6376f7610ee273be57b3f495439e911b\" class=\"el\">eusartDaliRxDataBits19<\/a> = EUSART_DALICFG_DALIRXDATABITS_NINETEEN, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda9627fb90186630b7c7c45c4b45655351\" class=\"el\">eusartDaliRxDataBits20<\/a> = EUSART_DALICFG_DALIRXDATABITS_TWENTY, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda2d3299e7428d2eee6e16dcc7e6830e4f\" class=\"el\">eusartDaliRxDataBits21<\/a> = EUSART_DALICFG_DALIRXDATABITS_TWENTYONE, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda5a8e3876c338b7f5bfa6f28ef68f0335\" class=\"el\">eusartDaliRxDataBits22<\/a> = EUSART_DALICFG_DALIRXDATABITS_TWENTYTWO, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda4ad7d4b769db6535ccb28e8ebb8edd80\" class=\"el\">eusartDaliRxDataBits23<\/a> = EUSART_DALICFG_DALIRXDATABITS_TWENTYEIGHT, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda8193a0b9ee968066856a2fc9852179e3\" class=\"el\">eusartDaliRxDataBits24<\/a> = EUSART_DALICFG_DALIRXDATABITS_TWENTYFOUR, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda88e1b84a9b9215568118513da6c8d5b7\" class=\"el\">eusartDaliRxDataBits25<\/a> = EUSART_DALICFG_DALIRXDATABITS_TWENTYFIVE, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbdab885a132bf2bbad5cf33c18f25976370\" class=\"el\">eusartDaliRxDataBits26<\/a> = EUSART_DALICFG_DALIRXDATABITS_TWENTYSIX, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbdacb557e639f0deb2b0326175b59bdb2b7\" class=\"el\">eusartDaliRxDataBits27<\/a> = EUSART_DALICFG_DALIRXDATABITS_TWENTYSEVEN, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda7185dea0d767f2410f6caaaa811d1df9\" class=\"el\">eusartDaliRxDataBits28<\/a> = EUSART_DALICFG_DALIRXDATABITS_TWENTYEIGHT, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda54ccf0b8bd17c88ad1db53a99a02515b\" class=\"el\">eusartDaliRxDataBits29<\/a> = EUSART_DALICFG_DALIRXDATABITS_TWENTYNINE, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda337870e098d9b36ce994114d3241f7ae\" class=\"el\">eusartDaliRxDataBits30<\/a> = EUSART_DALICFG_DALIRXDATABITS_THIRTY, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda3b6a41d21dfa7fb73ca17fd8fb51318a\" class=\"el\">eusartDaliRxDataBits31<\/a> = EUSART_DALICFG_DALIRXDATABITS_THIRTYONE, \n<br>\n&nbsp;&nbsp;<a href=\"#ggae671266e339e74488e64fb3faab37fbda7d8312cdf11a544a6811793f2a8c2d4b\" class=\"el\">eusartDaliRxDataBits32<\/a> = EUSART_DALICFG_DALIRXDATABITS_THIRTYTWO\n<br>\n }<\/td><\/tr>\n<tr class=\"memdesc\"><td class=\"mdescLeft\">&nbsp;<\/td><td class=\"mdescRight\">DALI RX databits (8-32).  <br><\/td><\/tr>\n<tr class=\"separator\"><td class=\"memSeparator\" colspan=\"2\">&nbsp;<\/td><\/tr>\n<\/tbody><\/table>\n<h2 class=\"groupheader\">Function Documentation<\/h2>\n<a id=\"ga3da74984abbd5cff45e0fc462c50bc18\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga3da74984abbd5cff45e0fc462c50bc18\">&nbsp;<\/a><\/span>EUSART_UartInitHf()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_UartInitHf <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">const <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-uart-init-type-def\" class=\"el\" target=\"_blank\">EUSART_UartInit_TypeDef<\/a> *&nbsp;<\/td>\n          <td class=\"paramname\"><code>init&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Initialize EUSART when used in UART mode with the high frequency clock. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block. <\/td><\/tr>\n    <tr><td class=\"paramname\"><code>init<\/code><\/td><td>A pointer to the initialization structure.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<p>Initialize EUSART when used in UART mode with the high frequency clock. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga5228105d206ac3c0ad030ed61afbcdbf\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga5228105d206ac3c0ad030ed61afbcdbf\">&nbsp;<\/a><\/span>EUSART_UartInitLf()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_UartInitLf <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">const <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-uart-init-type-def\" class=\"el\" target=\"_blank\">EUSART_UartInit_TypeDef<\/a> *&nbsp;<\/td>\n          <td class=\"paramname\"><code>init&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Initialize EUSART when used in UART mode with the low frequency clock. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block. <\/td><\/tr>\n    <tr><td class=\"paramname\"><code>init<\/code><\/td><td>A pointer to the initialization structure.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<p>Initialize EUSART when used in UART mode with the low frequency clock.<\/p>\n<dl class=\"section note\"><dt>Note<\/dt><dd>(1) When EUSART oversampling is set to eusartOVS0 (Disable), the peripheral clock frequency must be at least three times higher than the chosen baud rate. In LF, max input clock is 32768 (LFXO or LFRCO), thus 32768 / 3 ~ 9600 baudrate. <\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"gafbb6096038bdfb8c3e0576dc0f0d7435\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gafbb6096038bdfb8c3e0576dc0f0d7435\">&nbsp;<\/a><\/span>EUSART_IrDAInit()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_IrDAInit <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">const <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-ir-d-a-init-type-def\" class=\"el\" target=\"_blank\">EUSART_IrDAInit_TypeDef<\/a> *&nbsp;<\/td>\n          <td class=\"paramname\"><code>irdaInit&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Initialize EUSART when used in IrDA mode with the high or low frequency clock. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block. <\/td><\/tr>\n    <tr><td class=\"paramname\"><code>irdaInit<\/code><\/td><td>A pointer to the initialization structure.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<p>Initialize EUSART when used in IrDA mode with the high or low frequency clock. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga564e14c0f639ed284d3b0fd75ec22a5b\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga564e14c0f639ed284d3b0fd75ec22a5b\">&nbsp;<\/a><\/span>EUSART_SpiInit()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_SpiInit <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\"><a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-spi-init-type-def\" class=\"el\" target=\"_blank\">EUSART_SpiInit_TypeDef<\/a> const *&nbsp;<\/td>\n          <td class=\"paramname\"><code>init&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Initialize EUSART when used in SPI mode. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block. <\/td><\/tr>\n    <tr><td class=\"paramname\"><code>init<\/code><\/td><td>A pointer to the initialization structure.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<p>Initialize EUSART when used in SPI mode. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"gaa18b3d61f1c1e3595002fcade4720c3c\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gaa18b3d61f1c1e3595002fcade4720c3c\">&nbsp;<\/a><\/span>EUSART_DaliInit()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_DaliInit <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">const <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-dali-init-type-def\" class=\"el\" target=\"_blank\">EUSART_DaliInit_TypeDef<\/a> *&nbsp;<\/td>\n          <td class=\"paramname\"><code>daliInit&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Initialize EUSART when used in DALI mode with the high or low frequency clock. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block. <\/td><\/tr>\n    <tr><td class=\"paramname\"><code>daliInit<\/code><\/td><td>A pointer to the initialization structure.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<p>Initialize EUSART when used in DALI mode with the high or low frequency clock.<\/p>\n<dl class=\"section note\"><dt>Note<\/dt><dd>(1) When EUSART oversampling is set to eusartOVS0 (Disable), the peripheral clock frequency must be at least three times higher than the chosen baud rate. In LF, max input clock is 32768 (LFXO or LFRCO), thus 32768 / 3 ~ 9600 baudrate. <\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga2d02ea43603423ed1c3c6bb148f39f52\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga2d02ea43603423ed1c3c6bb148f39f52\">&nbsp;<\/a><\/span>EUSART_Reset()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_Reset <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Configure EUSART to its reset state. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<p>Configure EUSART to its reset state. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga993419136336fd4bc8c1768440469032\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga993419136336fd4bc8c1768440469032\">&nbsp;<\/a><\/span>EUSART_Enable()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_Enable <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\"><a href=\"#gafbe5da2b4eba00b9ea2543db65c124f5\" class=\"el\">EUSART_Enable_TypeDef<\/a>&nbsp;<\/td>\n          <td class=\"paramname\"><code>enable&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Enable/disable EUSART receiver and/or transmitter. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block. <\/td><\/tr>\n    <tr><td class=\"paramname\"><code>enable<\/code><\/td><td>Select the status for the receiver and transmitter.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<p>Enable/disable EUSART receiver and/or transmitter. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga55f9ef384f844187c25d6e9e39a95dfd\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga55f9ef384f844187c25d6e9e39a95dfd\">&nbsp;<\/a><\/span>EUSART_Rx()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint8_t EUSART_Rx <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Receive one 8 bit frame, (or part of 9 bit frame). <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section note\"><dt>Note<\/dt><dd>This function is normally used to receive one frame when operating with frame length of 8 bits. See <a href=\"#gae3519bc11a21e7a30192f3f363c5f83b\" class=\"el\" title=\"Receive one 8-16 bit frame with extended information.\">EUSART_RxExt()<\/a> for reception of 9 bit frames. Notice that possible parity/stop bits are not considered a part of the specified frame bit length. <\/dd>\n<dd>\nThis function will stall if buffer is empty until data is received.<\/dd><\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>Data received.<\/dd><\/dl>\n<p>Receive one 8 bit frame, (or part of 9 bit frame). <\/p>\n\n<\/div>\n<\/div>\n<a id=\"gae3519bc11a21e7a30192f3f363c5f83b\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gae3519bc11a21e7a30192f3f363c5f83b\">&nbsp;<\/a><\/span>EUSART_RxExt()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint16_t EUSART_RxExt <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Receive one 8-16 bit frame with extended information. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section note\"><dt>Note<\/dt><dd>This function is normally used to receive one frame and additional RX status information. <\/dd>\n<dd>\nThis function will stall if buffer is empty until data is received.<\/dd><\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>Data received and receive status.<\/dd><\/dl>\n<p>Receive one 8-16 bit frame with extended information. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga94aff5468f63d0262f8b1d92ee8e2bbb\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga94aff5468f63d0262f8b1d92ee8e2bbb\">&nbsp;<\/a><\/span>EUSART_Tx()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_Tx <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">uint8_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>data&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Transmit one frame. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block. <\/td><\/tr>\n    <tr><td class=\"paramname\"><code>data<\/code><\/td><td>Data to transmit.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section note\"><dt>Note<\/dt><dd>Depending on the frame length configuration, 8 (least significant) bits from <code>data<\/code> are transmitted. If the frame length is 9, 8 bits are transmitted from <code>data<\/code>. See <a href=\"#gad6800cb89a83bbdc9c0cca674c5028bd\" class=\"el\" title=\"Transmit one 8-9 bit frame with extended control.\">EUSART_TxExt()<\/a> for transmitting 9 bit frame with full control of all 9 bits. <\/dd>\n<dd>\nThis function will stall if the 4 frame FIFO is full, until the buffer becomes available.<\/dd><\/dl>\n<p>Transmit one frame. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"gad6800cb89a83bbdc9c0cca674c5028bd\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gad6800cb89a83bbdc9c0cca674c5028bd\">&nbsp;<\/a><\/span>EUSART_TxExt()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_TxExt <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">uint16_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>data&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Transmit one 8-9 bit frame with extended control. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block. <\/td><\/tr>\n    <tr><td class=\"paramname\"><code>data<\/code><\/td><td>Data to transmit.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section note\"><dt>Note<\/dt><dd>Possible parity/stop bits in asynchronous mode are not considered part of a specified frame bit length. <\/dd>\n<dd>\nThis function will stall if buffer is full until the buffer becomes available.<\/dd><\/dl>\n<p>Transmit one 8-9 bit frame with extended control. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga5f7b792a6567b7102647ef5f3ed29138\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga5f7b792a6567b7102647ef5f3ed29138\">&nbsp;<\/a><\/span>EUSART_Spi_TxRx()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint16_t EUSART_Spi_TxRx <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">uint16_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>data&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Transmit one 8-16 bit frame and return received data. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block. <\/td><\/tr>\n    <tr><td class=\"paramname\"><code>data<\/code><\/td><td>Data to transmit.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>Data received and receive status.<\/dd><\/dl>\n<dl class=\"section note\"><dt>Note<\/dt><dd>SPI master mode only. <\/dd>\n<dd>\nThis function will stall if the TX buffer is full until the buffer becomes available.<\/dd><\/dl>\n<p>Transmit one 8-16 bit frame and return received data. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga7fa4a28fd8abc03333f323bcf2082c00\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga7fa4a28fd8abc03333f323bcf2082c00\">&nbsp;<\/a><\/span>EUSART_Dali_Tx()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_Dali_Tx <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">uint32_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>data&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Transmit one DALI frame. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block. <\/td><\/tr>\n    <tr><td class=\"paramname\"><code>data<\/code><\/td><td>Data to transmit.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section note\"><dt>Note<\/dt><dd>Depending on the TXdatabits configuration, N (least significant) bits from <code>data<\/code> are transmitted. <\/dd>\n<dd>\nThis function will stall if the 16 frame FIFO is full, until the buffer becomes available.<\/dd><\/dl>\n<p>Transmit one DALI frame. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"gabbdd11bf32249ae0bc331acf6d03e5e2\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gabbdd11bf32249ae0bc331acf6d03e5e2\">&nbsp;<\/a><\/span>EUSART_Dali_Rx()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint32_t EUSART_Dali_Rx <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Receive one 8-32 bit DALI frame. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section note\"><dt>Note<\/dt><dd>This function is normally used to receive one DALI frame (RXdatabits). <\/dd>\n<dd>\nThis function will stall if the 16 frame FIFO is empty until new data is received.<\/dd><\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>Data received. Depending on the RXdatabits configuration, N (least significant) bits are returned.<\/dd><\/dl>\n<p>Receive one 8-32 bit DALI frame. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga859637c0b184da5b66727bfd297f3fe5\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga859637c0b184da5b66727bfd297f3fe5\">&nbsp;<\/a><\/span>EUSART_BaudrateSet()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_BaudrateSet <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">uint32_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>refFreq, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">uint32_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>baudrate&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Configure the baudrate (or as close as possible to a specified baudrate). <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block. <\/td><\/tr>\n    <tr><td class=\"paramname\"><code>refFreq<\/code><\/td><td>The EUSART reference clock frequency in Hz that will be used. If set to 0, the currently configured peripheral clock is used. <\/td><\/tr>\n    <tr><td class=\"paramname\"><code>baudrate<\/code><\/td><td>A baudrate to try to achieve.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<p>Configure the baudrate (or as close as possible to a specified baudrate).<\/p>\n<dl class=\"section note\"><dt>Note<\/dt><dd>(1) When the oversampling is disabled, the peripheral clock frequency must be at least three times higher than the chosen baud rate. <\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"gabd19bde27ec19bb99c3def87b22bf10d\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gabd19bde27ec19bb99c3def87b22bf10d\">&nbsp;<\/a><\/span>EUSART_BaudrateGet()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint32_t EUSART_BaudrateGet <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Get the current baudrate. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>The current baudrate.<\/dd><\/dl>\n<p>Get the current baudrate. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"gab6e6741613728977fa09dbc94871391c\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gab6e6741613728977fa09dbc94871391c\">&nbsp;<\/a><\/span>EUSART_RxBlock()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_RxBlock <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\"><a href=\"#ga19f40fb95e6ab905ccf03c8344ecc9ce\" class=\"el\">EUSART_BlockRx_TypeDef<\/a>&nbsp;<\/td>\n          <td class=\"paramname\"><code>enable&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Enable/Disable reception operation until the configured start frame is received. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block. <\/td><\/tr>\n    <tr><td class=\"paramname\"><code>enable<\/code><\/td><td>Select the receiver blocking status.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<p>Enable/Disable reception operation until the configured start frame is received. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga01af81680a203bf10b52b8a518db17b2\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga01af81680a203bf10b52b8a518db17b2\">&nbsp;<\/a><\/span>EUSART_TxTristateSet()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_TxTristateSet <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\"><a href=\"#ga4c231d14cad6d3cfe3ffbf1f82f4845b\" class=\"el\">EUSART_TristateTx_TypeDef<\/a>&nbsp;<\/td>\n          <td class=\"paramname\"><code>enable&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Enable/Disable the tristating of the transmitter output. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block. <\/td><\/tr>\n    <tr><td class=\"paramname\"><code>enable<\/code><\/td><td>Select the transmitter tristate status.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<p>Enable/Disable the tristating of the transmitter output. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga25123ddcd56267ae824c28a66ddea654\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga25123ddcd56267ae824c28a66ddea654\">&nbsp;<\/a><\/span>EUSART_PrsTriggerEnable()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_PrsTriggerEnable <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">const <a href=\"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/struct-e-u-s-a-r-t-prs-trigger-init-type-def\" class=\"el\" target=\"_blank\">EUSART_PrsTriggerInit_TypeDef<\/a> *&nbsp;<\/td>\n          <td class=\"paramname\"><code>init&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Initialize the automatic enabling of transmissions and/or reception using the PRS as a trigger. <\/p>\n<dl class=\"section note\"><dt>Note<\/dt><dd>Initialize EUSART with sl_eusart_initHf() or sl_eusart_initLf() before enabling the PRS trigger.<\/dd><\/dl>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block. <\/td><\/tr>\n    <tr><td class=\"paramname\"><code>init<\/code><\/td><td>Pointer to the initialization structure.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<p>Initialize the automatic enabling of transmissions and/or reception using the PRS as a trigger. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga58465ff6a35e577c96dbb0d1cdf41b21\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga58465ff6a35e577c96dbb0d1cdf41b21\">&nbsp;<\/a><\/span>EUSART_StatusGet()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint32_t EUSART_StatusGet <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Get EUSART STATUS register. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>STATUS register value. <\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga8c3096ca6c0fba53ff710fbb6d218a4c\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga8c3096ca6c0fba53ff710fbb6d218a4c\">&nbsp;<\/a><\/span>EUSART_IntClear()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_IntClear <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">uint32_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>flags&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Clear one or more pending EUSART interrupts. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block.<\/td><\/tr>\n    <tr><td class=\"paramname\"><code>flags<\/code><\/td><td>Pending EUSART interrupt source to clear. Use a bitwise logic OR combination of valid interrupt flags for EUSART module (EUSART_IF_nnn). <\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n\n<\/div>\n<\/div>\n<a id=\"gae55b0f2a95b30d1e6118b2e5cb2a51f8\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gae55b0f2a95b30d1e6118b2e5cb2a51f8\">&nbsp;<\/a><\/span>EUSART_IntDisable()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_IntDisable <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">uint32_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>flags&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Disable one or more EUSART interrupts. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block.<\/td><\/tr>\n    <tr><td class=\"paramname\"><code>flags<\/code><\/td><td>Pending EUSART interrupt source to clear. Use a bitwise logic OR combination of valid interrupt flags for EUSART module (EUSART_IF_nnn). <\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga4a4d1010118bb38780eea2d51888de24\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga4a4d1010118bb38780eea2d51888de24\">&nbsp;<\/a><\/span>EUSART_IntEnable()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_IntEnable <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">uint32_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>flags&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Enable one or more EUSART interrupts. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block.<\/td><\/tr>\n    <tr><td class=\"paramname\"><code>flags<\/code><\/td><td>Pending EUSART interrupt source to clear. Use a bitwise logic OR combination of valid interrupt flags for EUSART module (EUSART_IF_nnn). <\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n\n<\/div>\n<\/div>\n<a id=\"gaa1212b65afaaa7327aeac0abeaa7b2f8\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gaa1212b65afaaa7327aeac0abeaa7b2f8\">&nbsp;<\/a><\/span>EUSART_IntGet()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint32_t EUSART_IntGet <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Get pending EUSART interrupt flags. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>Pending EUSART interrupt sources. <\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"ga55c797df179537d9bd0282dc3eac8e68\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga55c797df179537d9bd0282dc3eac8e68\">&nbsp;<\/a><\/span>EUSART_IntGetEnabled()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">uint32_t EUSART_IntGetEnabled <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart<\/code><\/td><td>)<\/td>\n          <td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Get enabled and pending EUSART interrupt flags. <\/p>\n<p>Useful for handling more interrupt sources in the same interrupt handler.<\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block.<\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n<dl class=\"section return\"><dt>Returns<\/dt><dd>Pending and enabled EUSART interrupt sources. <\/dd><\/dl>\n\n<\/div>\n<\/div>\n<a id=\"gae1a6b70ccd909bcb32ffc3e22907c878\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gae1a6b70ccd909bcb32ffc3e22907c878\">&nbsp;<\/a><\/span>EUSART_IntSet()<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n<table class=\"mlabels\">\n  <tbody><tr>\n  <td class=\"mlabels-left\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">void EUSART_IntSet <\/td>\n          <td>(<\/td>\n          <td class=\"paramtype\">EUSART_TypeDef *&nbsp;<\/td>\n          <td class=\"paramname\"><code>eusart, <\/code><\/td>\n        <\/tr>\n        <tr>\n          <td class=\"paramkey\"><\/td>\n          <td><\/td>\n          <td class=\"paramtype\">uint32_t&nbsp;<\/td>\n          <td class=\"paramname\"><code>flags&nbsp;<\/code><\/td>\n        <\/tr>\n        <tr>\n          <td><\/td>\n          <td>)<\/td>\n          <td><\/td><td><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n  <\/td>\n  <td class=\"mlabels-right\">\n<span class=\"mlabels\"><span class=\"mlabel\">inline<\/span><\/span>  <\/td>\n  <\/tr>\n<\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Set one or more pending EUSART interrupts from SW. <\/p>\n<dl class=\"params\"><dt>Parameters<\/dt><dd>\n  <table class=\"params\">\n    <tbody><tr><td class=\"paramname\"><code>eusart<\/code><\/td><td>Pointer to the EUSART peripheral register block.<\/td><\/tr>\n    <tr><td class=\"paramname\"><code>flags<\/code><\/td><td>Interrupt source(s) to set to pending. Use a bitwise logic OR combination of valid interrupt flags for EUSART module (EUSART_IF_nnn). <\/td><\/tr>\n  <\/tbody><\/table>\n  <\/dd>\n<\/dl>\n\n<\/div>\n<\/div>\n<h2 class=\"groupheader\">Macro Definition Documentation<\/h2>\n<a id=\"ga8cdddbb1a32645da4c69e0fbbc015029\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga8cdddbb1a32645da4c69e0fbbc015029\">&nbsp;<\/a><\/span>EUSART_UART_INIT_DEFAULT_HF<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define EUSART_UART_INIT_DEFAULT_HF<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">  {                                                                                                   \\<\/div>\n<div class=\"line\">    eusartEnable,              <span class=\"comment\">/* Enable RX/TX when initialization completed. */<\/span>                      \\<\/div>\n<div class=\"line\">    0,                         <span class=\"comment\">/* Use current configured reference clock for configuring baud rate.*/<\/span> \\<\/div>\n<div class=\"line\">    115200,                    <span class=\"comment\">/* 115200 bits/s. */<\/span>                                                   \\<\/div>\n<div class=\"line\">    eusartOVS16,               <span class=\"comment\">/* Oversampling x16. */<\/span>                                                \\<\/div>\n<div class=\"line\">    eusartDataBits8,           <span class=\"comment\">/* 8 data bits. */<\/span>                                                     \\<\/div>\n<div class=\"line\">    eusartNoParity,            <span class=\"comment\">/* No parity. */<\/span>                                                       \\<\/div>\n<div class=\"line\">    eusartStopbits1,           <span class=\"comment\">/* 1 stop bit. */<\/span>                                                      \\<\/div>\n<div class=\"line\">    eusartMajorityVoteEnable,  <span class=\"comment\">/* Majority vote enabled. */<\/span>                                           \\<\/div>\n<div class=\"line\">    eusartLoopbackDisable,     <span class=\"comment\">/* Loop back disabled. */<\/span>                                              \\<\/div>\n<div class=\"line\">    NULL,                      <span class=\"comment\">/* Default advanced settings. */<\/span>                                       \\<\/div>\n<div class=\"line\">  }<\/div>\n<\/div><!-- fragment -->\n<p>Default configuration for EUSART initialization structure in UART mode with high-frequency clock. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"gae8330051e1b1b2032d6b3970f53bb75b\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gae8330051e1b1b2032d6b3970f53bb75b\">&nbsp;<\/a><\/span>EUSART_DEFAULT_START_FRAME<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define EUSART_DEFAULT_START_FRAME&nbsp;&nbsp;&nbsp;0x00u<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Default start frame configuration, i.e. feature disabled. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"gafb724dad38ce272c47af29d8e3e7c837\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gafb724dad38ce272c47af29d8e3e7c837\">&nbsp;<\/a><\/span>EUSART_ADVANCED_INIT_DEFAULT<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define EUSART_ADVANCED_INIT_DEFAULT<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">  {                                                                                          \\<\/div>\n<div class=\"line\">    eusartHwFlowControlNone,        <span class=\"comment\">/* Flow control disabled. */<\/span>                             \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* Collision detection disabled. */<\/span>                      \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* Data is sent with the least significant bit first. */<\/span> \\<\/div>\n<div class=\"line\">    eusartInvertIODisable,          <span class=\"comment\">/* RX and TX signal active high. */<\/span>                      \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* No DMA wake up on reception. */<\/span>                       \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* No DMA wake up on transmission. */<\/span>                    \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* Halt DMA on error disabled. */<\/span>                        \\<\/div>\n<div class=\"line\">    EUSART_DEFAULT_START_FRAME,     <span class=\"comment\">/* No start frame.  */<\/span>                                   \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* TX auto tristate disabled. */<\/span>                         \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* Do not use PRS signal as RX signal.*/<\/span>                 \\<\/div>\n<div class=\"line\">    (<a href=\"#gaff6c359a50a647ed28dc7b07bb2c0deb\" class=\"code\">EUSART_PrsChannel_TypeDef<\/a>) 0u, <span class=\"comment\">/* EUSART RX connected to prs channel 0. */<\/span>              \\<\/div>\n<div class=\"line\">    <span class=\"keyword\">false<\/span>,                          <span class=\"comment\">/* Multiprocessor mode disabled. */<\/span>                      \\<\/div>\n<div class=\"line\">    <span class=\"keyword\">false<\/span>,                          <span class=\"comment\">/* Multiprocessor address bit : 0.*/<\/span>                     \\<\/div>\n<div class=\"line\">  }<\/div>\n<\/div><!-- fragment -->\n<p>Default configuration for EUSART advanced initialization structure. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga4221c57b3a7f200c488f78ff7c7f003f\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga4221c57b3a7f200c488f78ff7c7f003f\">&nbsp;<\/a><\/span>EUSART_UART_INIT_DEFAULT_LF<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define EUSART_UART_INIT_DEFAULT_LF<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">  {                                                                                                    \\<\/div>\n<div class=\"line\">    eusartEnable,               <span class=\"comment\">/* Enable RX/TX when initialization completed. */<\/span>                      \\<\/div>\n<div class=\"line\">    0,                          <span class=\"comment\">/* Use current configured reference clock for configuring baud rate.*/<\/span> \\<\/div>\n<div class=\"line\">    9600,                       <span class=\"comment\">/* 9600 bits/s. */<\/span>                                                     \\<\/div>\n<div class=\"line\">    eusartOVS0,                 <span class=\"comment\">/* Oversampling disabled. */<\/span>                                           \\<\/div>\n<div class=\"line\">    eusartDataBits8,            <span class=\"comment\">/* 8 data bits. */<\/span>                                                     \\<\/div>\n<div class=\"line\">    eusartNoParity,             <span class=\"comment\">/* No parity. */<\/span>                                                       \\<\/div>\n<div class=\"line\">    eusartStopbits1,            <span class=\"comment\">/* 1 stop bit. */<\/span>                                                      \\<\/div>\n<div class=\"line\">    eusartMajorityVoteDisable,  <span class=\"comment\">/* Majority vote enabled. */<\/span>                                           \\<\/div>\n<div class=\"line\">    eusartLoopbackDisable,      <span class=\"comment\">/* Loop back disabled. */<\/span>                                              \\<\/div>\n<div class=\"line\">    NULL,                       <span class=\"comment\">/* Default advanced settings. */<\/span>                                       \\<\/div>\n<div class=\"line\">  }<\/div>\n<\/div><!-- fragment -->\n<p>Default configuration for EUSART initialization structure in UART mode with low-frequency clock. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga5c6c18217fcd9672c86206fcd9bf42e9\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga5c6c18217fcd9672c86206fcd9bf42e9\">&nbsp;<\/a><\/span>EUSART_IRDA_INIT_DEFAULT_HF<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define EUSART_IRDA_INIT_DEFAULT_HF<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">  {                                                                          \\<\/div>\n<div class=\"line\">    EUSART_UART_INIT_DEFAULT_HF, <span class=\"comment\">/* Default high frequency configuration. */<\/span> \\<\/div>\n<div class=\"line\">    false,                       <span class=\"comment\">/* Disable IrDA low frequency mode. */<\/span>      \\<\/div>\n<div class=\"line\">    eusartIrDARxFilterDisable,   <span class=\"comment\">/* RX Filter disabled. */<\/span>                   \\<\/div>\n<div class=\"line\">    eusartIrDAPulseWidthOne,     <span class=\"comment\">/* Pulse width is set to 1/16. */<\/span>           \\<\/div>\n<div class=\"line\">  }<\/div>\n<\/div><!-- fragment -->\n<p>Default configuration for EUSART initialization structure in IrDA mode with high-frequency clock. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga63af02cf99c1d102ef6ffaa7fa58191a\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga63af02cf99c1d102ef6ffaa7fa58191a\">&nbsp;<\/a><\/span>EUSART_IRDA_INIT_DEFAULT_LF<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define EUSART_IRDA_INIT_DEFAULT_LF<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">  {                                                                                                      \\<\/div>\n<div class=\"line\">    {                                                                                                    \\<\/div>\n<div class=\"line\">      eusartEnableRx,             <span class=\"comment\">/* Enable RX when initialization completed (TX not allowed). */<\/span>        \\<\/div>\n<div class=\"line\">      0,                          <span class=\"comment\">/* Use current configured reference clock for configuring baud rate.*/<\/span> \\<\/div>\n<div class=\"line\">      9600,                       <span class=\"comment\">/* 9600 bits/s. */<\/span>                                                     \\<\/div>\n<div class=\"line\">      eusartOVS0,                 <span class=\"comment\">/* Oversampling disabled. */<\/span>                                           \\<\/div>\n<div class=\"line\">      eusartDataBits8,            <span class=\"comment\">/* 8 data bits. */<\/span>                                                     \\<\/div>\n<div class=\"line\">      eusartNoParity,             <span class=\"comment\">/* No parity. */<\/span>                                                       \\<\/div>\n<div class=\"line\">      eusartStopbits1,            <span class=\"comment\">/* 1 stop bit. */<\/span>                                                      \\<\/div>\n<div class=\"line\">      eusartMajorityVoteDisable,  <span class=\"comment\">/* Majority vote enabled. */<\/span>                                           \\<\/div>\n<div class=\"line\">      eusartLoopbackDisable,      <span class=\"comment\">/* Loop back disabled. */<\/span>                                              \\<\/div>\n<div class=\"line\">      NULL,                       <span class=\"comment\">/* Default advanced settings. */<\/span>                                       \\<\/div>\n<div class=\"line\">    },                                                                                                   \\<\/div>\n<div class=\"line\">    true,                         <span class=\"comment\">/* Enable IrDA low frequency mode. */<\/span>                                  \\<\/div>\n<div class=\"line\">    eusartIrDARxFilterDisable,    <span class=\"comment\">/* RX Filter disabled. */<\/span>                                              \\<\/div>\n<div class=\"line\">    eusartIrDAPulseWidthOne,      <span class=\"comment\">/* Pulse width is set to 1. */<\/span>                                         \\<\/div>\n<div class=\"line\">  }<\/div>\n<\/div><!-- fragment -->\n<p>Default configuration for EUSART initialization structure in IrDA mode with low-frequency clock. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga193d85587fbef8afa15c0af1a8544dc8\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga193d85587fbef8afa15c0af1a8544dc8\">&nbsp;<\/a><\/span>EUSART_SPI_ADVANCED_INIT_DEFAULT<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define EUSART_SPI_ADVANCED_INIT_DEFAULT<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">  {                                                                                                             \\<\/div>\n<div class=\"line\">    eusartCsActiveLow,              <span class=\"comment\">/* CS active low. */<\/span>                                                        \\<\/div>\n<div class=\"line\">    eusartInvertIODisable,          <span class=\"comment\">/* RX and TX signal active High. */<\/span>                                         \\<\/div>\n<div class=\"line\">    true,                           <span class=\"comment\">/* AutoCS enabled. */<\/span>                                                       \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* Data is sent with the least significant bit first. */<\/span>                    \\<\/div>\n<div class=\"line\">    0u,                             <span class=\"comment\">/* CS setup time is 0 baud cycles */<\/span>                                        \\<\/div>\n<div class=\"line\">    0u,                             <span class=\"comment\">/* CS hold time is 0 baud cycles */<\/span>                                         \\<\/div>\n<div class=\"line\">    0u,                             <span class=\"comment\">/* Inter-frame time is 0 baud cycles */<\/span>                                     \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* AutoTX disabled. */<\/span>                                                      \\<\/div>\n<div class=\"line\">    0x0000,                         <span class=\"comment\">/* Default transmitted data is 0. */<\/span>                                        \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* No DMA wake up on reception. */<\/span>                                          \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* Do not use PRS signal as RX signal. */<\/span>                                   \\<\/div>\n<div class=\"line\">    (<a href=\"#gaff6c359a50a647ed28dc7b07bb2c0deb\" class=\"code\">EUSART_PrsChannel_TypeDef<\/a>) 0u, <span class=\"comment\">/* EUSART RX tied to prs channel 0. */<\/span>                                      \\<\/div>\n<div class=\"line\">    <span class=\"keyword\">false<\/span>,                          <span class=\"comment\">/* Do not use PRS signal as SCLK signal. */<\/span>                                 \\<\/div>\n<div class=\"line\">    (<a href=\"#gaff6c359a50a647ed28dc7b07bb2c0deb\" class=\"code\">EUSART_PrsChannel_TypeDef<\/a>) 1u, <span class=\"comment\">/* EUSART SCLCK tied to prs channel 1. */<\/span>                                   \\<\/div>\n<div class=\"line\">    eusartRxFiFoWatermark1Frame,    <span class=\"comment\">/* RXFL status/IF set when RX FIFO has at least one frame in it */<\/span>          \\<\/div>\n<div class=\"line\">    eusartTxFiFoWatermark1Frame,    <span class=\"comment\">/* TXFL status/IF set when TX FIFO has space for at least one more frame */<\/span> \\<\/div>\n<div class=\"line\">    true,                           <span class=\"comment\">/* The first byte sent by the slave won't be the default value if a byte is made available \\<\/span><\/div>\n<div class=\"line\"><span class=\"comment\">                                       after chip select is asserted. */<\/span>                                                            \\<\/div>\n<div class=\"line\">    0x04u,                          <span class=\"comment\">/* Setup window before the sampling edge of SCLK at word-boundary to avoid force load error. */<\/span> \\<\/div>\n<div class=\"line\">  }<\/div>\n<\/div><!-- fragment -->\n<p>Default advanced configuration for EUSART initialization structure in SPI mode with high-frequency clock. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga96716780a8591f626f40f1119d95eee7\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga96716780a8591f626f40f1119d95eee7\">&nbsp;<\/a><\/span>EUSART_SPI_MASTER_INIT_DEFAULT_HF<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define EUSART_SPI_MASTER_INIT_DEFAULT_HF<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">  {                                                                                                   \\<\/div>\n<div class=\"line\">    eusartEnable,              <span class=\"comment\">/* Enable RX/TX when initialization completed. */<\/span>                      \\<\/div>\n<div class=\"line\">    0,                         <span class=\"comment\">/* Use current configured reference clock for configuring baud rate.*/<\/span> \\<\/div>\n<div class=\"line\">    10000000,                  <span class=\"comment\">/* 10 Mbits/s. */<\/span>                                                      \\<\/div>\n<div class=\"line\">    eusartDataBits8,           <span class=\"comment\">/* 8 data bits. */<\/span>                                                     \\<\/div>\n<div class=\"line\">    true,                      <span class=\"comment\">/* Master mode enabled. */<\/span>                                             \\<\/div>\n<div class=\"line\">    eusartClockMode0,          <span class=\"comment\">/* Clock idle low, sample on rising edge. */<\/span>                           \\<\/div>\n<div class=\"line\">    eusartLoopbackDisable,     <span class=\"comment\">/* Loop back disabled. */<\/span>                                              \\<\/div>\n<div class=\"line\">    NULL,                      <span class=\"comment\">/* Default advanced settings. */<\/span>                                       \\<\/div>\n<div class=\"line\">  }<\/div>\n<\/div><!-- fragment -->\n<p>Default configuration for EUSART initialization structure in SPI master mode with high-frequency clock. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"gafb06c2b703be2fd79dc8a89e9df20fc9\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gafb06c2b703be2fd79dc8a89e9df20fc9\">&nbsp;<\/a><\/span>EUSART_SPI_SLAVE_INIT_DEFAULT_HF<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define EUSART_SPI_SLAVE_INIT_DEFAULT_HF<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">  {                                                                                                   \\<\/div>\n<div class=\"line\">    eusartEnable,              <span class=\"comment\">/* Enable RX/TX when initialization completed. */<\/span>                      \\<\/div>\n<div class=\"line\">    0,                         <span class=\"comment\">/* Use current configured reference clock for configuring baud rate.*/<\/span> \\<\/div>\n<div class=\"line\">    10000000,                  <span class=\"comment\">/* 10 Mbits/s. */<\/span>                                                      \\<\/div>\n<div class=\"line\">    eusartDataBits8,           <span class=\"comment\">/* 8 data bits. */<\/span>                                                     \\<\/div>\n<div class=\"line\">    false,                     <span class=\"comment\">/* Master mode enabled. */<\/span>                                             \\<\/div>\n<div class=\"line\">    eusartClockMode0,          <span class=\"comment\">/* Clock idle low, sample on rising edge. */<\/span>                           \\<\/div>\n<div class=\"line\">    eusartLoopbackDisable,     <span class=\"comment\">/* Loop back disabled. */<\/span>                                              \\<\/div>\n<div class=\"line\">    NULL,                      <span class=\"comment\">/* Default advanced settings. */<\/span>                                       \\<\/div>\n<div class=\"line\">  }<\/div>\n<\/div><!-- fragment -->\n<p>Default configuration for EUSART initialization structure in SPI slave mode with high-frequency clock. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga104deae94875f80df92e69d49f974a06\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga104deae94875f80df92e69d49f974a06\">&nbsp;<\/a><\/span>EUSART_ADVANCED_DALI_INIT_DEFAULT<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define EUSART_ADVANCED_DALI_INIT_DEFAULT<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">  {                                                                                         \\<\/div>\n<div class=\"line\">    eusartHwFlowControlNone,        <span class=\"comment\">/* Flow control disabled. */<\/span>                            \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* Collision detection disabled. */<\/span>                     \\<\/div>\n<div class=\"line\">    true,                           <span class=\"comment\">/* Data is sent with the most significant bit first. */<\/span> \\<\/div>\n<div class=\"line\">    eusartInvertIODisable,          <span class=\"comment\">/* RX and TX signal active high. */<\/span>                     \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* No DMA wake up on reception. */<\/span>                      \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* No DMA wake up on transmission. */<\/span>                   \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* Halt DMA on error disabled. */<\/span>                       \\<\/div>\n<div class=\"line\">    EUSART_DEFAULT_START_FRAME,     <span class=\"comment\">/* No start frame.  */<\/span>                                  \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* TX auto tristate disabled. */<\/span>                        \\<\/div>\n<div class=\"line\">    false,                          <span class=\"comment\">/* Do not use PRS signal as RX signal.*/<\/span>                \\<\/div>\n<div class=\"line\">    (<a href=\"#gaff6c359a50a647ed28dc7b07bb2c0deb\" class=\"code\">EUSART_PrsChannel_TypeDef<\/a>) 0u, <span class=\"comment\">/* EUSART RX connected to prs channel 0. */<\/span>             \\<\/div>\n<div class=\"line\">    <span class=\"keyword\">false<\/span>,                          <span class=\"comment\">/* Multiprocessor mode disabled. */<\/span>                     \\<\/div>\n<div class=\"line\">    <span class=\"keyword\">false<\/span>,                          <span class=\"comment\">/* Multiprocessor address bit : 0.*/<\/span>                    \\<\/div>\n<div class=\"line\">  }<\/div>\n<\/div><!-- fragment -->\n<p>Default configuration for EUSART initialization structure in DALI mode with high-frequency clock. <\/p>\n<p>Default configuration for EUSART advanced initialization structure. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga5589e9fa2351571f14fe4ba85c7d46dd\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga5589e9fa2351571f14fe4ba85c7d46dd\">&nbsp;<\/a><\/span>EUSART_UART_DALI_INIT_DEFAULT_HF<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define EUSART_UART_DALI_INIT_DEFAULT_HF<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">  {                                                                                                   \\<\/div>\n<div class=\"line\">    eusartEnable,              <span class=\"comment\">/* Enable RX/TX when initialization completed. */<\/span>                      \\<\/div>\n<div class=\"line\">    0,                         <span class=\"comment\">/* Use current configured reference clock for configuring baud rate.*/<\/span> \\<\/div>\n<div class=\"line\">    1200,                      <span class=\"comment\">/* 1200 bits/s. */<\/span>                                                     \\<\/div>\n<div class=\"line\">    eusartOVS16,               <span class=\"comment\">/* Oversampling x16. */<\/span>                                                \\<\/div>\n<div class=\"line\">    eusartDataBits8,           <span class=\"comment\">/* 8 data bits. */<\/span>                                                     \\<\/div>\n<div class=\"line\">    eusartNoParity,            <span class=\"comment\">/* No parity. */<\/span>                                                       \\<\/div>\n<div class=\"line\">    eusartStopbits1,           <span class=\"comment\">/* 1 stop bit. */<\/span>                                                      \\<\/div>\n<div class=\"line\">    eusartMajorityVoteEnable,  <span class=\"comment\">/* Majority vote enabled. */<\/span>                                           \\<\/div>\n<div class=\"line\">    eusartLoopbackDisable,     <span class=\"comment\">/* Loop back disabled. */<\/span>                                              \\<\/div>\n<div class=\"line\">    NULL,                      <span class=\"comment\">/* Default advanced settings. */<\/span>                                       \\<\/div>\n<div class=\"line\">  }<\/div>\n<\/div><!-- fragment -->\n<p>Default configuration for EUSART initialization structure in DALI mode with high-frequency clock. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"gaf64659e1101bc0d6c22cf9a35bde7c70\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gaf64659e1101bc0d6c22cf9a35bde7c70\">&nbsp;<\/a><\/span>EUSART_UART_DALI_INIT_DEFAULT_LF<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define EUSART_UART_DALI_INIT_DEFAULT_LF<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">  {                                                                                                    \\<\/div>\n<div class=\"line\">    eusartEnable,               <span class=\"comment\">/* Enable RX/TX when initialization completed. */<\/span>                      \\<\/div>\n<div class=\"line\">    0,                          <span class=\"comment\">/* Use current configured reference clock for configuring baud rate.*/<\/span> \\<\/div>\n<div class=\"line\">    1200,                       <span class=\"comment\">/* 1200 bits/s. */<\/span>                                                     \\<\/div>\n<div class=\"line\">    eusartOVS0,                 <span class=\"comment\">/* Oversampling disabled. */<\/span>                                           \\<\/div>\n<div class=\"line\">    eusartDataBits8,            <span class=\"comment\">/* 8 data bits. */<\/span>                                                     \\<\/div>\n<div class=\"line\">    eusartNoParity,             <span class=\"comment\">/* No parity. */<\/span>                                                       \\<\/div>\n<div class=\"line\">    eusartStopbits1,            <span class=\"comment\">/* 1 stop bit. */<\/span>                                                      \\<\/div>\n<div class=\"line\">    eusartMajorityVoteDisable,  <span class=\"comment\">/* Majority vote enabled. */<\/span>                                           \\<\/div>\n<div class=\"line\">    eusartLoopbackDisable,      <span class=\"comment\">/* Loop back disabled. */<\/span>                                              \\<\/div>\n<div class=\"line\">    NULL,                       <span class=\"comment\">/* Default advanced settings. */<\/span>                                       \\<\/div>\n<div class=\"line\">  }<\/div>\n<\/div><!-- fragment -->\n<p>Default configuration for EUSART initialization structure in DALI mode with low-frequency clock. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga211dd2de556fd92b632e8391555a962a\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga211dd2de556fd92b632e8391555a962a\">&nbsp;<\/a><\/span>EUSART_DALI_INIT_DEFAULT_HF<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define EUSART_DALI_INIT_DEFAULT_HF<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">  {                                                                    \\<\/div>\n<div class=\"line\">    EUSART_UART_DALI_INIT_DEFAULT_HF,                                  \\<\/div>\n<div class=\"line\">    false,                      <span class=\"comment\">/* Disable DALI low frequency mode. */<\/span> \\<\/div>\n<div class=\"line\">    eusartDaliTxDataBits16,     <span class=\"comment\">/* TX 16 data bits. */<\/span>                 \\<\/div>\n<div class=\"line\">    eusartDaliRxDataBits8,      <span class=\"comment\">/* RX 8 data bits. */<\/span>                  \\<\/div>\n<div class=\"line\">  }                                                                    \\<\/div>\n<\/div><!-- fragment -->\n<p>Default configuration for EUSART initialization structure in DALI mode with high-frequency clock. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga1624ccdc13810e794a2b30368bdd9b85\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga1624ccdc13810e794a2b30368bdd9b85\">&nbsp;<\/a><\/span>EUSART_DALI_INIT_DEFAULT_LF<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">#define EUSART_DALI_INIT_DEFAULT_LF<\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n<b>Value:<\/b><div class=\"fragment\"><div class=\"line\">  {                                                                   \\<\/div>\n<div class=\"line\">    EUSART_UART_DALI_INIT_DEFAULT_LF,                                 \\<\/div>\n<div class=\"line\">    true,                       <span class=\"comment\">/* Enable DALI low frequency mode. */<\/span> \\<\/div>\n<div class=\"line\">    eusartDaliTxDataBits16,     <span class=\"comment\">/* TX 16 data bits. */<\/span>                \\<\/div>\n<div class=\"line\">    eusartDaliRxDataBits8,      <span class=\"comment\">/* RX 8 data bits. */<\/span>                 \\<\/div>\n<div class=\"line\">  }                                                                   \\<\/div>\n<\/div><!-- fragment -->\n<p>Default configuration for EUSART initialization structure in DALI mode with low-frequency clock. <\/p>\n\n<\/div>\n<\/div>\n<h2 class=\"groupheader\">Typedef Documentation<\/h2>\n<a id=\"gaff6c359a50a647ed28dc7b07bb2c0deb\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gaff6c359a50a647ed28dc7b07bb2c0deb\">&nbsp;<\/a><\/span>EUSART_PrsChannel_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">typedef uint8_t <a href=\"#gaff6c359a50a647ed28dc7b07bb2c0deb\" class=\"el\">EUSART_PrsChannel_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>PRS Channel type. <\/p>\n\n<\/div>\n<\/div>\n<h2 class=\"groupheader\">Enumeration Type Documentation<\/h2>\n<a id=\"gafbe5da2b4eba00b9ea2543db65c124f5\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gafbe5da2b4eba00b9ea2543db65c124f5\">&nbsp;<\/a><\/span>EUSART_Enable_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#gafbe5da2b4eba00b9ea2543db65c124f5\" class=\"el\">EUSART_Enable_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Enable selection. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"ggafbe5da2b4eba00b9ea2543db65c124f5a1eb9cfabf2e942f26f8b16216c52d365\"><\/a>eusartDisable&nbsp;<\/td><td class=\"fielddoc\"><p>Disable the peripheral. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggafbe5da2b4eba00b9ea2543db65c124f5a3bc7d3b579f23bf46121358ef9618d93\"><\/a>eusartEnableRx&nbsp;<\/td><td class=\"fielddoc\"><p>Enable receiver only, transmitter disabled. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggafbe5da2b4eba00b9ea2543db65c124f5a96b7e9493e893557dc54d145fa18fc2b\"><\/a>eusartEnableTx&nbsp;<\/td><td class=\"fielddoc\"><p>Enable transmitter only, receiver disabled. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggafbe5da2b4eba00b9ea2543db65c124f5aebd7b5292f12b827e26037564cf9d672\"><\/a>eusartEnable&nbsp;<\/td><td class=\"fielddoc\"><p>Enable both receiver and transmitter. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga9ded799859ded2de92bee6d9a45dc851\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga9ded799859ded2de92bee6d9a45dc851\">&nbsp;<\/a><\/span>EUSART_Databits_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga9ded799859ded2de92bee6d9a45dc851\" class=\"el\">EUSART_Databits_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Data bit selection. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga9ded799859ded2de92bee6d9a45dc851a524abef8aacbdae1a4da753d615cc589\"><\/a>eusartDataBits7&nbsp;<\/td><td class=\"fielddoc\"><p>7 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga9ded799859ded2de92bee6d9a45dc851a06d7c1be72e1fae2b97c1b9b1bc8a0e3\"><\/a>eusartDataBits8&nbsp;<\/td><td class=\"fielddoc\"><p>8 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga9ded799859ded2de92bee6d9a45dc851a6e1c761969066a9a1cf53e14c6f0b718\"><\/a>eusartDataBits9&nbsp;<\/td><td class=\"fielddoc\"><p>9 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga9ded799859ded2de92bee6d9a45dc851a1fb83f2d1806e5125118feb409f56dee\"><\/a>eusartDataBits10&nbsp;<\/td><td class=\"fielddoc\"><p>10 data bits, SPI mode only. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga9ded799859ded2de92bee6d9a45dc851a4d5d48a11145f21cebd188a939708d50\"><\/a>eusartDataBits11&nbsp;<\/td><td class=\"fielddoc\"><p>11 data bits, SPI mode only. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga9ded799859ded2de92bee6d9a45dc851ad19a7d3e127602f3b62f601ad11e5b87\"><\/a>eusartDataBits12&nbsp;<\/td><td class=\"fielddoc\"><p>12 data bits, SPI mode only. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga9ded799859ded2de92bee6d9a45dc851ae093843216375c650e3ceccaf6bc78d2\"><\/a>eusartDataBits13&nbsp;<\/td><td class=\"fielddoc\"><p>13 data bits, SPI mode only. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga9ded799859ded2de92bee6d9a45dc851a4df4e6a8d1fadb000196c5f404a887a4\"><\/a>eusartDataBits14&nbsp;<\/td><td class=\"fielddoc\"><p>14 data bits, SPI mode only. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga9ded799859ded2de92bee6d9a45dc851a3393c9380f1958378be3501c9df135a0\"><\/a>eusartDataBits15&nbsp;<\/td><td class=\"fielddoc\"><p>15 data bits, SPI mode only. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga9ded799859ded2de92bee6d9a45dc851acd0d0559720797d595abd89f2786b61f\"><\/a>eusartDataBits16&nbsp;<\/td><td class=\"fielddoc\"><p>16 data bits, SPI mode only. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga3530279413c1d2a076a1931741a4f344\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga3530279413c1d2a076a1931741a4f344\">&nbsp;<\/a><\/span>EUSART_Parity_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga3530279413c1d2a076a1931741a4f344\" class=\"el\">EUSART_Parity_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Parity selection. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga3530279413c1d2a076a1931741a4f344a0eb9606affe2a9c9872cc03e0d401e23\"><\/a>eusartNoParity&nbsp;<\/td><td class=\"fielddoc\"><p>No parity. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga3530279413c1d2a076a1931741a4f344a7a4184dd7a88c0d61845109a1eb2f220\"><\/a>eusartEvenParity&nbsp;<\/td><td class=\"fielddoc\"><p>Even parity. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga3530279413c1d2a076a1931741a4f344ad81e8e95a571162fca96de57c8627aec\"><\/a>eusartOddParity&nbsp;<\/td><td class=\"fielddoc\"><p>Odd parity. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"gaa8602c4ac674f7a110ce3b255b26bc24\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gaa8602c4ac674f7a110ce3b255b26bc24\">&nbsp;<\/a><\/span>EUSART_Stopbits_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#gaa8602c4ac674f7a110ce3b255b26bc24\" class=\"el\">EUSART_Stopbits_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Stop bits selection. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"ggaa8602c4ac674f7a110ce3b255b26bc24aae9de211d785ea510a345951255da9f7\"><\/a>eusartStopbits0p5&nbsp;<\/td><td class=\"fielddoc\"><p>0.5 stop bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggaa8602c4ac674f7a110ce3b255b26bc24a734f635fcccd37a910c5b0ffdc85b0f7\"><\/a>eusartStopbits1p5&nbsp;<\/td><td class=\"fielddoc\"><p>1.5 stop bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggaa8602c4ac674f7a110ce3b255b26bc24a3ea45b9892cdd8af503cf3b0ef0603d4\"><\/a>eusartStopbits1&nbsp;<\/td><td class=\"fielddoc\"><p>1 stop bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggaa8602c4ac674f7a110ce3b255b26bc24ab6595ff32784232d6b079f89293ed48f\"><\/a>eusartStopbits2&nbsp;<\/td><td class=\"fielddoc\"><p>2 stop bits. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"gac51cd746257977ba176bb4020123600e\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gac51cd746257977ba176bb4020123600e\">&nbsp;<\/a><\/span>EUSART_OVS_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#gac51cd746257977ba176bb4020123600e\" class=\"el\">EUSART_OVS_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Oversampling selection, used for asynchronous operation. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"ggac51cd746257977ba176bb4020123600eacf1ccc661497314bdbbaf0550f1c6244\"><\/a>eusartOVS16&nbsp;<\/td><td class=\"fielddoc\"><p>16x oversampling (normal). <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggac51cd746257977ba176bb4020123600eaadd945b8d1a7a853d1addd022cbe741e\"><\/a>eusartOVS8&nbsp;<\/td><td class=\"fielddoc\"><p>8x oversampling. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggac51cd746257977ba176bb4020123600eaaeb738bfe17aa4886930b2774e1c39bf\"><\/a>eusartOVS6&nbsp;<\/td><td class=\"fielddoc\"><p>6x oversampling. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggac51cd746257977ba176bb4020123600eaa006747aed9d9e0b74dd54f3b60657b7\"><\/a>eusartOVS4&nbsp;<\/td><td class=\"fielddoc\"><p>4x oversampling. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggac51cd746257977ba176bb4020123600ea0ff2e8617b857534b959aabb8c822d8f\"><\/a>eusartOVS0&nbsp;<\/td><td class=\"fielddoc\"><p>Oversampling disabled. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga8e86caf3d92d882a71f97022562eca06\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga8e86caf3d92d882a71f97022562eca06\">&nbsp;<\/a><\/span>EUSART_HwFlowControl_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga8e86caf3d92d882a71f97022562eca06\" class=\"el\">EUSART_HwFlowControl_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>HW flow control config. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga8e86caf3d92d882a71f97022562eca06a9ce9abaa227d5ada2e6cd0db74ceb194\"><\/a>eusartHwFlowControlNone&nbsp;<\/td><td class=\"fielddoc\"><p>No HW Flow Control. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga8e86caf3d92d882a71f97022562eca06a3a269c2115c8f184ee29dbb54221ccbd\"><\/a>eusartHwFlowControlCts&nbsp;<\/td><td class=\"fielddoc\"><p>CTS HW Flow Control. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga8e86caf3d92d882a71f97022562eca06a7b99eefeb05a1f2559eef424404aaf71\"><\/a>eusartHwFlowControlRts&nbsp;<\/td><td class=\"fielddoc\"><p>RTS HW Flow Control. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga8e86caf3d92d882a71f97022562eca06a0253fa814a38d549033a38753f8e0507\"><\/a>eusartHwFlowControlCtsAndRts&nbsp;<\/td><td class=\"fielddoc\"><p>CTS and RTS HW Flow Control. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga1888826f8dc590925eaab01db477fb1e\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga1888826f8dc590925eaab01db477fb1e\">&nbsp;<\/a><\/span>EUSART_LoopbackEnable_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga1888826f8dc590925eaab01db477fb1e\" class=\"el\">EUSART_LoopbackEnable_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Loopback enable. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga1888826f8dc590925eaab01db477fb1ea83650e9d37eb566fabc9337e6bc2b7ff\"><\/a>eusartLoopbackEnable&nbsp;<\/td><td class=\"fielddoc\"><p>Enable loopback. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga1888826f8dc590925eaab01db477fb1eac38818e77f2fd9eb4d1207d235ead86e\"><\/a>eusartLoopbackDisable&nbsp;<\/td><td class=\"fielddoc\"><p>Disable loopback. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga169cc4619b27ac9a7ef174c24e820cb7\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga169cc4619b27ac9a7ef174c24e820cb7\">&nbsp;<\/a><\/span>EUSART_MajorityVote_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga169cc4619b27ac9a7ef174c24e820cb7\" class=\"el\">EUSART_MajorityVote_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Majority vote enable. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga169cc4619b27ac9a7ef174c24e820cb7a18485dff38e41baa480450e5bdb4a0b7\"><\/a>eusartMajorityVoteEnable&nbsp;<\/td><td class=\"fielddoc\"><p>Enable majority vote for 16x, 8x and 6x oversampling modes. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga169cc4619b27ac9a7ef174c24e820cb7a66902feaf3acf10a94e80d4f775e2094\"><\/a>eusartMajorityVoteDisable&nbsp;<\/td><td class=\"fielddoc\"><p>Disable majority vote for 16x, 8x and 6x oversampling modes. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga19f40fb95e6ab905ccf03c8344ecc9ce\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga19f40fb95e6ab905ccf03c8344ecc9ce\">&nbsp;<\/a><\/span>EUSART_BlockRx_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga19f40fb95e6ab905ccf03c8344ecc9ce\" class=\"el\">EUSART_BlockRx_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Block reception enable. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga19f40fb95e6ab905ccf03c8344ecc9ceaf1f7c881e6633561df569322499c5eeb\"><\/a>eusartBlockRxEnable&nbsp;<\/td><td class=\"fielddoc\"><p>Block reception enable, resulting in all incoming frames being discarded. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga19f40fb95e6ab905ccf03c8344ecc9cea4b0862899a8a3cb54f1f30f9cdbbe028\"><\/a>eusartBlockRxDisable&nbsp;<\/td><td class=\"fielddoc\"><p>Block reception disable, resulting in all incoming frames being loaded into the RX FIFO. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga4c231d14cad6d3cfe3ffbf1f82f4845b\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga4c231d14cad6d3cfe3ffbf1f82f4845b\">&nbsp;<\/a><\/span>EUSART_TristateTx_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga4c231d14cad6d3cfe3ffbf1f82f4845b\" class=\"el\">EUSART_TristateTx_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>TX output tristate enable. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga4c231d14cad6d3cfe3ffbf1f82f4845baccd9961a78a0e207932416546592d2fc\"><\/a>eusartTristateTxEnable&nbsp;<\/td><td class=\"fielddoc\"><p>Tristates the transmitter output. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga4c231d14cad6d3cfe3ffbf1f82f4845ba120b8bc966f79af487df1d0ac1d69f11\"><\/a>eusartTristateTxDisable&nbsp;<\/td><td class=\"fielddoc\"><p>Disables tristating of the transmitter output. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"gadde221a340145964bba00164dc0410c1\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gadde221a340145964bba00164dc0410c1\">&nbsp;<\/a><\/span>EUSART_IrDARxFilterEnable_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#gadde221a340145964bba00164dc0410c1\" class=\"el\">EUSART_IrDARxFilterEnable_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>IrDA filter enable. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"ggadde221a340145964bba00164dc0410c1aded08d36bfa05864e4b26520280ae44c\"><\/a>eusartIrDARxFilterEnable&nbsp;<\/td><td class=\"fielddoc\"><p>Enable filter on demodulator. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggadde221a340145964bba00164dc0410c1a51af0f458e5194a4d72998a2f6fe8a64\"><\/a>eusartIrDARxFilterDisable&nbsp;<\/td><td class=\"fielddoc\"><p>Disable filter on demodulator. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga3f69b05cfda399cf3d4b2ce5ee31ca41\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga3f69b05cfda399cf3d4b2ce5ee31ca41\">&nbsp;<\/a><\/span>EUSART_IrDAPulseWidth_Typedef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga3f69b05cfda399cf3d4b2ce5ee31ca41\" class=\"el\">EUSART_IrDAPulseWidth_Typedef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Pulse width selection for IrDA mode. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga3f69b05cfda399cf3d4b2ce5ee31ca41ac1ef7060ed92c0a71e004c5e5d102d48\"><\/a>eusartIrDAPulseWidthOne&nbsp;<\/td><td class=\"fielddoc\"><p>IrDA pulse width is 1/16 for OVS=X16 and 1/8 for OVS=X8. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga3f69b05cfda399cf3d4b2ce5ee31ca41a20b1a38f55e75cd648a0b9dce15cc6f9\"><\/a>eusartIrDAPulseWidthTwo&nbsp;<\/td><td class=\"fielddoc\"><p>IrDA pulse width is 2/16 for OVS=X16 and 2/8 for OVS=X8. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga3f69b05cfda399cf3d4b2ce5ee31ca41a70485cc2c92d2807415e0aac57269f4c\"><\/a>eusartIrDAPulseWidthThree&nbsp;<\/td><td class=\"fielddoc\"><p>IrDA pulse width is 3/16 for OVS=X16 and 3/8 for OVS=X8. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga3f69b05cfda399cf3d4b2ce5ee31ca41a7d3c9a55699f426b8883c1ffdef6b160\"><\/a>eusartIrDAPulseWidthFour&nbsp;<\/td><td class=\"fielddoc\"><p>IrDA pulse width is 4/16 for OVS=X16 and 4/8 for OVS=X8. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga66efbe7a6f23e4d6bde9e64cbca3c320\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga66efbe7a6f23e4d6bde9e64cbca3c320\">&nbsp;<\/a><\/span>EUSART_PrsTriggerEnable_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga66efbe7a6f23e4d6bde9e64cbca3c320\" class=\"el\">EUSART_PrsTriggerEnable_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>PRS trigger enable. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga66efbe7a6f23e4d6bde9e64cbca3c320a0aa72bdd280ca6b494321246d47cc31a\"><\/a>eusartPrsTriggerDisable&nbsp;<\/td><td class=\"fielddoc\"><p>Disable trigger on both receiver and transmitter. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga66efbe7a6f23e4d6bde9e64cbca3c320a5dcb947c9530ebd022199af9d65f0532\"><\/a>eusartPrsTriggerEnableRx&nbsp;<\/td><td class=\"fielddoc\"><p>Enable receive trigger only, transmit disabled. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga66efbe7a6f23e4d6bde9e64cbca3c320ac14a1cb704eb7a781a9d1190ee352168\"><\/a>eusartPrsTriggerEnableTx&nbsp;<\/td><td class=\"fielddoc\"><p>Enable transmit trigger only, receive disabled. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga66efbe7a6f23e4d6bde9e64cbca3c320a35ebefb6d65a6fa33e61060521a46b22\"><\/a>eusartPrsTriggerEnableRxTx&nbsp;<\/td><td class=\"fielddoc\"><p>Enable trigger on both receive and transmit. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga4ee33729faa0d0129a95e56ab3e723e9\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga4ee33729faa0d0129a95e56ab3e723e9\">&nbsp;<\/a><\/span>EUSART_InvertIO_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga4ee33729faa0d0129a95e56ab3e723e9\" class=\"el\">EUSART_InvertIO_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>IO polarity selection. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga4ee33729faa0d0129a95e56ab3e723e9aa5b269a14aed2e964200661b4942feb3\"><\/a>eusartInvertIODisable&nbsp;<\/td><td class=\"fielddoc\"><p>Disable inversion on both RX and TX signals. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga4ee33729faa0d0129a95e56ab3e723e9acfa44613ea25d5d6f7b6e4287ace9f57\"><\/a>eusartInvertRxEnable&nbsp;<\/td><td class=\"fielddoc\"><p>Invert RX signal, before receiver. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga4ee33729faa0d0129a95e56ab3e723e9a8518e83bcefeb2b2188df9e09f682282\"><\/a>eusartInvertTxEnable&nbsp;<\/td><td class=\"fielddoc\"><p>Invert TX signal, after transmitter. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga4ee33729faa0d0129a95e56ab3e723e9a486df067024bea4928eb1b78ba0fb33e\"><\/a>eusartInvertIOEnable&nbsp;<\/td><td class=\"fielddoc\"><p>Enable trigger on both receive and transmit. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga4ca70cd7f47ec143e916a45f17009137\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga4ca70cd7f47ec143e916a45f17009137\">&nbsp;<\/a><\/span>EUSART_ClockMode_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga4ca70cd7f47ec143e916a45f17009137\" class=\"el\">EUSART_ClockMode_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Clock polarity/phase mode. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga4ca70cd7f47ec143e916a45f17009137a12229c61277bd85347ca5384750aebc6\"><\/a>eusartClockMode0&nbsp;<\/td><td class=\"fielddoc\"><p>Clock idle low, sample on rising edge. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga4ca70cd7f47ec143e916a45f17009137a35e841a59c54400a5dc60d56f32d8745\"><\/a>eusartClockMode1&nbsp;<\/td><td class=\"fielddoc\"><p>Clock idle low, sample on falling edge. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga4ca70cd7f47ec143e916a45f17009137a74b0232a51eb95238efb68508871707c\"><\/a>eusartClockMode2&nbsp;<\/td><td class=\"fielddoc\"><p>Clock idle high, sample on falling edge. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga4ca70cd7f47ec143e916a45f17009137a5ecc6d680f2f6602dbba0981a0ebf54e\"><\/a>eusartClockMode3&nbsp;<\/td><td class=\"fielddoc\"><p>Clock idle high, sample on rising edge. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga639186d1337a8d74fdc7c37f49bd9aaa\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga639186d1337a8d74fdc7c37f49bd9aaa\">&nbsp;<\/a><\/span>EUSART_CsPolarity_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga639186d1337a8d74fdc7c37f49bd9aaa\" class=\"el\">EUSART_CsPolarity_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>Chip select polarity. <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga639186d1337a8d74fdc7c37f49bd9aaaa66465d71bc597d90ef023d2a1a0e9ee9\"><\/a>eusartCsActiveLow&nbsp;<\/td><td class=\"fielddoc\"><p>Chip select active low. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga639186d1337a8d74fdc7c37f49bd9aaaad111dbeddc7624a1b172ce3d387e61f2\"><\/a>eusartCsActiveHigh&nbsp;<\/td><td class=\"fielddoc\"><p>Chip select active high. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"ga39507daf504276a0e0169fab25504c54\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga39507daf504276a0e0169fab25504c54\">&nbsp;<\/a><\/span>EUSART_RxFifoWatermark_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga39507daf504276a0e0169fab25504c54\" class=\"el\">EUSART_RxFifoWatermark_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>RX FIFO Interrupt ans Status Watermark. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga5db5ce48c21ecc0e0b7b8dd8a74e16af\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga5db5ce48c21ecc0e0b7b8dd8a74e16af\">&nbsp;<\/a><\/span>EUSART_TxFifoWatermark_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga5db5ce48c21ecc0e0b7b8dd8a74e16af\" class=\"el\">EUSART_TxFifoWatermark_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>TX FIFO Interrupt and Status Watermark. <\/p>\n\n<\/div>\n<\/div>\n<a id=\"ga16b02cbbe9e19ed5e128234e56d3c6aa\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#ga16b02cbbe9e19ed5e128234e56d3c6aa\">&nbsp;<\/a><\/span>EUSART_DaliTxDatabits_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#ga16b02cbbe9e19ed5e128234e56d3c6aa\" class=\"el\">EUSART_DaliTxDatabits_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>DALI TX databits (8-32). <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa7016d7710515017d8fddaf3f1c6fca80\"><\/a>eusartDaliTxDataBits8&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 8 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa0fec8855a59a3ddd9d46c363281a677c\"><\/a>eusartDaliTxDataBits9&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 9 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa1a9d17144196a2ad2b87947fc16686cb\"><\/a>eusartDaliTxDataBits10&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 10 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa6c27caf1359d64b8d08f9d059f64e580\"><\/a>eusartDaliTxDataBits11&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 11 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa4edf1596194360255052aa83c29ca3eb\"><\/a>eusartDaliTxDataBits12&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 12 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa31ebd0597255f723c0f84443ae8e2415\"><\/a>eusartDaliTxDataBits13&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 13 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa1b6fdbfcbba9d39fbab21d4badd6678d\"><\/a>eusartDaliTxDataBits14&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 14 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaae888c9c79c839fcbc6181d9e57103c13\"><\/a>eusartDaliTxDataBits15&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 15 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa6715c19e008e16782f8a8c59590ff261\"><\/a>eusartDaliTxDataBits16&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 16 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa6591bc33ab28ba2894e3f0326f530c3b\"><\/a>eusartDaliTxDataBits17&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 17 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa20d7c3d3e8f53160669be4d3d8977955\"><\/a>eusartDaliTxDataBits18&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 18 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa45333b24e17374335c8d67d2e840653f\"><\/a>eusartDaliTxDataBits19&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 19 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaabcee8b59bc91d3ab00c872ebe82a167c\"><\/a>eusartDaliTxDataBits20&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 20 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa4c6a2758e12a12a4908c415fab8e8ce7\"><\/a>eusartDaliTxDataBits21&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 21 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaacd5bcda4dbd5d7d307c783ebb1242031\"><\/a>eusartDaliTxDataBits22&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 22 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaacd3f367652454e37c0dfa5bf861921cf\"><\/a>eusartDaliTxDataBits23&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 23 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaab515cc5defd9d194c6a3590622c7d824\"><\/a>eusartDaliTxDataBits24&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 24 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa95a53eb8857f416dda577822535e59a9\"><\/a>eusartDaliTxDataBits25&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 25 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa3609d6f2670b0aba756a9fd673d3eb58\"><\/a>eusartDaliTxDataBits26&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 26 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa73c5f202b7c5ccd4272eee2eaf90bff8\"><\/a>eusartDaliTxDataBits27&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 27 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa0386de1c10c2903f177bea8b028fdb14\"><\/a>eusartDaliTxDataBits28&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 28 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa5368ce61f585dc42bbaa9b372b2fda95\"><\/a>eusartDaliTxDataBits29&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 29 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa3637e60069ec054ec46850fdd21db263\"><\/a>eusartDaliTxDataBits30&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 30 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa1e7900f7f84058e29e1d5cf943b9ebd9\"><\/a>eusartDaliTxDataBits31&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 31 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"gga16b02cbbe9e19ed5e128234e56d3c6aaa73507e3dbaec29b1f568572d309e728f\"><\/a>eusartDaliTxDataBits32&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 32 data bits. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<a id=\"gae671266e339e74488e64fb3faab37fbd\"><\/a>\n<h2 class=\"memtitle\"><span class=\"permalink\"><a href=\"#gae671266e339e74488e64fb3faab37fbd\">&nbsp;<\/a><\/span>EUSART_DaliRxDatabits_TypeDef<\/h2>\n\n<div class=\"memitem\">\n<div class=\"memproto\">\n      <table class=\"memname\">\n        <tbody><tr>\n          <td class=\"memname\">enum <a href=\"#gae671266e339e74488e64fb3faab37fbd\" class=\"el\">EUSART_DaliRxDatabits_TypeDef<\/a><\/td>\n        <\/tr>\n      <\/tbody><\/table>\n<\/div><div class=\"memdoc\">\n\n<p>DALI RX databits (8-32). <\/p>\n<table class=\"fieldtable\">\n<tbody><tr><th colspan=\"2\">Enumerator<\/th><\/tr><tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda9a79a518e79087b1e72dfa06a6d337ca\"><\/a>eusartDaliRxDataBits8&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 8 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda8bb95c292ecc5f989d341d2e53568193\"><\/a>eusartDaliRxDataBits9&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 9 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbdad77b729acc0ce6b35eb30e279f157279\"><\/a>eusartDaliRxDataBits10&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 10 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda97275edfa54a4c9134f6c2162a836e22\"><\/a>eusartDaliRxDataBits11&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 11 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda1c9bde811b79e55aa2b5ebd3096dc8cd\"><\/a>eusartDaliRxDataBits12&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 12 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda981678ee51831b473d75f7f3cc10db37\"><\/a>eusartDaliRxDataBits13&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 13 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbdabe918160d96a5870f8951712fbb0ca68\"><\/a>eusartDaliRxDataBits14&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 14 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda6986918eba00b0bf3e28968d82b938ba\"><\/a>eusartDaliRxDataBits15&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 15 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbdabe2e17f5f3f52b5dfe4cdc635833b6e7\"><\/a>eusartDaliRxDataBits16&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 16 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda55fb62d8624a8339788829ec40bd627d\"><\/a>eusartDaliRxDataBits17&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 17 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda0ec64986784733d77b03079e2d819759\"><\/a>eusartDaliRxDataBits18&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 18 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda6376f7610ee273be57b3f495439e911b\"><\/a>eusartDaliRxDataBits19&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 19 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda9627fb90186630b7c7c45c4b45655351\"><\/a>eusartDaliRxDataBits20&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 20 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda2d3299e7428d2eee6e16dcc7e6830e4f\"><\/a>eusartDaliRxDataBits21&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 21 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda5a8e3876c338b7f5bfa6f28ef68f0335\"><\/a>eusartDaliRxDataBits22&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 22 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda4ad7d4b769db6535ccb28e8ebb8edd80\"><\/a>eusartDaliRxDataBits23&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 23 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda8193a0b9ee968066856a2fc9852179e3\"><\/a>eusartDaliRxDataBits24&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 24 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda88e1b84a9b9215568118513da6c8d5b7\"><\/a>eusartDaliRxDataBits25&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 25 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbdab885a132bf2bbad5cf33c18f25976370\"><\/a>eusartDaliRxDataBits26&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 26 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbdacb557e639f0deb2b0326175b59bdb2b7\"><\/a>eusartDaliRxDataBits27&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 27 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda7185dea0d767f2410f6caaaa811d1df9\"><\/a>eusartDaliRxDataBits28&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 28 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda54ccf0b8bd17c88ad1db53a99a02515b\"><\/a>eusartDaliRxDataBits29&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 29 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda337870e098d9b36ce994114d3241f7ae\"><\/a>eusartDaliRxDataBits30&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 30 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda3b6a41d21dfa7fb73ca17fd8fb51318a\"><\/a>eusartDaliRxDataBits31&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 31 data bits. <\/p>\n<\/td><\/tr>\n<tr><td class=\"fieldname\"><a id=\"ggae671266e339e74488e64fb3faab37fbda7d8312cdf11a544a6811793f2a8c2d4b\"><\/a>eusartDaliRxDataBits32&nbsp;<\/td><td class=\"fielddoc\"><p>Each frame contains 32 data bits. <\/p>\n<\/td><\/tr>\n<\/tbody><\/table>\n\n<\/div>\n<\/div>\n<\/div>\n      <div ub-in-page=\"6062051aebaf71079a7b414b\"><\/div>\n      <\/article>\n    ","url":"http://docs.silabs.com/gecko-platform/4.1/emlib/api/efr32xg24/group-eusart","status":"success"}
