[1;31mRISSIM> === Interactive RISC-V Simulator ===
RISC Sim> Cache simulation enabled with configuration from Test/CacheSimulator\write_hit_wb_random\config
RISC Sim> Loading program...
Loaded program from Test/CacheSimulator\write_hit_wb_random\test.asm
RISC Sim> Cache Simulation Status: Enabled
Cache Size: 1024
Block Size: 16
Associativity: 2
Replacement Policy: RANDOM
Write Back Policy: WB
RISC Sim> Executed: lui t0, 0x00000 (line: 5) ; PC =  hex: 0x000000
RISC Sim> Executed: lw  t1, 0(t0) (line: 6) ; PC =  hex: 0x000004
Executed: lui t0, 0x00200 (line: 9) ; PC =  hex: 0x000008
Executed: lw  t2, 0(t0) (line: 10) ; PC =  hex: 0x00000c
Executed: lui t0, 0x00400 (line: 13) ; PC =  hex: 0x000010
Executed: lw  t3, 0(t0) (line: 14) ; PC =  hex: 0x000014
Executed: lui t0, 0x00000 (line: 17) ; PC =  hex: 0x000018
Executed: lw  t4, 0(t0) (line: 18) ; PC =  hex: 0x00001c
Executed: lui t0, 0x00200 (line: 21) ; PC =  hex: 0x000020
Executed: lw  t5, 0(t0) (line: 22) ; PC =  hex: 0x000024
Executed: lui t0, 0x00400 (line: 24) ; PC =  hex: 0x000028
Executed: lw  t6, 0(t0) (line: 25) ; PC =  hex: 0x00002c
Program completed (possibly reached end of program).
Program: test
D-cache statistics:   Accesses: 6   Hits: 1   Misses: 5   Hit Rate: 16.6667%
RISC Sim> Set[0]:
  Index: 0x00 | Tag: 0x00000000 | Clean | Data: [00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00]
  Index: 0x00 | Tag: 0x00002000 | Clean | Data: [00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00]
RISC Sim> Cache state dumped to cache_dump
RISC Sim> Cache simulation disabled.
RISC Sim> Cache simulation is not enabled to get simulation statistics.
RISC Sim> Exiting simulator...
[0m
=== Log File ===
R: Address: 0x0, Set: 0x0, Tag: 0x0, Clean, Miss, Replacing block in set using INVALID_BLOCK
R: Address: 0x0, Set: 0x0, Tag: 0x0, Clean, Miss, Read Allocated Block (WB or WT)
R: Address: 0x200000, Set: 0x0, Tag: 0x1000, Clean, Miss, Replacing block in set using INVALID_BLOCK
R: Address: 0x200000, Set: 0x0, Tag: 0x1000, Clean, Miss, Read Allocated Block (WB or WT)
W: Address: 0x400000, Set: 0x0, Tag: 0x0, Clean, Evicting clean block
R: Address: 0x400000, Set: 0x0, Tag: 0x2000, Clean, Miss, Replacing block in set using RANDOM
R: Address: 0x400000, Set: 0x0, Tag: 0x2000, Clean, Miss, Read Allocated Block (WB or WT)
W: Address: 0x0, Set: 0x0, Tag: 0x2000, Clean, Evicting clean block
R: Address: 0x0, Set: 0x0, Tag: 0x0, Clean, Miss, Replacing block in set using RANDOM
R: Address: 0x0, Set: 0x0, Tag: 0x0, Clean, Miss, Read Allocated Block (WB or WT)
R: Address: 0x200000, Set: 0x0, Tag: 0x1000, Clean, Hit
W: Address: 0x400000, Set: 0x0, Tag: 0x1000, Clean, Evicting clean block
R: Address: 0x400000, Set: 0x0, Tag: 0x2000, Clean, Miss, Replacing block in set using RANDOM
R: Address: 0x400000, Set: 0x0, Tag: 0x2000, Clean, Miss, Read Allocated Block (WB or WT)

=== Cache Dump ===
Set[0]:
  Index: 0x00 | Tag: 0x00000000 | Clean | Data: [00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00]
  Index: 0x00 | Tag: 0x00002000 | Clean | Data: [00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00]
