# CAD for VLSI assignments

## Assignment 1

The objectives of this assignment are:
- To create a C++ code that generates a Carry Ripple Adder and a Carry Lookahead Adder in Verilog.
- To compare the power, area, timing of both the adders.

## Instructions

Install iverilog
