<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Mips.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mips.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mips.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1504452332" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1504452332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504634605" xil_pn:in_ck="7852604171806492684" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1504634605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="Cond_inv_module.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="aludec.v"/>
      <outfile xil_pn:name="andN.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="dataPath.v"/>
      <outfile xil_pn:name="ff_en.v"/>
      <outfile xil_pn:name="ff_en_r.v"/>
      <outfile xil_pn:name="flop.v"/>
      <outfile xil_pn:name="inverter.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="mux2_1.v"/>
      <outfile xil_pn:name="mux3_1.v"/>
      <outfile xil_pn:name="mux4_1.v"/>
      <outfile xil_pn:name="mux_2_1_3.v"/>
      <outfile xil_pn:name="orD.v"/>
      <outfile xil_pn:name="outputlogic.v"/>
      <outfile xil_pn:name="statelogic.v"/>
      <outfile xil_pn:name="zeroDetector.v"/>
    </transform>
    <transform xil_pn:end_ts="1504452332" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6247470219262508485" xil_pn:start_ts="1504452332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504452332" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8788042949767141507" xil_pn:start_ts="1504452332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504634605" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8327348937730569577" xil_pn:start_ts="1504634605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504634605" xil_pn:in_ck="7852604171806492684" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1504634605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="Cond_inv_module.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="aludec.v"/>
      <outfile xil_pn:name="andN.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="dataPath.v"/>
      <outfile xil_pn:name="ff_en.v"/>
      <outfile xil_pn:name="ff_en_r.v"/>
      <outfile xil_pn:name="flop.v"/>
      <outfile xil_pn:name="inverter.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
      <outfile xil_pn:name="mux2_1.v"/>
      <outfile xil_pn:name="mux3_1.v"/>
      <outfile xil_pn:name="mux4_1.v"/>
      <outfile xil_pn:name="mux_2_1_3.v"/>
      <outfile xil_pn:name="orD.v"/>
      <outfile xil_pn:name="outputlogic.v"/>
      <outfile xil_pn:name="statelogic.v"/>
      <outfile xil_pn:name="zeroDetector.v"/>
    </transform>
    <transform xil_pn:end_ts="1504634610" xil_pn:in_ck="7852604171806492684" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7270734221689663942" xil_pn:start_ts="1504634605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_tb_beh.prj"/>
      <outfile xil_pn:name="mips_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1504634610" xil_pn:in_ck="5516639572954650237" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8093056951161194153" xil_pn:start_ts="1504634610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1504453055" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1504453055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504634412" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-244197747738850968" xil_pn:start_ts="1504634412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504634412" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8327348937730569577" xil_pn:start_ts="1504634412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504453055" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1504453055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504634412" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-108373080525765968" xil_pn:start_ts="1504634412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504453055" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1504453055">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504634412" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-551534823188930847" xil_pn:start_ts="1504634412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1504634595" xil_pn:in_ck="7644474320102532762" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-5308951120709597257" xil_pn:start_ts="1504634585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mips.lso"/>
      <outfile xil_pn:name="mips.ngc"/>
      <outfile xil_pn:name="mips.ngr"/>
      <outfile xil_pn:name="mips.prj"/>
      <outfile xil_pn:name="mips.stx"/>
      <outfile xil_pn:name="mips.syr"/>
      <outfile xil_pn:name="mips.xst"/>
      <outfile xil_pn:name="mips_tb_beh.prj"/>
      <outfile xil_pn:name="mips_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
