INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/ALU_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_4bit'
INFO: [VRFC 10-3107] analyzing entity 'FA_4bit'
INFO: [VRFC 10-3107] analyzing entity 'FA_1bit'
INFO: [VRFC 10-3107] analyzing entity 'Display7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sources_1/new/Clock_divider_100Hz.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider_100MHz_to_50Hz'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/Basys3_18N39/ALU_4bit/ALU_4bit.srcs/sim_1/new/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ALU'
