{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538451741687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538451741694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 01 23:42:21 2018 " "Processing started: Mon Oct 01 23:42:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538451741694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538451741694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538451741694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538451742239 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538451742239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 alu.v(8) " "Verilog HDL Declaration information at alu.v(8): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1538451751155 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.v 6 6 " "Using design file alu.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538451751158 ""} { "Info" "ISGN_ENTITY_NAME" "2 subALU " "Found entity 2: subALU" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538451751158 ""} { "Info" "ISGN_ENTITY_NAME" "3 fourBitAdd " "Found entity 3: fourBitAdd" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538451751158 ""} { "Info" "ISGN_ENTITY_NAME" "4 rippleCarryAdder " "Found entity 4: rippleCarryAdder" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538451751158 ""} { "Info" "ISGN_ENTITY_NAME" "5 fullAdder " "Found entity 5: fullAdder" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538451751158 ""} { "Info" "ISGN_ENTITY_NAME" "6 sevenSegDecoder " "Found entity 6: sevenSegDecoder" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538451751158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1538451751158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538451751162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subALU subALU:alu0 " "Elaborating entity \"subALU\" for hierarchy \"subALU:alu0\"" {  } { { "alu.v" "alu0" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538451751189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rippleCarryAdder subALU:alu0\|rippleCarryAdder:add1 " "Elaborating entity \"rippleCarryAdder\" for hierarchy \"subALU:alu0\|rippleCarryAdder:add1\"" {  } { { "alu.v" "add1" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538451751208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder subALU:alu0\|rippleCarryAdder:add1\|fullAdder:add " "Elaborating entity \"fullAdder\" for hierarchy \"subALU:alu0\|rippleCarryAdder:add1\|fullAdder:add\"" {  } { { "alu.v" "add" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538451751228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitAdd subALU:alu0\|fourBitAdd:add3 " "Elaborating entity \"fourBitAdd\" for hierarchy \"subALU:alu0\|fourBitAdd:add3\"" {  } { { "alu.v" "add3" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538451751257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegDecoder sevenSegDecoder:h1 " "Elaborating entity \"sevenSegDecoder\" for hierarchy \"sevenSegDecoder:h1\"" {  } { { "alu.v" "h1" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538451751275 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1538451751867 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538451751957 "|alu|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538451751957 "|alu|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538451751957 "|alu|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538451751957 "|alu|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538451751957 "|alu|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538451751957 "|alu|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538451751957 "|alu|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538451751957 "|alu|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538451751957 "|alu|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538451751957 "|alu|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538451751957 "|alu|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538451751957 "|alu|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538451751957 "|alu|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "alu.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/alu.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1538451751957 "|alu|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1538451751957 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538451752040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/output_files/alu.map.smsg " "Generated suppressed messages file C:/Users/shume/Year 2 CS/CSC258/Lab3/ALU/output_files/alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538451752303 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538451752432 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538451752432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538451752505 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538451752505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538451752505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538451752505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538451752549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 01 23:42:32 2018 " "Processing ended: Mon Oct 01 23:42:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538451752549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538451752549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538451752549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538451752549 ""}
