###############################################################
#  Generated by:      Cadence Innovus 17.17-s050_1
#  OS:                Linux x86_64(Host ID dfm.ucsd.edu)
#  Generated on:      Thu Dec 12 16:42:58 2019
#  Design:            gcd_mem5
#  Command:           defOut -routing enc//gcd_mem5_placed.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN gcd_mem5 ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 69.350 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 67.200 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 138700 134400 ) ;

ROW CORE_ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 0 0 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_1 FreePDK45_38x28_10R_NP_162NW_34O 0 2800 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_2 FreePDK45_38x28_10R_NP_162NW_34O 0 5600 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_3 FreePDK45_38x28_10R_NP_162NW_34O 0 8400 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_4 FreePDK45_38x28_10R_NP_162NW_34O 0 11200 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_5 FreePDK45_38x28_10R_NP_162NW_34O 0 14000 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_6 FreePDK45_38x28_10R_NP_162NW_34O 0 16800 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_7 FreePDK45_38x28_10R_NP_162NW_34O 0 19600 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_8 FreePDK45_38x28_10R_NP_162NW_34O 0 22400 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_9 FreePDK45_38x28_10R_NP_162NW_34O 0 25200 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_10 FreePDK45_38x28_10R_NP_162NW_34O 0 28000 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_11 FreePDK45_38x28_10R_NP_162NW_34O 0 30800 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_12 FreePDK45_38x28_10R_NP_162NW_34O 0 33600 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_13 FreePDK45_38x28_10R_NP_162NW_34O 0 36400 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_14 FreePDK45_38x28_10R_NP_162NW_34O 0 39200 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_15 FreePDK45_38x28_10R_NP_162NW_34O 0 42000 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_16 FreePDK45_38x28_10R_NP_162NW_34O 0 44800 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_17 FreePDK45_38x28_10R_NP_162NW_34O 0 47600 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_18 FreePDK45_38x28_10R_NP_162NW_34O 0 50400 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_19 FreePDK45_38x28_10R_NP_162NW_34O 0 53200 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_20 FreePDK45_38x28_10R_NP_162NW_34O 0 56000 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_21 FreePDK45_38x28_10R_NP_162NW_34O 0 58800 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_22 FreePDK45_38x28_10R_NP_162NW_34O 0 61600 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_23 FreePDK45_38x28_10R_NP_162NW_34O 0 64400 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_24 FreePDK45_38x28_10R_NP_162NW_34O 0 67200 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_25 FreePDK45_38x28_10R_NP_162NW_34O 0 70000 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_26 FreePDK45_38x28_10R_NP_162NW_34O 0 72800 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_27 FreePDK45_38x28_10R_NP_162NW_34O 0 75600 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_28 FreePDK45_38x28_10R_NP_162NW_34O 0 78400 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_29 FreePDK45_38x28_10R_NP_162NW_34O 0 81200 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_30 FreePDK45_38x28_10R_NP_162NW_34O 0 84000 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_31 FreePDK45_38x28_10R_NP_162NW_34O 0 86800 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_32 FreePDK45_38x28_10R_NP_162NW_34O 0 89600 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_33 FreePDK45_38x28_10R_NP_162NW_34O 0 92400 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_34 FreePDK45_38x28_10R_NP_162NW_34O 0 95200 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_35 FreePDK45_38x28_10R_NP_162NW_34O 0 98000 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_36 FreePDK45_38x28_10R_NP_162NW_34O 0 100800 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_37 FreePDK45_38x28_10R_NP_162NW_34O 0 103600 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_38 FreePDK45_38x28_10R_NP_162NW_34O 0 106400 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_39 FreePDK45_38x28_10R_NP_162NW_34O 0 109200 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_40 FreePDK45_38x28_10R_NP_162NW_34O 0 112000 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_41 FreePDK45_38x28_10R_NP_162NW_34O 0 114800 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_42 FreePDK45_38x28_10R_NP_162NW_34O 0 117600 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_43 FreePDK45_38x28_10R_NP_162NW_34O 0 120400 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_44 FreePDK45_38x28_10R_NP_162NW_34O 0 123200 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_45 FreePDK45_38x28_10R_NP_162NW_34O 0 126000 N DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_46 FreePDK45_38x28_10R_NP_162NW_34O 0 128800 FS DO 365 BY 1 STEP 380 0
 ;
ROW CORE_ROW_47 FreePDK45_38x28_10R_NP_162NW_34O 0 131600 N DO 365 BY 1 STEP 380 0
 ;

TRACKS Y 3340 DO 41 STEP 3200 LAYER metal10 ;
TRACKS X 3550 DO 41 STEP 3360 LAYER metal10 ;
TRACKS X 1870 DO 82 STEP 1680 LAYER metal9 ;
TRACKS Y 3340 DO 41 STEP 3200 LAYER metal9 ;
TRACKS Y 1820 DO 79 STEP 1680 LAYER metal8 ;
TRACKS X 1870 DO 82 STEP 1680 LAYER metal8 ;
TRACKS X 750 DO 247 STEP 560 LAYER metal7 ;
TRACKS Y 1820 DO 79 STEP 1680 LAYER metal7 ;
TRACKS Y 700 DO 239 STEP 560 LAYER metal6 ;
TRACKS X 750 DO 247 STEP 560 LAYER metal6 ;
TRACKS X 750 DO 247 STEP 560 LAYER metal5 ;
TRACKS Y 700 DO 239 STEP 560 LAYER metal5 ;
TRACKS Y 140 DO 480 STEP 280 LAYER metal4 ;
TRACKS X 750 DO 247 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 365 STEP 380 LAYER metal3 ;
TRACKS Y 140 DO 480 STEP 280 LAYER metal3 ;
TRACKS Y 140 DO 480 STEP 280 LAYER metal2 ;
TRACKS X 190 DO 365 STEP 380 LAYER metal2 ;
TRACKS X 190 DO 365 STEP 380 LAYER metal1 ;
TRACKS Y 140 DO 480 STEP 280 LAYER metal1 ;

GCELLGRID X 136990 DO 2 STEP 1710 ;
GCELLGRID X 190 DO 37 STEP 3800 ;
GCELLGRID X 0 DO 2 STEP 190 ;
GCELLGRID Y 131740 DO 2 STEP 2660 ;
GCELLGRID Y 140 DO 48 STEP 2800 ;
GCELLGRID Y 0 DO 2 STEP 140 ;

COMPONENTS 311 ;
- mem0 fakeram45_64x7 + FIXED ( 86290 49130 ) N
 ;
- mem1 fakeram45_64x7 + FIXED ( 3330 28030 ) FN
 ;
- mem2 fakeram45_64x7 + FIXED ( 57810 48330 ) FN
 ;
- mem3 fakeram45_64x7 + FIXED ( 29620 47900 ) N
 ;
- mem4 fakeram45_64x7 + FIXED ( 111940 19420 ) N
 ;
- _438_ INV_X1 + PLACED ( 36100 28000 ) FS
 ;
- _439_ AND3_X1 + PLACED ( 29640 36400 ) FN
 ;
- _440_ XOR2_X1 + PLACED ( 77140 28000 ) S
 ;
- _441_ NOR4_X1 + PLACED ( 103740 30800 ) FN
 ;
- _442_ INV_X1 + PLACED ( 104880 39200 ) S
 ;
- _443_ INV_X4 + PLACED ( 106020 42000 ) N
 ;
- _444_ NOR2_X1 + PLACED ( 108300 28000 ) S
 ;
- _445_ NAND4_X1 + PLACED ( 109440 30800 ) FN
 ;
- _446_ NOR4_X1 + PLACED ( 44840 22400 ) FS
 ;
- _447_ NOR4_X1 + PLACED ( 52820 30800 ) FN
 ;
- _448_ NAND2_X1 + PLACED ( 42940 25200 ) FN
 ;
- _449_ NOR2_X1 + PLACED ( 26220 22400 ) FS
 ;
- _450_ INV_X1 + PLACED ( 5700 22400 ) FS
 ;
- _451_ INV_X1 + PLACED ( 21280 19600 ) FN
 ;
- _452_ NAND3_X1 + PLACED ( 16720 22400 ) S
 ;
- _453_ AND2_X1 + PLACED ( 1140 30800 ) N
 ;
- _454_ OR3_X1 + PLACED ( 9120 25200 ) N
 ;
- _455_ NAND2_X1 + PLACED ( 16340 25200 ) N
 ;
- _456_ OAI211_X1 + PLACED ( 21280 22400 ) S
 ;
- _457_ INV_X2 + PLACED ( 33060 25200 ) FN
 ;
- _460_ NAND4_X1 + PLACED ( 22800 19600 ) FN
 ;
- _461_ NAND2_X1 + PLACED ( 25460 19600 ) N
 ;
- _462_ NAND3_X1 + PLACED ( 1520 28000 ) FS
 ;
- _463_ NOR2_X1 + PLACED ( 5320 25200 ) FN
 ;
- _464_ AOI211_X1 + PLACED ( 25840 25200 ) N
 ;
- _465_ OR3_X1 + PLACED ( 20520 25200 ) N
 ;
- _467_ OAI21_X1 + PLACED ( 71440 36400 ) N
 ;
- _468_ INV_X1 + PLACED ( 53580 50400 ) FS
 ;
- _469_ NAND2_X1 + PLACED ( 54340 39200 ) S
 ;
- _470_ XNOR2_X2 + PLACED ( 112480 5600 ) FS
 ;
- _471_ XNOR2_X2 + PLACED ( 108680 2800 ) N
 ;
- _472_ AND2_X4 + PLACED ( 112480 2800 ) N
 ;
- _473_ XNOR2_X2 + PLACED ( 95000 44800 ) S
 ;
- _474_ XNOR2_X2 + PLACED ( 98800 42000 ) N
 ;
- _475_ AND2_X2 + PLACED ( 98040 36400 ) N
 ;
- _476_ XNOR2_X2 + PLACED ( 104880 14000 ) N
 ;
- _477_ XNOR2_X2 + PLACED ( 92720 14000 ) FN
 ;
- _478_ AND2_X4 + PLACED ( 98420 16800 ) S
 ;
- _479_ NAND3_X2 + PLACED ( 98800 22400 ) S
 ;
- _480_ INV_X16 + PLACED ( 103740 25200 ) N
 ;
- _481_ AND2_X4 + PLACED ( 95760 25200 ) N
 ;
- _482_ NOR2_X1 + PLACED ( 92720 28000 ) FS
 ;
- _483_ INV_X1 + PLACED ( 81700 28000 ) FS
 ;
- _484_ NOR3_X1 + PLACED ( 92340 25200 ) N
 ;
- _485_ OR3_X4 + PLACED ( 99180 25200 ) N
 ;
- _486_ INV_X2 + PLACED ( 96900 16800 ) FS
 ;
- _487_ AND3_X1 + PLACED ( 104120 16800 ) FS
 ;
- _488_ INV_X1 + PLACED ( 107540 11200 ) FS
 ;
- _489_ AND2_X1 + PLACED ( 109820 11200 ) FS
 ;
- _490_ OAI21_X1 + PLACED ( 110960 14000 ) N
 ;
- _491_ INV_X1 + PLACED ( 113240 11200 ) FS
 ;
- _492_ NOR2_X1 + PLACED ( 114760 8400 ) N
 ;
- _493_ INV_X1 + PLACED ( 115520 11200 ) FS
 ;
- _494_ INV_X16 + PLACED ( 118560 5600 ) FS
 ;
- _495_ NAND3_X1 + PLACED ( 118560 8400 ) N
 ;
- _496_ AND3_X1 + PLACED ( 115900 14000 ) N
 ;
- _497_ NOR2_X1 + PLACED ( 104880 28000 ) FS
 ;
- _498_ AOI211_X1 + PLACED ( 104120 33600 ) FS
 ;
- _499_ OAI211_X1 + PLACED ( 104880 22400 ) FS
 ;
- _500_ NAND3_X1 + PLACED ( 102600 19600 ) FN
 ;
- _501_ XNOR2_X2 + PLACED ( 52060 8400 ) N
 ;
- _502_ XNOR2_X2 + PLACED ( 51680 11200 ) S
 ;
- _503_ AND2_X4 + PLACED ( 52060 5600 ) S
 ;
- _504_ XNOR2_X2 + PLACED ( 29640 11200 ) S
 ;
- _505_ XNOR2_X1 + PLACED ( 32680 8400 ) N
 ;
- _506_ AND3_X4 + PLACED ( 41420 5600 ) FS
 ;
- _507_ XNOR2_X1 + PLACED ( 43320 28000 ) FS
 ;
- _508_ XNOR2_X2 + PLACED ( 48260 39200 ) S
 ;
- _509_ NAND2_X1 + PLACED ( 49780 22400 ) S
 ;
- _510_ XNOR2_X2 + PLACED ( 57000 22400 ) S
 ;
- _511_ INV_X1 + PLACED ( 61560 22400 ) FS
 ;
- _512_ XNOR2_X2 + PLACED ( 63080 22400 ) S
 ;
- _513_ INV_X2 + PLACED ( 65360 16800 ) S
 ;
- _514_ NOR3_X1 + PLACED ( 64600 19600 ) FN
 ;
- _515_ AND2_X1 + PLACED ( 76380 16800 ) FS
 ;
- _516_ NAND2_X1 + PLACED ( 77520 19600 ) N
 ;
- _517_ INV_X1 + PLACED ( 30400 8400 ) N
 ;
- _518_ AND3_X1 + PLACED ( 36480 11200 ) FS
 ;
- _519_ INV_X1 + PLACED ( 34960 14000 ) N
 ;
- _520_ AND2_X1 + PLACED ( 40660 14000 ) N
 ;
- _521_ OAI21_X1 + PLACED ( 41420 11200 ) FS
 ;
- _522_ INV_X1 + PLACED ( 57760 11200 ) FS
 ;
- _523_ NOR2_X1 + PLACED ( 63460 11200 ) FS
 ;
- _524_ INV_X1 + PLACED ( 66880 11200 ) FS
 ;
- _525_ AOI22_X1 + PLACED ( 66880 8400 ) N
 ;
- _526_ OAI21_X1 + PLACED ( 67640 14000 ) FN
 ;
- _527_ NAND2_X1 + PLACED ( 68400 16800 ) S
 ;
- _528_ INV_X1 + PLACED ( 41040 28000 ) FS
 ;
- _529_ NAND3_X1 + PLACED ( 49020 25200 ) FN
 ;
- _530_ AND4_X4 + PLACED ( 68020 22400 ) FS
 ;
- _531_ AND2_X1 + PLACED ( 39520 25200 ) N
 ;
- _532_ INV_X1 + PLACED ( 68400 28000 ) FS
 ;
- _533_ NOR2_X1 + PLACED ( 65360 28000 ) FS
 ;
- _534_ INV_X1 + PLACED ( 64980 33600 ) FS
 ;
- _535_ AOI22_X1 + PLACED ( 64980 30800 ) N
 ;
- _536_ OR3_X1 + PLACED ( 65360 25200 ) N
 ;
- _537_ NAND4_X1 + PLACED ( 75240 25200 ) N
 ;
- _538_ AND2_X2 + PLACED ( 98420 19600 ) FN
 ;
- _539_ NAND4_X1 + PLACED ( 81700 19600 ) FN
 ;
- _540_ XNOR2_X2 + PLACED ( 87780 28000 ) S
 ;
- _541_ INV_X1 + PLACED ( 86260 25200 ) FN
 ;
- _542_ NOR3_X4 + PLACED ( 78660 22400 ) FS
 ;
- _543_ AOI21_X4 + PLACED ( 73720 22400 ) FS
 ;
- _544_ NAND2_X4 + PLACED ( 39140 16800 ) FS
 ;
- _545_ OR2_X4 + PLACED ( 35720 16800 ) FS
 ;
- _547_ OAI211_X2 + PLACED ( 73720 39200 ) FS
 ;
- _548_ OR2_X1 + PLACED ( 35720 25200 ) N
 ;
- _551_ MUX2_X1 + PLACED ( 71060 44800 ) FS
 ;
- _552_ OAI21_X1 + PLACED ( 81700 30800 ) FN
 ;
- _553_ INV_X1 + PLACED ( 71820 25200 ) N
 ;
- _554_ NOR2_X4 + PLACED ( 71820 19600 ) N
 ;
- _556_ NAND2_X2 + PLACED ( 91960 30800 ) N
 ;
- _557_ XOR2_X1 + PLACED ( 90060 33600 ) S
 ;
- _558_ NAND2_X2 + PLACED ( 90060 36400 ) N
 ;
- _559_ OAI211_X1 + PLACED ( 87020 39200 ) FS
 ;
- _560_ MUX2_X1 + PLACED ( 84360 39200 ) S
 ;
- _561_ OAI21_X1 + PLACED ( 82080 47600 ) N
 ;
- _562_ AOI21_X4 + PLACED ( 95000 28000 ) FS
 ;
- _563_ XNOR2_X1 + PLACED ( 95760 33600 ) S
 ;
- _564_ NAND2_X2 + PLACED ( 90440 42000 ) N
 ;
- _565_ OAI211_X1 + PLACED ( 83980 47600 ) N
 ;
- _566_ MUX2_X1 + PLACED ( 83220 58800 ) FN
 ;
- _567_ OAI21_X1 + PLACED ( 84740 56000 ) FS
 ;
- _568_ INV_X4 + PLACED ( 96140 30800 ) FN
 ;
- _569_ AND2_X1 + PLACED ( 98040 39200 ) FS
 ;
- _570_ AND2_X4 + PLACED ( 102600 42000 ) FN
 ;
- _571_ NOR2_X1 + PLACED ( 101460 44800 ) S
 ;
- _572_ XNOR2_X1 + PLACED ( 103740 44800 ) FS
 ;
- _573_ NAND2_X2 + PLACED ( 93100 44800 ) FS
 ;
- _574_ OAI211_X1 + PLACED ( 84360 50400 ) FS
 ;
- _575_ MUX2_X1 + PLACED ( 82460 53200 ) FN
 ;
- _576_ OAI21_X1 + PLACED ( 77900 2800 ) N
 ;
- _577_ AND2_X2 + PLACED ( 101460 39200 ) FS
 ;
- _578_ AOI21_X4 + PLACED ( 102220 36400 ) N
 ;
- _579_ NAND2_X2 + PLACED ( 99180 30800 ) N
 ;
- _580_ NAND2_X4 + PLACED ( 98800 33600 ) FS
 ;
- _581_ XOR2_X1 + PLACED ( 96900 14000 ) FN
 ;
- _582_ NAND2_X2 + PLACED ( 83600 11200 ) FS
 ;
- _583_ OAI211_X1 + PLACED ( 79800 11200 ) FS
 ;
- _584_ MUX2_X1 + PLACED ( 78660 14000 ) N
 ;
- _585_ OAI21_X1 + PLACED ( 77900 0 ) S
 ;
- _586_ AND2_X1 + PLACED ( 100700 14000 ) FN
 ;
- _587_ NOR2_X1 + PLACED ( 96520 11200 ) FS
 ;
- _588_ NOR3_X1 + PLACED ( 100700 11200 ) S
 ;
- _589_ AOI221_X4 + PLACED ( 98800 8400 ) FN
 ;
- _590_ NAND2_X2 + PLACED ( 95380 5600 ) FS
 ;
- _591_ OAI211_X1 + PLACED ( 79800 5600 ) FS
 ;
- _592_ MUX2_X1 + PLACED ( 78280 8400 ) N
 ;
- _593_ OAI21_X1 + PLACED ( 88540 0 ) FS
 ;
- _594_ NAND2_X1 + PLACED ( 104500 11200 ) FS
 ;
- _595_ OAI21_X1 + PLACED ( 107160 8400 ) FN
 ;
- _596_ AOI21_X1 + PLACED ( 106400 5600 ) FS
 ;
- _597_ XNOR2_X1 + PLACED ( 106780 0 ) S
 ;
- _598_ NAND2_X2 + PLACED ( 100700 0 ) FS
 ;
- _599_ OAI211_X1 + PLACED ( 91580 2800 ) N
 ;
- _600_ MUX2_X1 + PLACED ( 96520 2800 ) N
 ;
- _601_ OAI21_X1 + PLACED ( 83980 0 ) S
 ;
- _602_ AND2_X1 + PLACED ( 120080 2800 ) N
 ;
- _603_ NOR2_X4 + PLACED ( 122740 2800 ) N
 ;
- _604_ NOR3_X1 + PLACED ( 121600 0 ) S
 ;
- _605_ NOR2_X1 + PLACED ( 125780 0 ) FS
 ;
- _606_ XNOR2_X1 + PLACED ( 116280 0 ) S
 ;
- _607_ NAND2_X2 + PLACED ( 97280 0 ) FS
 ;
- _608_ OAI211_X1 + PLACED ( 85880 2800 ) N
 ;
- _609_ MUX2_X1 + PLACED ( 84740 5600 ) S
 ;
- _610_ OAI21_X1 + PLACED ( 21280 0 ) S
 ;
- _611_ NAND2_X2 + PLACED ( 102220 5600 ) FS
 ;
- _612_ AND2_X2 + PLACED ( 116660 2800 ) FN
 ;
- _613_ AOI221_X2 + PLACED ( 110200 0 ) S
 ;
- _614_ NAND2_X2 + PLACED ( 98800 5600 ) FS
 ;
- _615_ XOR2_X1 + PLACED ( 31160 0 ) S
 ;
- _616_ NAND2_X2 + PLACED ( 28500 2800 ) N
 ;
- _617_ OAI211_X1 + PLACED ( 23940 2800 ) FN
 ;
- _618_ MUX2_X1 + PLACED ( 23940 8400 ) FN
 ;
- _619_ OAI21_X1 + PLACED ( 26220 0 ) S
 ;
- _620_ AND3_X1 + PLACED ( 41420 0 ) FS
 ;
- _621_ AND2_X1 + PLACED ( 31920 2800 ) FN
 ;
- _622_ NOR2_X1 + PLACED ( 36860 8400 ) FN
 ;
- _623_ NOR3_X1 + PLACED ( 36480 2800 ) N
 ;
- _624_ AOI211_X1 + PLACED ( 36100 0 ) FS
 ;
- _625_ NAND2_X1 + PLACED ( 30020 5600 ) FS
 ;
- _626_ OAI211_X1 + PLACED ( 25080 5600 ) S
 ;
- _627_ MUX2_X1 + PLACED ( 25840 14000 ) FN
 ;
- _628_ OAI21_X1 + PLACED ( 68780 0 ) S
 ;
- _629_ NOR2_X1 + PLACED ( 37620 14000 ) N
 ;
- _630_ AOI21_X1 + PLACED ( 36860 5600 ) FS
 ;
- _631_ INV_X1 + PLACED ( 46740 5600 ) FS
 ;
- _632_ NOR2_X1 + PLACED ( 49780 0 ) S
 ;
- _633_ XNOR2_X1 + PLACED ( 52440 0 ) FS
 ;
- _634_ NAND2_X1 + PLACED ( 69160 2800 ) N
 ;
- _635_ OAI211_X1 + PLACED ( 71060 5600 ) S
 ;
- _636_ MUX2_X1 + PLACED ( 71440 8400 ) N
 ;
- _637_ OAI21_X1 + PLACED ( 43700 2800 ) N
 ;
- _638_ OAI21_X2 + PLACED ( 44460 8400 ) N
 ;
- _639_ OAI21_X1 + PLACED ( 49780 2800 ) N
 ;
- _640_ NOR2_X1 + PLACED ( 62700 8400 ) N
 ;
- _641_ INV_X1 + PLACED ( 63840 0 ) FS
 ;
- _642_ AND2_X1 + PLACED ( 60420 0 ) S
 ;
- _643_ XNOR2_X1 + PLACED ( 56620 0 ) S
 ;
- _644_ AND2_X2 + PLACED ( 57000 2800 ) N
 ;
- _645_ OAI21_X1 + PLACED ( 57000 5600 ) S
 ;
- _646_ OAI21_X1 + PLACED ( 57380 8400 ) FN
 ;
- _647_ AND2_X2 + PLACED ( 66500 5600 ) S
 ;
- _648_ INV_X2 + PLACED ( 66120 2800 ) FN
 ;
- _649_ NAND2_X1 + PLACED ( 53960 2800 ) N
 ;
- _650_ AOI21_X1 + PLACED ( 62700 5600 ) FS
 ;
- _651_ AND3_X4 + PLACED ( 61180 2800 ) N
 ;
- _652_ XNOR2_X1 + PLACED ( 68020 19600 ) N
 ;
- _653_ NAND2_X1 + PLACED ( 71440 28000 ) S
 ;
- _654_ OAI21_X1 + PLACED ( 71440 30800 ) N
 ;
- _655_ OAI211_X1 + PLACED ( 70680 33600 ) FS
 ;
- _656_ MUX2_X1 + PLACED ( 68400 44800 ) FS
 ;
- _657_ NOR2_X2 + PLACED ( 60800 14000 ) FN
 ;
- _658_ NOR2_X1 + PLACED ( 62320 28000 ) FS
 ;
- _659_ NOR2_X2 + PLACED ( 60420 19600 ) N
 ;
- _660_ XNOR2_X1 + PLACED ( 56620 19600 ) FN
 ;
- _661_ NAND2_X1 + PLACED ( 58900 28000 ) S
 ;
- _662_ OAI21_X1 + PLACED ( 53960 33600 ) S
 ;
- _663_ OAI211_X1 + PLACED ( 58520 39200 ) S
 ;
- _664_ MUX2_X1 + PLACED ( 57380 42000 ) N
 ;
- _665_ OR3_X4 + PLACED ( 60420 16800 ) S
 ;
- _666_ INV_X1 + PLACED ( 45980 25200 ) N
 ;
- _667_ AOI22_X1 + PLACED ( 59280 25200 ) N
 ;
- _668_ AND3_X1 + PLACED ( 47880 28000 ) S
 ;
- _669_ AOI21_X4 + PLACED ( 45980 30800 ) N
 ;
- _670_ NOR2_X1 + PLACED ( 45220 33600 ) FS
 ;
- _671_ NAND2_X1 + PLACED ( 43320 39200 ) FS
 ;
- _672_ OAI21_X1 + PLACED ( 28500 39200 ) S
 ;
- _673_ OAI211_X1 + PLACED ( 40660 39200 ) S
 ;
- _674_ MUX2_X1 + PLACED ( 39520 42000 ) N
 ;
- _675_ NOR2_X1 + PLACED ( 42560 30800 ) FN
 ;
- _676_ NOR2_X2 + PLACED ( 41420 33600 ) S
 ;
- _677_ XNOR2_X1 + PLACED ( 47880 33600 ) FS
 ;
- _678_ AND2_X2 + PLACED ( 51300 36400 ) N
 ;
- _679_ OAI21_X1 + PLACED ( 33440 39200 ) S
 ;
- _680_ OAI21_X2 + PLACED ( 53960 47600 ) N
 ;
- _681_ OAI21_X1 + PLACED ( 54340 50400 ) FS
 ;
- _682_ OAI21_X1 + PLACED ( 53580 53200 ) N
 ;
- _683_ MUX2_X1 + PLACED ( 76380 30800 ) N
 ;
- _684_ NAND2_X4 + PLACED ( 33820 19600 ) N
 ;
- _686_ MUX2_X1 + PLACED ( 77140 33600 ) S
 ;
- _687_ MUX2_X1 + PLACED ( 83980 28000 ) FS
 ;
- _688_ MUX2_X1 + PLACED ( 84740 36400 ) FN
 ;
- _689_ MUX2_X1 + PLACED ( 82080 33600 ) S
 ;
- _690_ MUX2_X1 + PLACED ( 81320 42000 ) FN
 ;
- _691_ MUX2_X1 + PLACED ( 87020 30800 ) N
 ;
- _692_ MUX2_X1 + PLACED ( 90060 39200 ) S
 ;
- _693_ MUX2_X1 + PLACED ( 83980 14000 ) N
 ;
- _694_ MUX2_X1 + PLACED ( 84740 22400 ) S
 ;
- _695_ MUX2_X1 + PLACED ( 93860 8400 ) N
 ;
- _696_ MUX2_X1 + PLACED ( 92720 16800 ) FS
 ;
- _697_ MUX2_X1 + PLACED ( 92340 0 ) S
 ;
- _698_ MUX2_X1 + PLACED ( 89300 8400 ) FN
 ;
- _699_ MUX2_X1 + PLACED ( 89680 5600 ) S
 ;
- _700_ MUX2_X1 + PLACED ( 88920 14000 ) FN
 ;
- _701_ MUX2_X1 + PLACED ( 25460 11200 ) FS
 ;
- _702_ MUX2_X1 + PLACED ( 30400 16800 ) S
 ;
- _703_ MUX2_X1 + PLACED ( 21280 14000 ) FN
 ;
- _704_ MUX2_X1 + PLACED ( 30400 14000 ) FN
 ;
- _705_ MUX2_X1 + PLACED ( 47880 14000 ) N
 ;
- _706_ MUX2_X1 + PLACED ( 48640 19600 ) N
 ;
- _707_ MUX2_X1 + PLACED ( 45600 11200 ) S
 ;
- _708_ MUX2_X1 + PLACED ( 45600 16800 ) S
 ;
- _709_ MUX2_X1 + PLACED ( 52820 16800 ) FS
 ;
- _710_ MUX2_X1 + PLACED ( 53200 25200 ) N
 ;
- _711_ MUX2_X1 + PLACED ( 53200 22400 ) FS
 ;
- _712_ MUX2_X1 + PLACED ( 53960 28000 ) FS
 ;
- _713_ MUX2_X1 + PLACED ( 43320 36400 ) N
 ;
- _714_ MUX2_X1 + PLACED ( 44460 39200 ) S
 ;
- _715_ MUX2_X1 + PLACED ( 47120 36400 ) N
 ;
- _716_ MUX2_X1 + PLACED ( 49020 42000 ) FN
 ;
- _858_ DFF_X1 + PLACED ( 27360 30800 ) N
 ;
- _859_ DFF_X1 + PLACED ( 26980 33600 ) S
 ;
- _860_ DFF_X1 + PLACED ( 27360 19600 ) N
 ;
- _861_ DFF_X1 + PLACED ( 68400 42000 ) FN
 ;
- _862_ DFF_X1 + PLACED ( 77900 39200 ) S
 ;
- _863_ DFF_X1 + PLACED ( 86640 44800 ) FS
 ;
- _864_ DFF_X1 + PLACED ( 80180 44800 ) FS
 ;
- _865_ DFF_X1 + PLACED ( 79040 16800 ) FS
 ;
- _866_ DFF_X1 + PLACED ( 71440 11200 ) FS
 ;
- _867_ DFF_X1 + PLACED ( 102220 2800 ) N
 ;
- _868_ DFF_X1 + PLACED ( 82080 8400 ) N
 ;
- _869_ DFF_X1 + PLACED ( 18240 11200 ) FS
 ;
- _870_ DFF_X1 + PLACED ( 22800 16800 ) S
 ;
- _871_ DFF_X1 + PLACED ( 71440 14000 ) FN
 ;
- _872_ DFF_X1 + PLACED ( 53580 14000 ) FN
 ;
- _873_ DFF_X1 + PLACED ( 61940 44800 ) S
 ;
- _874_ DFF_X1 + PLACED ( 61940 42000 ) FN
 ;
- _875_ DFF_X1 + PLACED ( 42560 44800 ) S
 ;
- _876_ DFF_X1 + PLACED ( 55480 44800 ) S
 ;
- _877_ DFF_X1 + PLACED ( 74860 42000 ) N
 ;
- _878_ DFF_X1 + PLACED ( 83980 42000 ) N
 ;
- _879_ DFF_X1 + PLACED ( 73720 44800 ) FS
 ;
- _880_ DFF_X1 + PLACED ( 92340 42000 ) FN
 ;
- _881_ DFF_X1 + PLACED ( 79040 25200 ) N
 ;
- _882_ DFF_X1 + PLACED ( 77520 36400 ) N
 ;
- _883_ DFF_X1 + PLACED ( 86260 11200 ) FS
 ;
- _884_ DFF_X1 + PLACED ( 85500 16800 ) FS
 ;
- _885_ DFF_X1 + PLACED ( 28880 28000 ) FS
 ;
- _886_ DFF_X1 + PLACED ( 31160 22400 ) FS
 ;
- _887_ DFF_X1 + PLACED ( 57760 33600 ) FS
 ;
- _888_ DFF_X1 + PLACED ( 39900 19600 ) N
 ;
- _889_ DFF_X1 + PLACED ( 62700 39200 ) FS
 ;
- _890_ DFF_X1 + PLACED ( 56620 30800 ) N
 ;
- _891_ DFF_X1 + PLACED ( 42560 42000 ) N
 ;
- _892_ DFF_X1 + PLACED ( 49020 44800 ) FS
 ;
END COMPONENTS

PINS 89 ;
- clk + NET clk + DIRECTION INPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 85540 ) E ;
- req_msg[31] + NET req_msg[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 0 41020 ) E ;
- req_msg[30] + NET req_msg[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal7 ( -400 0 ) ( 400 800 )
  + PLACED ( 0 40460 ) E ;
- req_msg[29] + NET req_msg[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 54150 0 ) N ;
- req_msg[28] + NET req_msg[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 72390 0 ) N ;
- req_msg[27] + NET req_msg[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 45030 0 ) N ;
- req_msg[26] + NET req_msg[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 68970 0 ) N ;
- req_msg[25] + NET req_msg[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 26410 0 ) N ;
- req_msg[24] + NET req_msg[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 21470 0 ) N ;
- req_msg[23] + NET req_msg[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 84170 0 ) N ;
- req_msg[22] + NET req_msg[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 89870 0 ) N ;
- req_msg[21] + NET req_msg[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 78090 0 ) N ;
- req_msg[20] + NET req_msg[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 79230 0 ) N ;
- req_msg[19] + NET req_msg[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 138700 57820 ) W ;
- req_msg[18] + NET req_msg[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 83030 0 ) N ;
- req_msg[17] + NET req_msg[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 81890 0 ) N ;
- req_msg[16] + NET req_msg[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal4 ( -140 0 ) ( 140 280 )
  + PLACED ( 72430 0 ) N ;
- req_msg[15] + NET req_msg[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 48830 0 ) N ;
- req_msg[14] + NET req_msg[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal4 ( -140 0 ) ( 140 280 )
  + PLACED ( 44990 0 ) N ;
- req_msg[13] + NET req_msg[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 54910 0 ) N ;
- req_msg[12] + NET req_msg[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal4 ( -140 0 ) ( 140 280 )
  + PLACED ( 54510 0 ) N ;
- req_msg[11] + NET req_msg[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 46550 0 ) N ;
- req_msg[10] + NET req_msg[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 49590 0 ) N ;
- req_msg[9] + NET req_msg[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 22230 0 ) N ;
- req_msg[8] + NET req_msg[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 27170 0 ) N ;
- req_msg[7] + NET req_msg[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 90630 0 ) N ;
- req_msg[6] + NET req_msg[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 93290 0 ) N ;
- req_msg[5] + NET req_msg[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 95570 0 ) N ;
- req_msg[4] + NET req_msg[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 85690 0 ) N ;
- req_msg[3] + NET req_msg[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 88730 0 ) N ;
- req_msg[2] + NET req_msg[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal4 ( -140 0 ) ( 140 280 )
  + PLACED ( 83070 0 ) N ;
- req_msg[1] + NET req_msg[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal4 ( -140 0 ) ( 140 280 )
  + PLACED ( 85870 0 ) N ;
- req_msg[0] + NET req_msg[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER metal4 ( -140 0 ) ( 140 280 )
  + PLACED ( 78030 0 ) N ;
- req_rdy + NET req_rdy + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal4 ( -140 0 ) ( 140 280 )
  + PLACED ( 57870 0 ) N ;
- req_val + NET req_val + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 25270 0 ) N ;
- reset + NET reset + DIRECTION INPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 25620 ) E ;
- resp_msg[15] + NET resp_msg[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 50350 0 ) N ;
- resp_msg[14] + NET resp_msg[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal6 ( -140 0 ) ( 140 280 )
  + PLACED ( 44990 0 ) N ;
- resp_msg[13] + NET resp_msg[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 58330 0 ) N ;
- resp_msg[12] + NET resp_msg[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 70490 0 ) N ;
- resp_msg[11] + NET resp_msg[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 57190 0 ) N ;
- resp_msg[10] + NET resp_msg[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 61370 0 ) N ;
- resp_msg[9] + NET resp_msg[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 33630 0 ) N ;
- resp_msg[8] + NET resp_msg[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 30590 0 ) N ;
- resp_msg[7] + NET resp_msg[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 107350 0 ) N ;
- resp_msg[6] + NET resp_msg[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 104310 0 ) N ;
- resp_msg[5] + NET resp_msg[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 97850 0 ) N ;
- resp_msg[4] + NET resp_msg[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal4 ( -140 0 ) ( 140 280 )
  + PLACED ( 90910 0 ) N ;
- resp_msg[3] + NET resp_msg[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 138700 46060 ) W ;
- resp_msg[2] + NET resp_msg[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal4 ( -140 0 ) ( 140 280 )
  + PLACED ( 93710 0 ) N ;
- resp_msg[1] + NET resp_msg[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal6 ( -140 0 ) ( 140 280 )
  + PLACED ( 90350 0 ) N ;
- resp_msg[0] + NET resp_msg[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal6 ( -140 0 ) ( 140 280 )
  + PLACED ( 78590 0 ) N ;
- resp_rdy + NET resp_rdy + DIRECTION INPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 0 30940 ) E ;
- resp_val + NET resp_val + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 0 33180 ) E ;
- mem_out0[6] + NET mem_out0[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 138700 76860 ) W ;
- mem_out0[5] + NET mem_out0[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 138700 74620 ) W ;
- mem_out0[4] + NET mem_out0[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 138700 72940 ) W ;
- mem_out0[3] + NET mem_out0[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 138700 70700 ) W ;
- mem_out0[2] + NET mem_out0[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 138700 69020 ) W ;
- mem_out0[1] + NET mem_out0[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 138700 66780 ) W ;
- mem_out0[0] + NET mem_out0[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 138700 65100 ) W ;
- mem_out1[6] + NET mem_out1[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 55860 ) E ;
- mem_out1[5] + NET mem_out1[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 53900 ) E ;
- mem_out1[4] + NET mem_out1[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 51940 ) E ;
- mem_out1[3] + NET mem_out1[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 49980 ) E ;
- mem_out1[2] + NET mem_out1[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 48020 ) E ;
- mem_out1[1] + NET mem_out1[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 46060 ) E ;
- mem_out1[0] + NET mem_out1[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 44100 ) E ;
- mem_out2[6] + NET mem_out2[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 138700 75740 ) W ;
- mem_out2[5] + NET mem_out2[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal7 ( -400 0 ) ( 400 800 )
  + PLACED ( 138700 74060 ) W ;
- mem_out2[4] + NET mem_out2[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 138700 71820 ) W ;
- mem_out2[3] + NET mem_out2[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal7 ( -400 0 ) ( 400 800 )
  + PLACED ( 138700 70700 ) W ;
- mem_out2[2] + NET mem_out2[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 138700 67900 ) W ;
- mem_out2[1] + NET mem_out2[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal7 ( -400 0 ) ( 400 800 )
  + PLACED ( 138700 65660 ) W ;
- mem_out2[0] + NET mem_out2[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 138700 63980 ) W ;
- mem_out3[6] + NET mem_out3[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 0 75740 ) E ;
- mem_out3[5] + NET mem_out3[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 0 73500 ) E ;
- mem_out3[4] + NET mem_out3[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 0 71820 ) E ;
- mem_out3[3] + NET mem_out3[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 0 69580 ) E ;
- mem_out3[2] + NET mem_out3[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 0 67900 ) E ;
- mem_out3[1] + NET mem_out3[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 0 65660 ) E ;
- mem_out3[0] + NET mem_out3[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal5 ( -140 0 ) ( 140 280 )
  + PLACED ( 0 63980 ) E ;
- mem_out4[6] + NET mem_out4[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 138700 47180 ) W ;
- mem_out4[5] + NET mem_out4[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 138700 45220 ) W ;
- mem_out4[4] + NET mem_out4[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 138700 43260 ) W ;
- mem_out4[3] + NET mem_out4[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 138700 41300 ) W ;
- mem_out4[2] + NET mem_out4[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 138700 39340 ) W ;
- mem_out4[1] + NET mem_out4[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 138700 37380 ) W ;
- mem_out4[0] + NET mem_out4[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 138700 35420 ) W ;
END PINS

SPECIALNETS 2 ;
- vdd
  + USE POWER
 ;
- vss
  + USE GROUND
 ;
END SPECIALNETS

NETS 412 ;
- clk
  ( PIN clk ) ( mem4 clk ) ( mem3 clk ) ( mem2 clk ) ( mem1 clk ) ( mem0 clk )
  ( _892_ CK ) ( _891_ CK ) ( _890_ CK ) ( _889_ CK ) ( _888_ CK ) ( _887_ CK )
  ( _886_ CK ) ( _885_ CK ) ( _884_ CK ) ( _883_ CK ) ( _882_ CK ) ( _881_ CK )
  ( _880_ CK ) ( _879_ CK ) ( _878_ CK ) ( _877_ CK ) ( _876_ CK ) ( _875_ CK )
  ( _874_ CK ) ( _873_ CK ) ( _872_ CK ) ( _871_ CK ) ( _870_ CK ) ( _869_ CK )
  ( _868_ CK ) ( _867_ CK ) ( _866_ CK ) ( _865_ CK ) ( _864_ CK ) ( _863_ CK )
  ( _862_ CK ) ( _861_ CK ) ( _860_ CK ) ( _859_ CK ) ( _858_ CK )
 ;
- req_msg[31]
  ( PIN req_msg[31] ) ( _679_ A )
 ;
- req_msg[30]
  ( PIN req_msg[30] ) ( _672_ A )
 ;
- req_msg[29]
  ( PIN req_msg[29] ) ( _662_ A )
 ;
- req_msg[28]
  ( PIN req_msg[28] ) ( _654_ A )
 ;
- req_msg[27]
  ( PIN req_msg[27] ) ( _637_ A )
 ;
- req_msg[26]
  ( PIN req_msg[26] ) ( _628_ A )
 ;
- req_msg[25]
  ( PIN req_msg[25] ) ( _619_ A )
 ;
- req_msg[24]
  ( PIN req_msg[24] ) ( _610_ A )
 ;
- req_msg[23]
  ( PIN req_msg[23] ) ( _601_ A )
 ;
- req_msg[22]
  ( PIN req_msg[22] ) ( _593_ A )
 ;
- req_msg[21]
  ( PIN req_msg[21] ) ( _585_ A )
 ;
- req_msg[20]
  ( PIN req_msg[20] ) ( _576_ A )
 ;
- req_msg[19]
  ( PIN req_msg[19] ) ( _567_ A )
 ;
- req_msg[18]
  ( PIN req_msg[18] ) ( _561_ A )
 ;
- req_msg[17]
  ( PIN req_msg[17] ) ( _552_ A )
 ;
- req_msg[16]
  ( PIN req_msg[16] ) ( _467_ A )
 ;
- req_msg[15]
  ( PIN req_msg[15] ) ( _715_ B )
 ;
- req_msg[14]
  ( PIN req_msg[14] ) ( _713_ B )
 ;
- req_msg[13]
  ( PIN req_msg[13] ) ( _711_ B )
 ;
- req_msg[12]
  ( PIN req_msg[12] ) ( _709_ B )
 ;
- req_msg[11]
  ( PIN req_msg[11] ) ( _707_ B )
 ;
- req_msg[10]
  ( PIN req_msg[10] ) ( _705_ B )
 ;
- req_msg[9]
  ( PIN req_msg[9] ) ( _703_ B )
 ;
- req_msg[8]
  ( PIN req_msg[8] ) ( _701_ B )
 ;
- req_msg[7]
  ( PIN req_msg[7] ) ( _699_ B )
 ;
- req_msg[6]
  ( PIN req_msg[6] ) ( _697_ B )
 ;
- req_msg[5]
  ( PIN req_msg[5] ) ( _695_ B )
 ;
- req_msg[4]
  ( PIN req_msg[4] ) ( _693_ B )
 ;
- req_msg[3]
  ( PIN req_msg[3] ) ( _691_ B )
 ;
- req_msg[2]
  ( PIN req_msg[2] ) ( _689_ B )
 ;
- req_msg[1]
  ( PIN req_msg[1] ) ( _687_ B )
 ;
- req_msg[0]
  ( PIN req_msg[0] ) ( _683_ B )
 ;
- req_rdy
  ( PIN req_rdy ) ( _858_ Q ) ( _715_ S ) ( _713_ S ) ( _711_ S ) ( _709_ S )
  ( _707_ S ) ( _705_ S ) ( _703_ S ) ( _701_ S ) ( _699_ S ) ( _697_ S )
  ( _695_ S ) ( _693_ S ) ( _691_ S ) ( _689_ S ) ( _687_ S ) ( _683_ S )
  ( _548_ A2 ) ( _464_ C1 ) ( _460_ A3 )
 ;
- req_val
  ( PIN req_val ) ( _464_ C2 ) ( _460_ A4 )
 ;
- reset
  ( PIN reset ) ( _465_ A2 ) ( _464_ A ) ( _454_ A2 ) ( _450_ A )
 ;
- resp_msg[15]
  ( PIN resp_msg[15] ) ( _678_ A1 ) ( _677_ ZN )
 ;
- resp_msg[14]
  ( PIN resp_msg[14] ) ( _671_ A1 ) ( _670_ ZN )
 ;
- resp_msg[13]
  ( PIN resp_msg[13] ) ( _661_ A1 ) ( _660_ ZN )
 ;
- resp_msg[12]
  ( PIN resp_msg[12] ) ( _653_ A1 ) ( _652_ ZN )
 ;
- resp_msg[11]
  ( PIN resp_msg[11] ) ( _644_ A1 ) ( _643_ ZN )
 ;
- resp_msg[10]
  ( PIN resp_msg[10] ) ( _634_ A2 ) ( _633_ ZN )
 ;
- resp_msg[9]
  ( PIN resp_msg[9] ) ( _625_ A1 ) ( _624_ ZN )
 ;
- resp_msg[8]
  ( PIN resp_msg[8] ) ( _616_ A2 ) ( _615_ Z )
 ;
- resp_msg[7]
  ( PIN resp_msg[7] ) ( _607_ A2 ) ( _606_ ZN )
 ;
- resp_msg[6]
  ( PIN resp_msg[6] ) ( _598_ A2 ) ( _597_ ZN )
 ;
- resp_msg[5]
  ( PIN resp_msg[5] ) ( _590_ A2 ) ( _589_ ZN )
 ;
- resp_msg[4]
  ( PIN resp_msg[4] ) ( _582_ A2 ) ( _581_ Z )
 ;
- resp_msg[3]
  ( PIN resp_msg[3] ) ( _573_ A2 ) ( _572_ ZN )
 ;
- resp_msg[2]
  ( PIN resp_msg[2] ) ( _564_ A2 ) ( _563_ ZN )
 ;
- resp_msg[1]
  ( PIN resp_msg[1] ) ( _558_ A2 ) ( _557_ Z )
 ;
- resp_msg[0]
  ( PIN resp_msg[0] ) ( _542_ A2 ) ( _537_ A2 ) ( _440_ Z )
 ;
- resp_rdy
  ( PIN resp_rdy ) ( _462_ A3 ) ( _453_ A2 )
 ;
- resp_val
  ( PIN resp_val ) ( _462_ A1 ) ( _453_ A1 ) ( _439_ ZN )
 ;
- mem_out0[6]
  ( PIN mem_out0[6] ) ( mem0 rd_out[6] )
 ;
- mem_out0[5]
  ( PIN mem_out0[5] ) ( mem0 rd_out[5] )
 ;
- mem_out0[4]
  ( PIN mem_out0[4] ) ( mem0 rd_out[4] )
 ;
- mem_out0[3]
  ( PIN mem_out0[3] ) ( mem0 rd_out[3] )
 ;
- mem_out0[2]
  ( PIN mem_out0[2] ) ( mem0 rd_out[2] )
 ;
- mem_out0[1]
  ( PIN mem_out0[1] ) ( mem0 rd_out[1] )
 ;
- mem_out0[0]
  ( PIN mem_out0[0] ) ( mem0 rd_out[0] )
 ;
- mem_out1[6]
  ( PIN mem_out1[6] ) ( mem1 rd_out[6] )
 ;
- mem_out1[5]
  ( PIN mem_out1[5] ) ( mem1 rd_out[5] )
 ;
- mem_out1[4]
  ( PIN mem_out1[4] ) ( mem1 rd_out[4] )
 ;
- mem_out1[3]
  ( PIN mem_out1[3] ) ( mem1 rd_out[3] )
 ;
- mem_out1[2]
  ( PIN mem_out1[2] ) ( mem1 rd_out[2] )
 ;
- mem_out1[1]
  ( PIN mem_out1[1] ) ( mem1 rd_out[1] )
 ;
- mem_out1[0]
  ( PIN mem_out1[0] ) ( mem1 rd_out[0] )
 ;
- mem_out2[6]
  ( PIN mem_out2[6] ) ( mem2 rd_out[6] )
 ;
- mem_out2[5]
  ( PIN mem_out2[5] ) ( mem2 rd_out[5] )
 ;
- mem_out2[4]
  ( PIN mem_out2[4] ) ( mem2 rd_out[4] )
 ;
- mem_out2[3]
  ( PIN mem_out2[3] ) ( mem2 rd_out[3] )
 ;
- mem_out2[2]
  ( PIN mem_out2[2] ) ( mem2 rd_out[2] )
 ;
- mem_out2[1]
  ( PIN mem_out2[1] ) ( mem2 rd_out[1] )
 ;
- mem_out2[0]
  ( PIN mem_out2[0] ) ( mem2 rd_out[0] )
 ;
- mem_out3[6]
  ( PIN mem_out3[6] ) ( mem3 rd_out[6] )
 ;
- mem_out3[5]
  ( PIN mem_out3[5] ) ( mem3 rd_out[5] )
 ;
- mem_out3[4]
  ( PIN mem_out3[4] ) ( mem3 rd_out[4] )
 ;
- mem_out3[3]
  ( PIN mem_out3[3] ) ( mem3 rd_out[3] )
 ;
- mem_out3[2]
  ( PIN mem_out3[2] ) ( mem3 rd_out[2] )
 ;
- mem_out3[1]
  ( PIN mem_out3[1] ) ( mem3 rd_out[1] )
 ;
- mem_out3[0]
  ( PIN mem_out3[0] ) ( mem3 rd_out[0] )
 ;
- mem_out4[6]
  ( PIN mem_out4[6] ) ( mem4 rd_out[6] )
 ;
- mem_out4[5]
  ( PIN mem_out4[5] ) ( mem4 rd_out[5] )
 ;
- mem_out4[4]
  ( PIN mem_out4[4] ) ( mem4 rd_out[4] )
 ;
- mem_out4[3]
  ( PIN mem_out4[3] ) ( mem4 rd_out[3] )
 ;
- mem_out4[2]
  ( PIN mem_out4[2] ) ( mem4 rd_out[2] )
 ;
- mem_out4[1]
  ( PIN mem_out4[1] ) ( mem4 rd_out[1] )
 ;
- mem_out4[0]
  ( PIN mem_out4[0] ) ( mem4 rd_out[0] )
 ;
- _142_
  ( mem4 w_mask_in[5] ) ( _679_ B1 ) ( _672_ B1 ) ( _662_ B1 ) ( _654_ B1 )
  ( _637_ B1 ) ( _628_ B1 ) ( _619_ B1 ) ( _610_ B1 ) ( _601_ B1 ) ( _593_ B1 )
  ( _585_ B1 ) ( _576_ B1 ) ( _567_ B1 ) ( _561_ B1 ) ( _552_ B1 ) ( _467_ B1 )
  ( _439_ A1 ) ( _438_ ZN )
 ;
- _143_
  ( mem4 w_mask_in[4] ) ( _445_ A1 ) ( _441_ ZN )
 ;
- _144_
  ( mem4 w_mask_in[3] ) ( _578_ B2 ) ( _498_ C2 ) ( _497_ A1 ) ( _445_ A2 )
  ( _442_ ZN )
 ;
- _145_
  ( mem4 w_mask_in[2] ) ( _570_ A1 ) ( _498_ B ) ( _445_ A3 ) ( _443_ ZN )
 ;
- _146_
  ( mem4 w_mask_in[1] ) ( _445_ A4 ) ( _444_ ZN )
 ;
- _147_
  ( mem4 w_mask_in[0] ) ( _456_ C1 ) ( _449_ A1 ) ( _445_ ZN )
 ;
- _148_
  ( _448_ A1 ) ( _446_ ZN )
 ;
- _149_
  ( _448_ A2 ) ( _447_ ZN )
 ;
- _150_
  ( _456_ C2 ) ( _449_ A2 ) ( _448_ ZN )
 ;
- _151_
  ( _452_ A1 ) ( _449_ ZN )
 ;
- _152_
  ( _462_ A2 ) ( _460_ A1 ) ( _456_ A ) ( _452_ A2 ) ( _450_ ZN )
 ;
- _153_
  ( _456_ B ) ( _452_ A3 ) ( _451_ ZN )
 ;
- _154_
  ( _455_ A1 ) ( _452_ ZN )
 ;
- _155_
  ( _454_ A1 ) ( _453_ ZN )
 ;
- _156_
  ( _455_ A2 ) ( _454_ ZN )
 ;
- _055_
  ( mem1 w_mask_in[2] ) ( _859_ D ) ( _455_ ZN )
 ;
- _157_
  ( _461_ A1 ) ( _456_ ZN )
 ;
- _158_
  ( _679_ B2 ) ( _672_ B2 ) ( _662_ B2 ) ( _654_ B2 ) ( _637_ B2 ) ( _628_ B2 )
  ( _619_ B2 ) ( _610_ B2 ) ( _601_ B2 ) ( _593_ B2 ) ( _585_ B2 ) ( _576_ B2 )
  ( _567_ B2 ) ( _561_ B2 ) ( _552_ B2 ) ( _545_ A2 ) ( _467_ B2 ) ( _460_ A2 )
  ( _457_ ZN )
 ;
- _161_
  ( _461_ A2 ) ( _460_ ZN )
 ;
- _056_
  ( mem1 w_mask_in[1] ) ( _860_ D ) ( _461_ ZN )
 ;
- _162_
  ( _463_ A1 ) ( _462_ ZN )
 ;
- _163_
  ( _465_ A1 ) ( _463_ ZN )
 ;
- _164_
  ( _465_ A3 ) ( _464_ ZN )
 ;
- _054_
  ( mem1 w_mask_in[3] ) ( _858_ D ) ( _465_ ZN )
 ;
- _166_
  ( _547_ A ) ( _467_ ZN )
 ;
- _167_
  ( _682_ B1 ) ( _469_ A1 ) ( _468_ ZN )
 ;
- _168_
  ( _530_ A1 ) ( _469_ ZN )
 ;
- _169_
  ( _612_ A1 ) ( _606_ B ) ( _495_ A1 ) ( _472_ A1 ) ( _470_ ZN )
 ;
- _170_
  ( _597_ B ) ( _472_ A2 ) ( _471_ ZN )
 ;
- _171_
  ( _613_ C2 ) ( _538_ A1 ) ( _499_ A ) ( _490_ A ) ( _479_ A1 ) ( _472_ ZN )
 ;
- _172_
  ( _577_ A1 ) ( _572_ B ) ( _475_ A1 ) ( _473_ ZN )
 ;
- _173_
  ( _569_ A2 ) ( _563_ B ) ( _475_ A2 ) ( _474_ ZN )
 ;
- _174_
  ( _579_ A2 ) ( _539_ A4 ) ( _479_ A2 ) ( _475_ ZN )
 ;
- _175_
  ( _594_ A1 ) ( _589_ B1 ) ( _588_ A2 ) ( _487_ A1 ) ( _478_ A1 ) ( _476_ ZN )
 ;
- _176_
  ( _586_ A2 ) ( _581_ B ) ( _478_ A2 ) ( _477_ ZN )
 ;
- _177_
  ( _596_ B2 ) ( _589_ C1 ) ( _538_ A2 ) ( _499_ B ) ( _479_ A3 ) ( _478_ ZN )
 ;
- _178_
  ( _485_ A1 ) ( _479_ ZN )
 ;
- _179_
  ( _482_ A1 ) ( _481_ A1 ) ( _480_ ZN )
 ;
- _180_
  ( _562_ A ) ( _485_ A2 ) ( _481_ ZN )
 ;
- _181_
  ( _484_ A1 ) ( _482_ ZN )
 ;
- _182_
  ( _556_ A1 ) ( _484_ A2 ) ( _483_ ZN )
 ;
- _183_
  ( _485_ A3 ) ( _484_ ZN )
 ;
- _184_
  ( _500_ A1 ) ( _485_ ZN )
 ;
- _185_
  ( _587_ A1 ) ( _487_ A2 ) ( _486_ ZN )
 ;
- _186_
  ( _490_ B1 ) ( _487_ ZN )
 ;
- _187_
  ( _595_ B1 ) ( _489_ A1 ) ( _488_ ZN )
 ;
- _188_
  ( _490_ B2 ) ( _489_ ZN )
 ;
- _189_
  ( _496_ A1 ) ( _490_ ZN )
 ;
- _190_
  ( _613_ B2 ) ( _492_ A1 ) ( _491_ ZN )
 ;
- _191_
  ( _493_ A ) ( _492_ ZN )
 ;
- _192_
  ( _496_ A2 ) ( _493_ ZN )
 ;
- _193_
  ( _603_ A1 ) ( _602_ A1 ) ( _495_ A2 ) ( _494_ ZN )
 ;
- _194_
  ( _496_ A3 ) ( _495_ ZN )
 ;
- _195_
  ( _500_ A2 ) ( _496_ ZN )
 ;
- _196_
  ( _499_ C1 ) ( _497_ ZN )
 ;
- _197_
  ( _499_ C2 ) ( _498_ ZN )
 ;
- _198_
  ( _500_ A3 ) ( _499_ ZN )
 ;
- _199_
  ( _516_ A1 ) ( _500_ ZN )
 ;
- _200_
  ( _639_ A ) ( _633_ B ) ( _503_ A1 ) ( _501_ ZN )
 ;
- _201_
  ( _650_ B1 ) ( _643_ B ) ( _503_ A2 ) ( _502_ ZN )
 ;
- _202_
  ( _649_ A2 ) ( _521_ A ) ( _506_ A1 ) ( _503_ ZN )
 ;
- _203_
  ( _630_ B1 ) ( _624_ C1 ) ( _623_ A2 ) ( _620_ A2 ) ( _518_ A1 ) ( _506_ A2 )
  ( _504_ ZN )
 ;
- _204_
  ( _621_ A2 ) ( _620_ A3 ) ( _615_ B ) ( _506_ A3 ) ( _505_ ZN )
 ;
- _205_
  ( _647_ A2 ) ( _539_ A1 ) ( _515_ A1 ) ( _506_ ZN )
 ;
- _206_
  ( _666_ A ) ( _509_ A1 ) ( _507_ ZN )
 ;
- _207_
  ( _677_ B ) ( _529_ A1 ) ( _509_ A2 ) ( _508_ ZN )
 ;
- _208_
  ( _536_ A1 ) ( _514_ A1 ) ( _509_ ZN )
 ;
- _209_
  ( _667_ A1 ) ( _660_ B ) ( _511_ A ) ( _510_ ZN )
 ;
- _210_
  ( _665_ A2 ) ( _514_ A2 ) ( _511_ ZN )
 ;
- _211_
  ( _652_ B ) ( _513_ A ) ( _512_ ZN )
 ;
- _212_
  ( _665_ A3 ) ( _657_ A2 ) ( _514_ A3 ) ( _513_ ZN )
 ;
- _213_
  ( _539_ A3 ) ( _527_ A2 ) ( _515_ A2 ) ( _514_ ZN )
 ;
- _214_
  ( _516_ A2 ) ( _515_ ZN )
 ;
- _215_
  ( _530_ A2 ) ( _516_ ZN )
 ;
- _216_
  ( _622_ A1 ) ( _518_ A2 ) ( _517_ ZN )
 ;
- _217_
  ( _521_ B1 ) ( _518_ ZN )
 ;
- _218_
  ( _629_ A1 ) ( _520_ A1 ) ( _519_ ZN )
 ;
- _219_
  ( _521_ B2 ) ( _520_ ZN )
 ;
- _220_
  ( _526_ A ) ( _521_ ZN )
 ;
- _221_
  ( _646_ B1 ) ( _525_ A1 ) ( _523_ A1 ) ( _522_ ZN )
 ;
- _222_
  ( _650_ A ) ( _526_ B1 ) ( _523_ ZN )
 ;
- _223_
  ( _640_ A1 ) ( _525_ B1 ) ( _524_ ZN )
 ;
- _224_
  ( _526_ B2 ) ( _525_ ZN )
 ;
- _225_
  ( _527_ A1 ) ( _526_ ZN )
 ;
- _226_
  ( _530_ A3 ) ( _527_ ZN )
 ;
- _227_
  ( _675_ A1 ) ( _529_ A2 ) ( _528_ ZN )
 ;
- _228_
  ( _530_ A4 ) ( _529_ ZN )
 ;
- _229_
  ( _543_ B1 ) ( _537_ A1 ) ( _530_ ZN )
 ;
- _230_
  ( _553_ A ) ( _537_ A3 ) ( _531_ ZN )
 ;
- _231_
  ( _535_ A1 ) ( _533_ A1 ) ( _532_ ZN )
 ;
- _232_
  ( _536_ A2 ) ( _533_ ZN )
 ;
- _233_
  ( _658_ A1 ) ( _535_ B1 ) ( _534_ ZN )
 ;
- _234_
  ( _536_ A3 ) ( _535_ ZN )
 ;
- _235_
  ( _543_ B2 ) ( _537_ A4 ) ( _536_ ZN )
 ;
- _236_
  ( _547_ B ) ( _537_ ZN )
 ;
- _237_
  ( _611_ A2 ) ( _539_ A2 ) ( _538_ ZN )
 ;
- _238_
  ( _542_ A1 ) ( _539_ ZN )
 ;
- _239_
  ( _562_ B1 ) ( _557_ A ) ( _541_ A ) ( _540_ ZN )
 ;
- _240_
  ( _542_ A3 ) ( _541_ ZN )
 ;
- _241_
  ( _543_ A ) ( _542_ ZN )
 ;
- _242_
  ( _554_ A1 ) ( _544_ A1 ) ( _543_ ZN )
 ;
- _243_
  ( _684_ A1 ) ( _545_ A1 ) ( _544_ ZN )
 ;
- _244_
  ( _680_ B1 ) ( _673_ C2 ) ( _663_ C2 ) ( _655_ C1 ) ( _638_ B1 ) ( _635_ C1 )
  ( _626_ C1 ) ( _617_ C1 ) ( _608_ C1 ) ( _599_ C1 ) ( _591_ C1 ) ( _583_ C1 )
  ( _574_ C1 ) ( _565_ C1 ) ( _559_ C1 ) ( _547_ C1 ) ( _545_ ZN )
 ;
- _246_
  ( _551_ B ) ( _547_ ZN )
 ;
- _247_
  ( _682_ B2 ) ( _681_ A ) ( _674_ S ) ( _664_ S ) ( _656_ S ) ( _646_ B2 )
  ( _645_ A ) ( _636_ S ) ( _627_ S ) ( _618_ S ) ( _609_ S ) ( _600_ S )
  ( _592_ S ) ( _584_ S ) ( _575_ S ) ( _566_ S ) ( _560_ S ) ( _551_ S )
  ( _548_ ZN )
 ;
- _076_
  ( mem2 wd_in[4] ) ( mem0 w_mask_in[5] ) ( _861_ D ) ( _551_ Z )
 ;
- _250_
  ( _559_ A ) ( _552_ ZN )
 ;
- _251_
  ( _554_ A2 ) ( _553_ ZN )
 ;
- _252_
  ( _678_ A2 ) ( _671_ A2 ) ( _661_ A2 ) ( _653_ A2 ) ( _644_ A2 ) ( _634_ A1 )
  ( _625_ A2 ) ( _616_ A1 ) ( _607_ A1 ) ( _598_ A1 ) ( _590_ A1 ) ( _582_ A1 )
  ( _573_ A1 ) ( _564_ A1 ) ( _558_ A1 ) ( _554_ ZN )
 ;
- _254_
  ( _562_ B2 ) ( _557_ B ) ( _556_ ZN )
 ;
- _255_
  ( _559_ B ) ( _558_ ZN )
 ;
- _256_
  ( _560_ B ) ( _559_ ZN )
 ;
- _083_
  ( mem2 w_mask_in[4] ) ( _862_ D ) ( _560_ Z )
 ;
- _257_
  ( _565_ A ) ( _561_ ZN )
 ;
- _258_
  ( _568_ A ) ( _563_ A ) ( _562_ ZN )
 ;
- _259_
  ( _565_ B ) ( _564_ ZN )
 ;
- _260_
  ( _566_ B ) ( _565_ ZN )
 ;
- _084_
  ( mem2 w_mask_in[3] ) ( _863_ D ) ( _566_ Z )
 ;
- _261_
  ( _574_ A ) ( _567_ ZN )
 ;
- _262_
  ( _579_ A1 ) ( _569_ A1 ) ( _568_ ZN )
 ;
- _263_
  ( _571_ A1 ) ( _569_ ZN )
 ;
- _264_
  ( _577_ A2 ) ( _571_ A2 ) ( _570_ ZN )
 ;
- _265_
  ( _572_ A ) ( _571_ ZN )
 ;
- _266_
  ( _574_ B ) ( _573_ ZN )
 ;
- _267_
  ( _575_ B ) ( _574_ ZN )
 ;
- _085_
  ( mem2 w_mask_in[2] ) ( _864_ D ) ( _575_ Z )
 ;
- _268_
  ( _583_ A ) ( _576_ ZN )
 ;
- _269_
  ( _578_ A ) ( _577_ ZN )
 ;
- _270_
  ( _580_ A1 ) ( _578_ ZN )
 ;
- _271_
  ( _580_ A2 ) ( _579_ ZN )
 ;
- _272_
  ( _611_ A1 ) ( _596_ B1 ) ( _589_ C2 ) ( _586_ A1 ) ( _581_ A ) ( _580_ ZN )
 ;
- _273_
  ( _583_ B ) ( _582_ ZN )
 ;
- _274_
  ( _584_ B ) ( _583_ ZN )
 ;
- _086_
  ( mem2 w_mask_in[1] ) ( _865_ D ) ( _584_ Z )
 ;
- _275_
  ( _591_ A ) ( _585_ ZN )
 ;
- _276_
  ( _588_ A1 ) ( _586_ ZN )
 ;
- _277_
  ( _594_ A2 ) ( _589_ B2 ) ( _588_ A3 ) ( _587_ ZN )
 ;
- _278_
  ( _589_ A ) ( _588_ ZN )
 ;
- _279_
  ( _591_ B ) ( _590_ ZN )
 ;
- _280_
  ( _592_ B ) ( _591_ ZN )
 ;
- _087_
  ( mem2 w_mask_in[0] ) ( _866_ D ) ( _592_ Z )
 ;
- _281_
  ( _599_ A ) ( _593_ ZN )
 ;
- _282_
  ( _595_ A ) ( _594_ ZN )
 ;
- _283_
  ( _613_ C1 ) ( _596_ A ) ( _595_ ZN )
 ;
- _284_
  ( _604_ A1 ) ( _597_ A ) ( _596_ ZN )
 ;
- _285_
  ( _599_ B ) ( _598_ ZN )
 ;
- _286_
  ( _600_ B ) ( _599_ ZN )
 ;
- _088_
  ( _867_ D ) ( _600_ Z )
 ;
- _287_
  ( _608_ A ) ( _601_ ZN )
 ;
- _288_
  ( _604_ A2 ) ( _602_ ZN )
 ;
- _289_
  ( _612_ A2 ) ( _605_ A2 ) ( _604_ A3 ) ( _603_ ZN )
 ;
- _290_
  ( _605_ A1 ) ( _604_ ZN )
 ;
- _291_
  ( _606_ A ) ( _605_ ZN )
 ;
- _292_
  ( _608_ B ) ( _607_ ZN )
 ;
- _293_
  ( _609_ B ) ( _608_ ZN )
 ;
- _089_
  ( _868_ D ) ( _609_ Z )
 ;
- _294_
  ( _617_ A ) ( _610_ ZN )
 ;
- _295_
  ( _614_ A1 ) ( _611_ ZN )
 ;
- _296_
  ( _613_ A ) ( _612_ ZN )
 ;
- _297_
  ( _614_ A2 ) ( _613_ ZN )
 ;
- _298_
  ( _647_ A1 ) ( _621_ A1 ) ( _620_ A1 ) ( _615_ A ) ( _614_ ZN )
 ;
- _299_
  ( _617_ B ) ( _616_ ZN )
 ;
- _300_
  ( _618_ B ) ( _617_ ZN )
 ;
- _090_
  ( mem1 we_in ) ( _869_ D ) ( _618_ Z )
 ;
- _301_
  ( _626_ A ) ( _619_ ZN )
 ;
- _302_
  ( _639_ B1 ) ( _632_ A1 ) ( _624_ A ) ( _620_ ZN )
 ;
- _303_
  ( _623_ A1 ) ( _621_ ZN )
 ;
- _304_
  ( _630_ B2 ) ( _624_ C2 ) ( _623_ A3 ) ( _622_ ZN )
 ;
- _305_
  ( _624_ B ) ( _623_ ZN )
 ;
- _306_
  ( _626_ B ) ( _625_ ZN )
 ;
- _307_
  ( _627_ B ) ( _626_ ZN )
 ;
- _091_
  ( mem1 ce_in ) ( _870_ D ) ( _627_ Z )
 ;
- _308_
  ( _635_ A ) ( _628_ ZN )
 ;
- _309_
  ( _630_ A ) ( _629_ ZN )
 ;
- _310_
  ( _631_ A ) ( _630_ ZN )
 ;
- _311_
  ( _649_ A1 ) ( _639_ B2 ) ( _632_ A2 ) ( _631_ ZN )
 ;
- _312_
  ( _633_ A ) ( _632_ ZN )
 ;
- _313_
  ( _635_ B ) ( _634_ ZN )
 ;
- _314_
  ( _636_ B ) ( _635_ ZN )
 ;
- _077_
  ( mem2 wd_in[3] ) ( mem0 w_mask_in[4] ) ( _871_ D ) ( _636_ Z )
 ;
- _315_
  ( _638_ A ) ( _637_ ZN )
 ;
- _316_
  ( _645_ B1 ) ( _638_ ZN )
 ;
- _317_
  ( _642_ A1 ) ( _639_ ZN )
 ;
- _318_
  ( _650_ B2 ) ( _641_ A ) ( _640_ ZN )
 ;
- _319_
  ( _642_ A2 ) ( _641_ ZN )
 ;
- _320_
  ( _643_ A ) ( _642_ ZN )
 ;
- _321_
  ( _645_ B2 ) ( _644_ ZN )
 ;
- _322_
  ( _646_ A ) ( _645_ ZN )
 ;
- _078_
  ( mem2 wd_in[2] ) ( mem0 w_mask_in[3] ) ( _872_ D ) ( _646_ ZN )
 ;
- _323_
  ( _648_ A ) ( _647_ ZN )
 ;
- _324_
  ( _651_ A1 ) ( _648_ ZN )
 ;
- _325_
  ( _651_ A2 ) ( _649_ ZN )
 ;
- _326_
  ( _651_ A3 ) ( _650_ ZN )
 ;
- _327_
  ( _665_ A1 ) ( _657_ A1 ) ( _652_ A ) ( _651_ ZN )
 ;
- _328_
  ( _655_ A ) ( _653_ ZN )
 ;
- _329_
  ( _655_ B ) ( _654_ ZN )
 ;
- _330_
  ( _656_ B ) ( _655_ ZN )
 ;
- _079_
  ( mem2 wd_in[1] ) ( mem0 w_mask_in[2] ) ( _873_ D ) ( _656_ Z )
 ;
- _331_
  ( _659_ A1 ) ( _657_ ZN )
 ;
- _332_
  ( _667_ A2 ) ( _659_ A2 ) ( _658_ ZN )
 ;
- _333_
  ( _660_ A ) ( _659_ ZN )
 ;
- _334_
  ( _663_ A ) ( _661_ ZN )
 ;
- _335_
  ( _663_ B ) ( _662_ ZN )
 ;
- _336_
  ( _664_ B ) ( _663_ ZN )
 ;
- _080_
  ( mem2 wd_in[0] ) ( mem0 w_mask_in[1] ) ( _874_ D ) ( _664_ Z )
 ;
- _337_
  ( _669_ B1 ) ( _668_ A1 ) ( _665_ ZN )
 ;
- _338_
  ( _669_ A ) ( _668_ A2 ) ( _666_ ZN )
 ;
- _339_
  ( _669_ B2 ) ( _668_ A3 ) ( _667_ ZN )
 ;
- _340_
  ( _670_ A1 ) ( _668_ ZN )
 ;
- _341_
  ( _676_ A1 ) ( _670_ A2 ) ( _669_ ZN )
 ;
- _342_
  ( _673_ A ) ( _671_ ZN )
 ;
- _343_
  ( _673_ B ) ( _672_ ZN )
 ;
- _344_
  ( _674_ B ) ( _673_ ZN )
 ;
- _081_
  ( mem2 w_mask_in[6] ) ( mem0 w_mask_in[0] ) ( _875_ D ) ( _674_ Z )
 ;
- _345_
  ( _676_ A2 ) ( _675_ ZN )
 ;
- _346_
  ( _677_ A ) ( _676_ ZN )
 ;
- _347_
  ( _681_ B1 ) ( _678_ ZN )
 ;
- _348_
  ( _680_ A ) ( _679_ ZN )
 ;
- _349_
  ( _681_ B2 ) ( _680_ ZN )
 ;
- _350_
  ( _682_ A ) ( _681_ ZN )
 ;
- _082_
  ( mem2 w_mask_in[5] ) ( _876_ D ) ( _682_ ZN )
 ;
- _351_
  ( _686_ B ) ( _683_ Z )
 ;
- _352_
  ( _716_ S ) ( _714_ S ) ( _712_ S ) ( _710_ S ) ( _708_ S ) ( _706_ S )
  ( _704_ S ) ( _702_ S ) ( _700_ S ) ( _698_ S ) ( _696_ S ) ( _694_ S )
  ( _692_ S ) ( _690_ S ) ( _688_ S ) ( _686_ S ) ( _684_ ZN )
 ;
- _092_
  ( mem1 addr_in[5] ) ( _877_ D ) ( _686_ Z )
 ;
- _354_
  ( _688_ B ) ( _687_ Z )
 ;
- _099_
  ( mem3 addr_in[4] ) ( mem1 wd_in[5] ) ( _878_ D ) ( _688_ Z )
 ;
- _355_
  ( _690_ B ) ( _689_ Z )
 ;
- _100_
  ( mem3 addr_in[3] ) ( mem1 wd_in[4] ) ( _879_ D ) ( _690_ Z )
 ;
- _356_
  ( _692_ B ) ( _691_ Z )
 ;
- _101_
  ( mem3 addr_in[2] ) ( mem1 wd_in[3] ) ( _880_ D ) ( _692_ Z )
 ;
- _357_
  ( _694_ B ) ( _693_ Z )
 ;
- _102_
  ( mem3 addr_in[1] ) ( mem1 wd_in[2] ) ( _881_ D ) ( _694_ Z )
 ;
- _358_
  ( _696_ B ) ( _695_ Z )
 ;
- _103_
  ( mem3 addr_in[0] ) ( mem1 wd_in[1] ) ( _882_ D ) ( _696_ Z )
 ;
- _359_
  ( _698_ B ) ( _697_ Z )
 ;
- _104_
  ( mem3 wd_in[6] ) ( mem1 wd_in[0] ) ( _883_ D ) ( _698_ Z )
 ;
- _360_
  ( _700_ B ) ( _699_ Z )
 ;
- _105_
  ( mem3 wd_in[5] ) ( mem1 w_mask_in[6] ) ( _884_ D ) ( _700_ Z )
 ;
- _361_
  ( _702_ B ) ( _701_ Z )
 ;
- _106_
  ( mem3 wd_in[4] ) ( mem1 w_mask_in[5] ) ( _885_ D ) ( _702_ Z )
 ;
- _362_
  ( _704_ B ) ( _703_ Z )
 ;
- _107_
  ( mem3 wd_in[3] ) ( mem1 w_mask_in[4] ) ( _886_ D ) ( _704_ Z )
 ;
- _363_
  ( _706_ B ) ( _705_ Z )
 ;
- _093_
  ( mem1 addr_in[4] ) ( _887_ D ) ( _706_ Z )
 ;
- _364_
  ( _708_ B ) ( _707_ Z )
 ;
- _094_
  ( mem1 addr_in[3] ) ( _888_ D ) ( _708_ Z )
 ;
- _365_
  ( _710_ B ) ( _709_ Z )
 ;
- _095_
  ( mem1 addr_in[2] ) ( _889_ D ) ( _710_ Z )
 ;
- _366_
  ( _712_ B ) ( _711_ Z )
 ;
- _096_
  ( mem3 we_in ) ( mem1 addr_in[1] ) ( _890_ D ) ( _712_ Z )
 ;
- _367_
  ( _714_ B ) ( _713_ Z )
 ;
- _097_
  ( mem3 ce_in ) ( mem1 addr_in[0] ) ( _891_ D ) ( _714_ Z )
 ;
- _368_
  ( _716_ B ) ( _715_ Z )
 ;
- _098_
  ( mem3 addr_in[5] ) ( mem1 wd_in[6] ) ( _892_ D ) ( _716_ Z )
 ;
- ctrl.state.out\[2\]
  ( mem3 wd_in[1] ) ( _860_ Q ) ( _548_ A1 ) ( _544_ A2 ) ( _531_ A1 )
  ( _438_ A )
 ;
- ctrl.state.out\[1\]
  ( mem3 wd_in[2] ) ( _859_ Q ) ( _439_ A2 )
 ;
- _005_
  ( _858_ QN ) ( _684_ A2 ) ( _531_ A2 ) ( _464_ B ) ( _457_ A ) ( _439_ A3 )
 ;
- dpath.a_lt_b$in0\[15\]
  ( mem3 w_mask_in[1] ) ( _876_ Q ) ( _715_ A ) ( _508_ A ) ( _468_ A )
 ;
- dpath.a_lt_b$in1\[15\]
  ( mem4 addr_in[1] ) ( _892_ Q ) ( _716_ A ) ( _508_ B ) ( _469_ A2 )
  ( _447_ A1 )
 ;
- dpath.a_lt_b$in0\[14\]
  ( mem3 w_mask_in[2] ) ( _875_ Q ) ( _713_ A ) ( _674_ A ) ( _528_ A )
  ( _507_ A )
 ;
- dpath.a_lt_b$in1\[14\]
  ( mem4 addr_in[2] ) ( _891_ Q ) ( _714_ A ) ( _675_ A2 ) ( _529_ A3 )
  ( _507_ B ) ( _447_ A2 )
 ;
- dpath.a_lt_b$in0\[13\]
  ( mem3 w_mask_in[3] ) ( _874_ Q ) ( _711_ A ) ( _667_ B1 ) ( _664_ A )
  ( _532_ A ) ( _510_ A )
 ;
- dpath.a_lt_b$in1\[13\]
  ( mem4 addr_in[3] ) ( _890_ Q ) ( _712_ A ) ( _535_ A2 ) ( _533_ A2 )
  ( _510_ B ) ( _447_ A3 )
 ;
- dpath.a_lt_b$in0\[12\]
  ( mem3 w_mask_in[4] ) ( _873_ Q ) ( _709_ A ) ( _656_ A ) ( _534_ A )
  ( _512_ A )
 ;
- dpath.a_lt_b$in1\[12\]
  ( mem4 addr_in[4] ) ( _889_ Q ) ( _710_ A ) ( _658_ A2 ) ( _535_ B2 )
  ( _512_ B ) ( _447_ A4 )
 ;
- dpath.a_lt_b$in0\[11\]
  ( mem3 w_mask_in[5] ) ( _872_ Q ) ( _707_ A ) ( _522_ A ) ( _502_ A )
 ;
- dpath.a_lt_b$in1\[11\]
  ( mem4 addr_in[5] ) ( _888_ Q ) ( _708_ A ) ( _525_ A2 ) ( _523_ A2 )
  ( _502_ B ) ( _446_ A1 )
 ;
- dpath.a_lt_b$in0\[10\]
  ( mem3 w_mask_in[6] ) ( _871_ Q ) ( _705_ A ) ( _636_ A ) ( _524_ A )
  ( _501_ A )
 ;
- dpath.a_lt_b$in1\[10\]
  ( mem4 ce_in ) ( _887_ Q ) ( _706_ A ) ( _640_ A2 ) ( _525_ B2 ) ( _501_ B )
  ( _446_ A2 )
 ;
- dpath.a_lt_b$in0\[9\]
  ( _870_ Q ) ( _703_ A ) ( _627_ A ) ( _519_ A ) ( _504_ A )
 ;
- dpath.a_lt_b$in1\[9\]
  ( mem4 w_mask_in[6] ) ( _886_ Q ) ( _704_ A ) ( _629_ A2 ) ( _520_ A2 )
  ( _504_ B ) ( _446_ A3 )
 ;
- dpath.a_lt_b$in0\[8\]
  ( _869_ Q ) ( _701_ A ) ( _618_ A ) ( _517_ A ) ( _505_ A )
 ;
- dpath.a_lt_b$in1\[8\]
  ( mem4 wd_in[0] ) ( _885_ Q ) ( _702_ A ) ( _622_ A2 ) ( _518_ A3 )
  ( _505_ B ) ( _446_ A4 )
 ;
- dpath.a_lt_b$in0\[7\]
  ( _868_ Q ) ( _699_ A ) ( _613_ B1 ) ( _609_ A ) ( _492_ A2 ) ( _470_ A )
 ;
- dpath.a_lt_b$in1\[7\]
  ( mem4 wd_in[1] ) ( _884_ Q ) ( _700_ A ) ( _491_ A ) ( _470_ B ) ( _441_ A1 )
 ;
- dpath.a_lt_b$in0\[6\]
  ( _867_ Q ) ( _697_ A ) ( _600_ A ) ( _494_ A ) ( _471_ A )
 ;
- dpath.a_lt_b$in1\[6\]
  ( mem4 wd_in[2] ) ( _883_ Q ) ( _698_ A ) ( _603_ A2 ) ( _602_ A2 )
  ( _495_ A3 ) ( _471_ B ) ( _441_ A2 )
 ;
- dpath.a_lt_b$in0\[5\]
  ( _866_ Q ) ( _695_ A ) ( _592_ A ) ( _488_ A ) ( _476_ A )
 ;
- dpath.a_lt_b$in1\[5\]
  ( mem4 wd_in[3] ) ( _882_ Q ) ( _696_ A ) ( _595_ B2 ) ( _489_ A2 )
  ( _476_ B ) ( _441_ A3 )
 ;
- dpath.a_lt_b$in0\[4\]
  ( _865_ Q ) ( _693_ A ) ( _584_ A ) ( _486_ A ) ( _477_ A )
 ;
- dpath.a_lt_b$in1\[4\]
  ( mem4 wd_in[4] ) ( _881_ Q ) ( _694_ A ) ( _587_ A2 ) ( _487_ A3 )
  ( _477_ B ) ( _441_ A4 )
 ;
- dpath.a_lt_b$in0\[3\]
  ( _864_ Q ) ( _691_ A ) ( _578_ B1 ) ( _575_ A ) ( _498_ C1 ) ( _497_ A2 )
  ( _473_ A )
 ;
- dpath.a_lt_b$in1\[3\]
  ( mem4 wd_in[5] ) ( _880_ Q ) ( _692_ A ) ( _473_ B ) ( _442_ A )
 ;
- dpath.a_lt_b$in0\[2\]
  ( _863_ Q ) ( _689_ A ) ( _570_ A2 ) ( _566_ A ) ( _498_ A ) ( _474_ A )
 ;
- dpath.a_lt_b$in1\[2\]
  ( mem4 wd_in[6] ) ( _879_ Q ) ( _690_ A ) ( _474_ B ) ( _443_ A )
 ;
- dpath.a_lt_b$in0\[1\]
  ( mem3 w_mask_in[0] ) ( _862_ Q ) ( _687_ A ) ( _560_ A ) ( _540_ A )
  ( _482_ A2 ) ( _481_ A2 )
 ;
- dpath.a_lt_b$in1\[1\]
  ( mem4 addr_in[0] ) ( _878_ Q ) ( _688_ A ) ( _540_ B ) ( _480_ A )
  ( _444_ A1 )
 ;
- dpath.a_lt_b$in0\[0\]
  ( mem3 wd_in[0] ) ( _861_ Q ) ( _683_ A ) ( _551_ A ) ( _483_ A ) ( _440_ A )
 ;
- dpath.a_lt_b$in1\[0\]
  ( mem4 we_in ) ( _877_ Q ) ( _686_ A ) ( _556_ A2 ) ( _484_ A3 ) ( _444_ A2 )
  ( _440_ B )
 ;
- _004_
  ( _860_ QN ) ( _451_ A )
 ;
- _003_
  ( mem1 w_mask_in[0] ) ( _859_ QN ) ( _463_ A2 ) ( _454_ A3 )
 ;
- _006_
  ( mem0 we_in ) ( _877_ QN ) ( _547_ C2 )
 ;
- _007_
  ( mem0 ce_in ) ( _878_ QN ) ( _559_ C2 )
 ;
- _008_
  ( mem0 addr_in[5] ) ( _879_ QN ) ( _565_ C2 )
 ;
- _009_
  ( mem0 addr_in[4] ) ( _880_ QN ) ( _574_ C2 )
 ;
- _010_
  ( mem0 addr_in[3] ) ( _881_ QN ) ( _583_ C2 )
 ;
- _011_
  ( mem0 addr_in[2] ) ( _882_ QN ) ( _591_ C2 )
 ;
- _012_
  ( mem2 we_in ) ( mem0 addr_in[1] ) ( _883_ QN ) ( _599_ C2 )
 ;
- _013_
  ( mem2 ce_in ) ( mem0 addr_in[0] ) ( _884_ QN ) ( _608_ C2 )
 ;
- _014_
  ( mem2 addr_in[5] ) ( mem0 wd_in[6] ) ( _885_ QN ) ( _617_ C2 )
 ;
- _015_
  ( mem2 addr_in[4] ) ( mem0 wd_in[5] ) ( _886_ QN ) ( _626_ C2 )
 ;
- _016_
  ( mem2 addr_in[3] ) ( mem0 wd_in[4] ) ( _887_ QN ) ( _635_ C2 )
 ;
- _017_
  ( mem2 addr_in[2] ) ( mem0 wd_in[3] ) ( _888_ QN ) ( _638_ B2 )
 ;
- _018_
  ( mem2 addr_in[1] ) ( mem0 wd_in[2] ) ( _889_ QN ) ( _655_ C2 )
 ;
- _019_
  ( mem2 addr_in[0] ) ( mem0 wd_in[1] ) ( _890_ QN ) ( _667_ B2 ) ( _663_ C1 )
 ;
- _020_
  ( mem2 wd_in[6] ) ( mem0 wd_in[0] ) ( _891_ QN ) ( _673_ C1 )
 ;
- _021_
  ( mem2 wd_in[5] ) ( mem0 w_mask_in[6] ) ( _892_ QN ) ( _680_ B2 )
 ;
- _422_
  ( _861_ QN )
 ;
- _423_
  ( _862_ QN )
 ;
- _424_
  ( _863_ QN )
 ;
- _425_
  ( _864_ QN )
 ;
- _426_
  ( _865_ QN )
 ;
- _427_
  ( _866_ QN )
 ;
- _428_
  ( _867_ QN )
 ;
- _429_
  ( _868_ QN )
 ;
- _430_
  ( _869_ QN )
 ;
- _431_
  ( _870_ QN )
 ;
- _432_
  ( _871_ QN )
 ;
- _433_
  ( _872_ QN )
 ;
- _434_
  ( _873_ QN )
 ;
- _435_
  ( _874_ QN )
 ;
- _436_
  ( _875_ QN )
 ;
- _437_
  ( _876_ QN )
 ;
END NETS

END DESIGN
