blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_5,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
Test_ROM_v2.v,verilog,xil_defaultlib,../../../../../NES_CPU.gen/sources_1/ip/Test_ROM_v2/sim/Test_ROM_v2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
