# ğŸ¯ **POR REMOVAL IMPLEMENTATION PLAN**

***

## ğŸ” **Key Discovery**

**External reset signal already exists:** `resetb_core_h`
- Generated by: `pc3d21 resetb_pad` in chip_io.v (line 1129-1132)
- Already connected throughout caravel_core.v
- **This is what we'll use to replace all `porb` signals!**

***

## ğŸ“ **COMPLETE MODIFICATION PLAN**

## Step 1: Made the Dummy_por module commented 

<img width="714" height="596" alt="image" src="https://github.com/user-attachments/assets/1656ca3e-b592-4d47-bf9a-578c263cd913" />


### Step 2: In `rtl/vsdcaravel.v`
```verilog
assign porb_h = resetb;
assign porb_l = resetb;
assign por_l = ~resetb;
```

<img width="713" height="478" alt="image" src="https://github.com/user-attachments/assets/d55b8a08-fd25-485d-bb52-a54feb87059f" />


### Step 3: Test
```bash
cd dv/hkspi
make clean && make
./simv +vcs+dumpvars+hkspi.vcd
```

## âœ… Result
```
Monitor: Test HK SPI (RTL) Passed
```
<img width="732" height="662" alt="image" src="https://github.com/user-attachments/assets/d39d003e-c690-4cbe-8b13-045e2ea2d5a5" />


All 19 SPI register reads succeed! ğŸ‰
