set ::env(PROJECT_NAME) latice6502
set ::env(DESIGN_TOP) Processor
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/latice6502/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/latice6502/rtl/Processor.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor