TimeQuest Timing Analyzer report for MD
Tue Feb 07 21:57:20 2017
Quartus II Version 10.1 Build 153 11/29/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.1 Build 153 11/29/2010 SJ Web Edition ;
; Revision Name      ; MD                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C70F896C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 316.06 MHz ; 200.0 MHz       ; clock      ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -2.164 ; -130.496      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.645 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -457.380              ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
; -2.164 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[11] ; clock        ; clock       ; 1.000        ; -0.026     ; 3.103      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg0   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg1   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg2   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg3   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg4   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg5   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg6   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg7   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg8   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg9   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg10  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg11  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg12  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg13  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg14  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg15  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg16  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg17  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg4  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg5  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg6  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg7  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg8  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg9  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg10 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg11 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg12 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg13 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 0.000        ; -0.025     ; 2.854      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg        ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg        ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg        ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg        ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg        ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg        ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg        ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg        ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
; 2.895 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]                          ; clock        ; clock       ; 0.000        ; -0.026     ; 3.103      ;
+-------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[11]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[11]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[12]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[12]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[13]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[13]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[14]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[14]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[15]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[15]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[16]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[16]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[17]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[17]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[18]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[18]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[19]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[19]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[20]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[20]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[21]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[21]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[22]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[22]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[23]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[23]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[24]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[24]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[25]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[25]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[26]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[26]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[27]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[27]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[28]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[28]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[29]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[29]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[30]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[30]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[31]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[31]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg17 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; address[*]  ; clock      ; 3.961 ; 3.961 ; Rise       ; clock           ;
;  address[0] ; clock      ; 3.641 ; 3.641 ; Rise       ; clock           ;
;  address[1] ; clock      ; 3.388 ; 3.388 ; Rise       ; clock           ;
;  address[2] ; clock      ; 3.824 ; 3.824 ; Rise       ; clock           ;
;  address[3] ; clock      ; 3.404 ; 3.404 ; Rise       ; clock           ;
;  address[4] ; clock      ; 3.961 ; 3.961 ; Rise       ; clock           ;
;  address[5] ; clock      ; 3.671 ; 3.671 ; Rise       ; clock           ;
;  address[6] ; clock      ; 3.420 ; 3.420 ; Rise       ; clock           ;
;  address[7] ; clock      ; 3.699 ; 3.699 ; Rise       ; clock           ;
; data[*]     ; clock      ; 4.017 ; 4.017 ; Rise       ; clock           ;
;  data[0]    ; clock      ; 3.413 ; 3.413 ; Rise       ; clock           ;
;  data[1]    ; clock      ; 3.867 ; 3.867 ; Rise       ; clock           ;
;  data[2]    ; clock      ; 3.395 ; 3.395 ; Rise       ; clock           ;
;  data[3]    ; clock      ; 3.157 ; 3.157 ; Rise       ; clock           ;
;  data[4]    ; clock      ; 3.692 ; 3.692 ; Rise       ; clock           ;
;  data[5]    ; clock      ; 3.415 ; 3.415 ; Rise       ; clock           ;
;  data[6]    ; clock      ; 3.164 ; 3.164 ; Rise       ; clock           ;
;  data[7]    ; clock      ; 3.407 ; 3.407 ; Rise       ; clock           ;
;  data[8]    ; clock      ; 3.589 ; 3.589 ; Rise       ; clock           ;
;  data[9]    ; clock      ; 3.639 ; 3.639 ; Rise       ; clock           ;
;  data[10]   ; clock      ; 3.644 ; 3.644 ; Rise       ; clock           ;
;  data[11]   ; clock      ; 3.701 ; 3.701 ; Rise       ; clock           ;
;  data[12]   ; clock      ; 3.934 ; 3.934 ; Rise       ; clock           ;
;  data[13]   ; clock      ; 3.566 ; 3.566 ; Rise       ; clock           ;
;  data[14]   ; clock      ; 3.653 ; 3.653 ; Rise       ; clock           ;
;  data[15]   ; clock      ; 3.444 ; 3.444 ; Rise       ; clock           ;
;  data[16]   ; clock      ; 3.155 ; 3.155 ; Rise       ; clock           ;
;  data[17]   ; clock      ; 3.601 ; 3.601 ; Rise       ; clock           ;
;  data[18]   ; clock      ; 3.179 ; 3.179 ; Rise       ; clock           ;
;  data[19]   ; clock      ; 3.650 ; 3.650 ; Rise       ; clock           ;
;  data[20]   ; clock      ; 3.672 ; 3.672 ; Rise       ; clock           ;
;  data[21]   ; clock      ; 3.425 ; 3.425 ; Rise       ; clock           ;
;  data[22]   ; clock      ; 4.017 ; 4.017 ; Rise       ; clock           ;
;  data[23]   ; clock      ; 3.691 ; 3.691 ; Rise       ; clock           ;
;  data[24]   ; clock      ; 3.987 ; 3.987 ; Rise       ; clock           ;
;  data[25]   ; clock      ; 3.199 ; 3.199 ; Rise       ; clock           ;
;  data[26]   ; clock      ; 3.433 ; 3.433 ; Rise       ; clock           ;
;  data[27]   ; clock      ; 3.662 ; 3.662 ; Rise       ; clock           ;
;  data[28]   ; clock      ; 3.157 ; 3.157 ; Rise       ; clock           ;
;  data[29]   ; clock      ; 3.674 ; 3.674 ; Rise       ; clock           ;
;  data[30]   ; clock      ; 3.938 ; 3.938 ; Rise       ; clock           ;
;  data[31]   ; clock      ; 3.196 ; 3.196 ; Rise       ; clock           ;
; wren        ; clock      ; 3.857 ; 3.857 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; -2.689 ; -2.689 ; Rise       ; clock           ;
;  address[0] ; clock      ; -2.689 ; -2.689 ; Rise       ; clock           ;
;  address[1] ; clock      ; -2.922 ; -2.922 ; Rise       ; clock           ;
;  address[2] ; clock      ; -2.919 ; -2.919 ; Rise       ; clock           ;
;  address[3] ; clock      ; -3.123 ; -3.123 ; Rise       ; clock           ;
;  address[4] ; clock      ; -3.687 ; -3.687 ; Rise       ; clock           ;
;  address[5] ; clock      ; -2.944 ; -2.944 ; Rise       ; clock           ;
;  address[6] ; clock      ; -2.968 ; -2.968 ; Rise       ; clock           ;
;  address[7] ; clock      ; -2.703 ; -2.703 ; Rise       ; clock           ;
; data[*]     ; clock      ; -2.886 ; -2.886 ; Rise       ; clock           ;
;  data[0]    ; clock      ; -3.144 ; -3.144 ; Rise       ; clock           ;
;  data[1]    ; clock      ; -3.598 ; -3.598 ; Rise       ; clock           ;
;  data[2]    ; clock      ; -3.126 ; -3.126 ; Rise       ; clock           ;
;  data[3]    ; clock      ; -2.888 ; -2.888 ; Rise       ; clock           ;
;  data[4]    ; clock      ; -3.423 ; -3.423 ; Rise       ; clock           ;
;  data[5]    ; clock      ; -3.146 ; -3.146 ; Rise       ; clock           ;
;  data[6]    ; clock      ; -2.895 ; -2.895 ; Rise       ; clock           ;
;  data[7]    ; clock      ; -3.138 ; -3.138 ; Rise       ; clock           ;
;  data[8]    ; clock      ; -3.320 ; -3.320 ; Rise       ; clock           ;
;  data[9]    ; clock      ; -3.370 ; -3.370 ; Rise       ; clock           ;
;  data[10]   ; clock      ; -3.375 ; -3.375 ; Rise       ; clock           ;
;  data[11]   ; clock      ; -3.432 ; -3.432 ; Rise       ; clock           ;
;  data[12]   ; clock      ; -3.665 ; -3.665 ; Rise       ; clock           ;
;  data[13]   ; clock      ; -3.297 ; -3.297 ; Rise       ; clock           ;
;  data[14]   ; clock      ; -3.384 ; -3.384 ; Rise       ; clock           ;
;  data[15]   ; clock      ; -3.175 ; -3.175 ; Rise       ; clock           ;
;  data[16]   ; clock      ; -2.886 ; -2.886 ; Rise       ; clock           ;
;  data[17]   ; clock      ; -3.332 ; -3.332 ; Rise       ; clock           ;
;  data[18]   ; clock      ; -2.910 ; -2.910 ; Rise       ; clock           ;
;  data[19]   ; clock      ; -3.381 ; -3.381 ; Rise       ; clock           ;
;  data[20]   ; clock      ; -3.403 ; -3.403 ; Rise       ; clock           ;
;  data[21]   ; clock      ; -3.156 ; -3.156 ; Rise       ; clock           ;
;  data[22]   ; clock      ; -3.748 ; -3.748 ; Rise       ; clock           ;
;  data[23]   ; clock      ; -3.422 ; -3.422 ; Rise       ; clock           ;
;  data[24]   ; clock      ; -3.718 ; -3.718 ; Rise       ; clock           ;
;  data[25]   ; clock      ; -2.930 ; -2.930 ; Rise       ; clock           ;
;  data[26]   ; clock      ; -3.164 ; -3.164 ; Rise       ; clock           ;
;  data[27]   ; clock      ; -3.393 ; -3.393 ; Rise       ; clock           ;
;  data[28]   ; clock      ; -2.888 ; -2.888 ; Rise       ; clock           ;
;  data[29]   ; clock      ; -3.405 ; -3.405 ; Rise       ; clock           ;
;  data[30]   ; clock      ; -3.669 ; -3.669 ; Rise       ; clock           ;
;  data[31]   ; clock      ; -2.927 ; -2.927 ; Rise       ; clock           ;
; wren        ; clock      ; -3.567 ; -3.567 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 9.131 ; 9.131 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 6.854 ; 6.854 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 7.124 ; 7.124 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 6.809 ; 6.809 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 7.016 ; 7.016 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 6.808 ; 6.808 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 8.349 ; 8.349 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 7.548 ; 7.548 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 6.563 ; 6.563 ; Rise       ; clock           ;
;  q[8]     ; clock      ; 8.403 ; 8.403 ; Rise       ; clock           ;
;  q[9]     ; clock      ; 6.828 ; 6.828 ; Rise       ; clock           ;
;  q[10]    ; clock      ; 7.040 ; 7.040 ; Rise       ; clock           ;
;  q[11]    ; clock      ; 8.255 ; 8.255 ; Rise       ; clock           ;
;  q[12]    ; clock      ; 6.583 ; 6.583 ; Rise       ; clock           ;
;  q[13]    ; clock      ; 6.794 ; 6.794 ; Rise       ; clock           ;
;  q[14]    ; clock      ; 6.778 ; 6.778 ; Rise       ; clock           ;
;  q[15]    ; clock      ; 6.844 ; 6.844 ; Rise       ; clock           ;
;  q[16]    ; clock      ; 6.870 ; 6.870 ; Rise       ; clock           ;
;  q[17]    ; clock      ; 7.897 ; 7.897 ; Rise       ; clock           ;
;  q[18]    ; clock      ; 7.421 ; 7.421 ; Rise       ; clock           ;
;  q[19]    ; clock      ; 9.027 ; 9.027 ; Rise       ; clock           ;
;  q[20]    ; clock      ; 7.251 ; 7.251 ; Rise       ; clock           ;
;  q[21]    ; clock      ; 6.521 ; 6.521 ; Rise       ; clock           ;
;  q[22]    ; clock      ; 7.009 ; 7.009 ; Rise       ; clock           ;
;  q[23]    ; clock      ; 6.773 ; 6.773 ; Rise       ; clock           ;
;  q[24]    ; clock      ; 7.327 ; 7.327 ; Rise       ; clock           ;
;  q[25]    ; clock      ; 9.131 ; 9.131 ; Rise       ; clock           ;
;  q[26]    ; clock      ; 8.018 ; 8.018 ; Rise       ; clock           ;
;  q[27]    ; clock      ; 7.488 ; 7.488 ; Rise       ; clock           ;
;  q[28]    ; clock      ; 7.978 ; 7.978 ; Rise       ; clock           ;
;  q[29]    ; clock      ; 7.257 ; 7.257 ; Rise       ; clock           ;
;  q[30]    ; clock      ; 7.264 ; 7.264 ; Rise       ; clock           ;
;  q[31]    ; clock      ; 8.004 ; 8.004 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 6.521 ; 6.521 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 6.854 ; 6.854 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 7.124 ; 7.124 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 6.809 ; 6.809 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 7.016 ; 7.016 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 6.808 ; 6.808 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 8.349 ; 8.349 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 7.548 ; 7.548 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 6.563 ; 6.563 ; Rise       ; clock           ;
;  q[8]     ; clock      ; 8.403 ; 8.403 ; Rise       ; clock           ;
;  q[9]     ; clock      ; 6.828 ; 6.828 ; Rise       ; clock           ;
;  q[10]    ; clock      ; 7.040 ; 7.040 ; Rise       ; clock           ;
;  q[11]    ; clock      ; 8.255 ; 8.255 ; Rise       ; clock           ;
;  q[12]    ; clock      ; 6.583 ; 6.583 ; Rise       ; clock           ;
;  q[13]    ; clock      ; 6.794 ; 6.794 ; Rise       ; clock           ;
;  q[14]    ; clock      ; 6.778 ; 6.778 ; Rise       ; clock           ;
;  q[15]    ; clock      ; 6.844 ; 6.844 ; Rise       ; clock           ;
;  q[16]    ; clock      ; 6.870 ; 6.870 ; Rise       ; clock           ;
;  q[17]    ; clock      ; 7.897 ; 7.897 ; Rise       ; clock           ;
;  q[18]    ; clock      ; 7.421 ; 7.421 ; Rise       ; clock           ;
;  q[19]    ; clock      ; 9.027 ; 9.027 ; Rise       ; clock           ;
;  q[20]    ; clock      ; 7.251 ; 7.251 ; Rise       ; clock           ;
;  q[21]    ; clock      ; 6.521 ; 6.521 ; Rise       ; clock           ;
;  q[22]    ; clock      ; 7.009 ; 7.009 ; Rise       ; clock           ;
;  q[23]    ; clock      ; 6.773 ; 6.773 ; Rise       ; clock           ;
;  q[24]    ; clock      ; 7.327 ; 7.327 ; Rise       ; clock           ;
;  q[25]    ; clock      ; 9.131 ; 9.131 ; Rise       ; clock           ;
;  q[26]    ; clock      ; 8.018 ; 8.018 ; Rise       ; clock           ;
;  q[27]    ; clock      ; 7.488 ; 7.488 ; Rise       ; clock           ;
;  q[28]    ; clock      ; 7.978 ; 7.978 ; Rise       ; clock           ;
;  q[29]    ; clock      ; 7.257 ; 7.257 ; Rise       ; clock           ;
;  q[30]    ; clock      ; 7.264 ; 7.264 ; Rise       ; clock           ;
;  q[31]    ; clock      ; 8.004 ; 8.004 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.460 ; -78.048       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.840 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -457.380              ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg0   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg1   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg2   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg3   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg4   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg5   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg6   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg7   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg8   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg9   ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg10  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg11  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg12  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg13  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg14  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg15  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg16  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg17  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg4  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg5  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg6  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a24~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg7  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a25~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg8  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a26~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg9  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a27~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg10 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a28~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg11 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a29~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg12 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a30~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a18~porta_datain_reg13 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a31~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg        ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg        ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg        ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg        ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg        ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg        ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg        ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg        ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3  ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]                          ; clock        ; clock       ; 1.000        ; -0.018     ; 1.960      ;
+--------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]  ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
; 1.840 ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_we_reg       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[11] ; clock        ; clock       ; 0.000        ; -0.018     ; 1.960      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[10]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[11]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[11]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[12]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[12]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[13]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[13]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[14]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[14]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[15]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[15]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[16]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[16]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[17]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[17]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[18]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[18]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[19]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[19]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[20]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[20]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[21]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[21]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[22]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[22]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[23]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[23]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[24]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[24]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[25]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[25]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[26]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[26]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[27]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[27]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[28]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[28]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[29]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[29]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[30]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[30]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[31]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[31]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[8]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|q_a[9]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; altsyncram:altsyncram_component|altsyncram_01c1:auto_generated|ram_block1a0~porta_datain_reg17 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; address[*]  ; clock      ; 2.053 ; 2.053 ; Rise       ; clock           ;
;  address[0] ; clock      ; 1.838 ; 1.838 ; Rise       ; clock           ;
;  address[1] ; clock      ; 1.719 ; 1.719 ; Rise       ; clock           ;
;  address[2] ; clock      ; 1.963 ; 1.963 ; Rise       ; clock           ;
;  address[3] ; clock      ; 1.734 ; 1.734 ; Rise       ; clock           ;
;  address[4] ; clock      ; 2.053 ; 2.053 ; Rise       ; clock           ;
;  address[5] ; clock      ; 1.866 ; 1.866 ; Rise       ; clock           ;
;  address[6] ; clock      ; 1.753 ; 1.753 ; Rise       ; clock           ;
;  address[7] ; clock      ; 1.880 ; 1.880 ; Rise       ; clock           ;
; data[*]     ; clock      ; 2.071 ; 2.071 ; Rise       ; clock           ;
;  data[0]    ; clock      ; 1.737 ; 1.737 ; Rise       ; clock           ;
;  data[1]    ; clock      ; 2.002 ; 2.002 ; Rise       ; clock           ;
;  data[2]    ; clock      ; 1.722 ; 1.722 ; Rise       ; clock           ;
;  data[3]    ; clock      ; 1.620 ; 1.620 ; Rise       ; clock           ;
;  data[4]    ; clock      ; 1.912 ; 1.912 ; Rise       ; clock           ;
;  data[5]    ; clock      ; 1.738 ; 1.738 ; Rise       ; clock           ;
;  data[6]    ; clock      ; 1.626 ; 1.626 ; Rise       ; clock           ;
;  data[7]    ; clock      ; 1.740 ; 1.740 ; Rise       ; clock           ;
;  data[8]    ; clock      ; 1.798 ; 1.798 ; Rise       ; clock           ;
;  data[9]    ; clock      ; 1.900 ; 1.900 ; Rise       ; clock           ;
;  data[10]   ; clock      ; 1.842 ; 1.842 ; Rise       ; clock           ;
;  data[11]   ; clock      ; 1.940 ; 1.940 ; Rise       ; clock           ;
;  data[12]   ; clock      ; 2.025 ; 2.025 ; Rise       ; clock           ;
;  data[13]   ; clock      ; 1.843 ; 1.843 ; Rise       ; clock           ;
;  data[14]   ; clock      ; 1.858 ; 1.858 ; Rise       ; clock           ;
;  data[15]   ; clock      ; 1.755 ; 1.755 ; Rise       ; clock           ;
;  data[16]   ; clock      ; 1.613 ; 1.613 ; Rise       ; clock           ;
;  data[17]   ; clock      ; 1.803 ; 1.803 ; Rise       ; clock           ;
;  data[18]   ; clock      ; 1.637 ; 1.637 ; Rise       ; clock           ;
;  data[19]   ; clock      ; 1.850 ; 1.850 ; Rise       ; clock           ;
;  data[20]   ; clock      ; 1.912 ; 1.912 ; Rise       ; clock           ;
;  data[21]   ; clock      ; 1.760 ; 1.760 ; Rise       ; clock           ;
;  data[22]   ; clock      ; 2.071 ; 2.071 ; Rise       ; clock           ;
;  data[23]   ; clock      ; 1.923 ; 1.923 ; Rise       ; clock           ;
;  data[24]   ; clock      ; 2.071 ; 2.071 ; Rise       ; clock           ;
;  data[25]   ; clock      ; 1.651 ; 1.651 ; Rise       ; clock           ;
;  data[26]   ; clock      ; 1.762 ; 1.762 ; Rise       ; clock           ;
;  data[27]   ; clock      ; 1.904 ; 1.904 ; Rise       ; clock           ;
;  data[28]   ; clock      ; 1.619 ; 1.619 ; Rise       ; clock           ;
;  data[29]   ; clock      ; 1.871 ; 1.871 ; Rise       ; clock           ;
;  data[30]   ; clock      ; 2.032 ; 2.032 ; Rise       ; clock           ;
;  data[31]   ; clock      ; 1.651 ; 1.651 ; Rise       ; clock           ;
; wren        ; clock      ; 1.991 ; 1.991 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; -1.393 ; -1.393 ; Rise       ; clock           ;
;  address[0] ; clock      ; -1.393 ; -1.393 ; Rise       ; clock           ;
;  address[1] ; clock      ; -1.504 ; -1.504 ; Rise       ; clock           ;
;  address[2] ; clock      ; -1.494 ; -1.494 ; Rise       ; clock           ;
;  address[3] ; clock      ; -1.580 ; -1.580 ; Rise       ; clock           ;
;  address[4] ; clock      ; -1.910 ; -1.910 ; Rise       ; clock           ;
;  address[5] ; clock      ; -1.524 ; -1.524 ; Rise       ; clock           ;
;  address[6] ; clock      ; -1.548 ; -1.548 ; Rise       ; clock           ;
;  address[7] ; clock      ; -1.411 ; -1.411 ; Rise       ; clock           ;
; data[*]     ; clock      ; -1.474 ; -1.474 ; Rise       ; clock           ;
;  data[0]    ; clock      ; -1.598 ; -1.598 ; Rise       ; clock           ;
;  data[1]    ; clock      ; -1.863 ; -1.863 ; Rise       ; clock           ;
;  data[2]    ; clock      ; -1.583 ; -1.583 ; Rise       ; clock           ;
;  data[3]    ; clock      ; -1.481 ; -1.481 ; Rise       ; clock           ;
;  data[4]    ; clock      ; -1.773 ; -1.773 ; Rise       ; clock           ;
;  data[5]    ; clock      ; -1.599 ; -1.599 ; Rise       ; clock           ;
;  data[6]    ; clock      ; -1.487 ; -1.487 ; Rise       ; clock           ;
;  data[7]    ; clock      ; -1.601 ; -1.601 ; Rise       ; clock           ;
;  data[8]    ; clock      ; -1.659 ; -1.659 ; Rise       ; clock           ;
;  data[9]    ; clock      ; -1.761 ; -1.761 ; Rise       ; clock           ;
;  data[10]   ; clock      ; -1.703 ; -1.703 ; Rise       ; clock           ;
;  data[11]   ; clock      ; -1.801 ; -1.801 ; Rise       ; clock           ;
;  data[12]   ; clock      ; -1.886 ; -1.886 ; Rise       ; clock           ;
;  data[13]   ; clock      ; -1.704 ; -1.704 ; Rise       ; clock           ;
;  data[14]   ; clock      ; -1.719 ; -1.719 ; Rise       ; clock           ;
;  data[15]   ; clock      ; -1.616 ; -1.616 ; Rise       ; clock           ;
;  data[16]   ; clock      ; -1.474 ; -1.474 ; Rise       ; clock           ;
;  data[17]   ; clock      ; -1.664 ; -1.664 ; Rise       ; clock           ;
;  data[18]   ; clock      ; -1.498 ; -1.498 ; Rise       ; clock           ;
;  data[19]   ; clock      ; -1.711 ; -1.711 ; Rise       ; clock           ;
;  data[20]   ; clock      ; -1.773 ; -1.773 ; Rise       ; clock           ;
;  data[21]   ; clock      ; -1.621 ; -1.621 ; Rise       ; clock           ;
;  data[22]   ; clock      ; -1.932 ; -1.932 ; Rise       ; clock           ;
;  data[23]   ; clock      ; -1.784 ; -1.784 ; Rise       ; clock           ;
;  data[24]   ; clock      ; -1.932 ; -1.932 ; Rise       ; clock           ;
;  data[25]   ; clock      ; -1.512 ; -1.512 ; Rise       ; clock           ;
;  data[26]   ; clock      ; -1.623 ; -1.623 ; Rise       ; clock           ;
;  data[27]   ; clock      ; -1.765 ; -1.765 ; Rise       ; clock           ;
;  data[28]   ; clock      ; -1.480 ; -1.480 ; Rise       ; clock           ;
;  data[29]   ; clock      ; -1.732 ; -1.732 ; Rise       ; clock           ;
;  data[30]   ; clock      ; -1.893 ; -1.893 ; Rise       ; clock           ;
;  data[31]   ; clock      ; -1.512 ; -1.512 ; Rise       ; clock           ;
; wren        ; clock      ; -1.840 ; -1.840 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 4.933 ; 4.933 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 3.973 ; 3.973 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 4.103 ; 4.103 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 3.943 ; 3.943 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 4.015 ; 4.015 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 3.940 ; 3.940 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 4.672 ; 4.672 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 4.273 ; 4.273 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 3.817 ; 3.817 ; Rise       ; clock           ;
;  q[8]     ; clock      ; 4.608 ; 4.608 ; Rise       ; clock           ;
;  q[9]     ; clock      ; 3.954 ; 3.954 ; Rise       ; clock           ;
;  q[10]    ; clock      ; 4.047 ; 4.047 ; Rise       ; clock           ;
;  q[11]    ; clock      ; 4.604 ; 4.604 ; Rise       ; clock           ;
;  q[12]    ; clock      ; 3.837 ; 3.837 ; Rise       ; clock           ;
;  q[13]    ; clock      ; 3.918 ; 3.918 ; Rise       ; clock           ;
;  q[14]    ; clock      ; 3.913 ; 3.913 ; Rise       ; clock           ;
;  q[15]    ; clock      ; 3.964 ; 3.964 ; Rise       ; clock           ;
;  q[16]    ; clock      ; 3.974 ; 3.974 ; Rise       ; clock           ;
;  q[17]    ; clock      ; 4.510 ; 4.510 ; Rise       ; clock           ;
;  q[18]    ; clock      ; 4.175 ; 4.175 ; Rise       ; clock           ;
;  q[19]    ; clock      ; 4.864 ; 4.864 ; Rise       ; clock           ;
;  q[20]    ; clock      ; 4.128 ; 4.128 ; Rise       ; clock           ;
;  q[21]    ; clock      ; 3.776 ; 3.776 ; Rise       ; clock           ;
;  q[22]    ; clock      ; 4.014 ; 4.014 ; Rise       ; clock           ;
;  q[23]    ; clock      ; 3.906 ; 3.906 ; Rise       ; clock           ;
;  q[24]    ; clock      ; 4.177 ; 4.177 ; Rise       ; clock           ;
;  q[25]    ; clock      ; 4.933 ; 4.933 ; Rise       ; clock           ;
;  q[26]    ; clock      ; 4.479 ; 4.479 ; Rise       ; clock           ;
;  q[27]    ; clock      ; 4.230 ; 4.230 ; Rise       ; clock           ;
;  q[28]    ; clock      ; 4.498 ; 4.498 ; Rise       ; clock           ;
;  q[29]    ; clock      ; 4.123 ; 4.123 ; Rise       ; clock           ;
;  q[30]    ; clock      ; 4.127 ; 4.127 ; Rise       ; clock           ;
;  q[31]    ; clock      ; 4.483 ; 4.483 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 3.776 ; 3.776 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 3.973 ; 3.973 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 4.103 ; 4.103 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 3.943 ; 3.943 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 4.015 ; 4.015 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 3.940 ; 3.940 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 4.672 ; 4.672 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 4.273 ; 4.273 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 3.817 ; 3.817 ; Rise       ; clock           ;
;  q[8]     ; clock      ; 4.608 ; 4.608 ; Rise       ; clock           ;
;  q[9]     ; clock      ; 3.954 ; 3.954 ; Rise       ; clock           ;
;  q[10]    ; clock      ; 4.047 ; 4.047 ; Rise       ; clock           ;
;  q[11]    ; clock      ; 4.604 ; 4.604 ; Rise       ; clock           ;
;  q[12]    ; clock      ; 3.837 ; 3.837 ; Rise       ; clock           ;
;  q[13]    ; clock      ; 3.918 ; 3.918 ; Rise       ; clock           ;
;  q[14]    ; clock      ; 3.913 ; 3.913 ; Rise       ; clock           ;
;  q[15]    ; clock      ; 3.964 ; 3.964 ; Rise       ; clock           ;
;  q[16]    ; clock      ; 3.974 ; 3.974 ; Rise       ; clock           ;
;  q[17]    ; clock      ; 4.510 ; 4.510 ; Rise       ; clock           ;
;  q[18]    ; clock      ; 4.175 ; 4.175 ; Rise       ; clock           ;
;  q[19]    ; clock      ; 4.864 ; 4.864 ; Rise       ; clock           ;
;  q[20]    ; clock      ; 4.128 ; 4.128 ; Rise       ; clock           ;
;  q[21]    ; clock      ; 3.776 ; 3.776 ; Rise       ; clock           ;
;  q[22]    ; clock      ; 4.014 ; 4.014 ; Rise       ; clock           ;
;  q[23]    ; clock      ; 3.906 ; 3.906 ; Rise       ; clock           ;
;  q[24]    ; clock      ; 4.177 ; 4.177 ; Rise       ; clock           ;
;  q[25]    ; clock      ; 4.933 ; 4.933 ; Rise       ; clock           ;
;  q[26]    ; clock      ; 4.479 ; 4.479 ; Rise       ; clock           ;
;  q[27]    ; clock      ; 4.230 ; 4.230 ; Rise       ; clock           ;
;  q[28]    ; clock      ; 4.498 ; 4.498 ; Rise       ; clock           ;
;  q[29]    ; clock      ; 4.123 ; 4.123 ; Rise       ; clock           ;
;  q[30]    ; clock      ; 4.127 ; 4.127 ; Rise       ; clock           ;
;  q[31]    ; clock      ; 4.483 ; 4.483 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.164   ; 1.840 ; N/A      ; N/A     ; -2.000              ;
;  clock           ; -2.164   ; 1.840 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -130.496 ; 0.0   ; 0.0      ; 0.0     ; -457.38             ;
;  clock           ; -130.496 ; 0.000 ; N/A      ; N/A     ; -457.380            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; address[*]  ; clock      ; 3.961 ; 3.961 ; Rise       ; clock           ;
;  address[0] ; clock      ; 3.641 ; 3.641 ; Rise       ; clock           ;
;  address[1] ; clock      ; 3.388 ; 3.388 ; Rise       ; clock           ;
;  address[2] ; clock      ; 3.824 ; 3.824 ; Rise       ; clock           ;
;  address[3] ; clock      ; 3.404 ; 3.404 ; Rise       ; clock           ;
;  address[4] ; clock      ; 3.961 ; 3.961 ; Rise       ; clock           ;
;  address[5] ; clock      ; 3.671 ; 3.671 ; Rise       ; clock           ;
;  address[6] ; clock      ; 3.420 ; 3.420 ; Rise       ; clock           ;
;  address[7] ; clock      ; 3.699 ; 3.699 ; Rise       ; clock           ;
; data[*]     ; clock      ; 4.017 ; 4.017 ; Rise       ; clock           ;
;  data[0]    ; clock      ; 3.413 ; 3.413 ; Rise       ; clock           ;
;  data[1]    ; clock      ; 3.867 ; 3.867 ; Rise       ; clock           ;
;  data[2]    ; clock      ; 3.395 ; 3.395 ; Rise       ; clock           ;
;  data[3]    ; clock      ; 3.157 ; 3.157 ; Rise       ; clock           ;
;  data[4]    ; clock      ; 3.692 ; 3.692 ; Rise       ; clock           ;
;  data[5]    ; clock      ; 3.415 ; 3.415 ; Rise       ; clock           ;
;  data[6]    ; clock      ; 3.164 ; 3.164 ; Rise       ; clock           ;
;  data[7]    ; clock      ; 3.407 ; 3.407 ; Rise       ; clock           ;
;  data[8]    ; clock      ; 3.589 ; 3.589 ; Rise       ; clock           ;
;  data[9]    ; clock      ; 3.639 ; 3.639 ; Rise       ; clock           ;
;  data[10]   ; clock      ; 3.644 ; 3.644 ; Rise       ; clock           ;
;  data[11]   ; clock      ; 3.701 ; 3.701 ; Rise       ; clock           ;
;  data[12]   ; clock      ; 3.934 ; 3.934 ; Rise       ; clock           ;
;  data[13]   ; clock      ; 3.566 ; 3.566 ; Rise       ; clock           ;
;  data[14]   ; clock      ; 3.653 ; 3.653 ; Rise       ; clock           ;
;  data[15]   ; clock      ; 3.444 ; 3.444 ; Rise       ; clock           ;
;  data[16]   ; clock      ; 3.155 ; 3.155 ; Rise       ; clock           ;
;  data[17]   ; clock      ; 3.601 ; 3.601 ; Rise       ; clock           ;
;  data[18]   ; clock      ; 3.179 ; 3.179 ; Rise       ; clock           ;
;  data[19]   ; clock      ; 3.650 ; 3.650 ; Rise       ; clock           ;
;  data[20]   ; clock      ; 3.672 ; 3.672 ; Rise       ; clock           ;
;  data[21]   ; clock      ; 3.425 ; 3.425 ; Rise       ; clock           ;
;  data[22]   ; clock      ; 4.017 ; 4.017 ; Rise       ; clock           ;
;  data[23]   ; clock      ; 3.691 ; 3.691 ; Rise       ; clock           ;
;  data[24]   ; clock      ; 3.987 ; 3.987 ; Rise       ; clock           ;
;  data[25]   ; clock      ; 3.199 ; 3.199 ; Rise       ; clock           ;
;  data[26]   ; clock      ; 3.433 ; 3.433 ; Rise       ; clock           ;
;  data[27]   ; clock      ; 3.662 ; 3.662 ; Rise       ; clock           ;
;  data[28]   ; clock      ; 3.157 ; 3.157 ; Rise       ; clock           ;
;  data[29]   ; clock      ; 3.674 ; 3.674 ; Rise       ; clock           ;
;  data[30]   ; clock      ; 3.938 ; 3.938 ; Rise       ; clock           ;
;  data[31]   ; clock      ; 3.196 ; 3.196 ; Rise       ; clock           ;
; wren        ; clock      ; 3.857 ; 3.857 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; -1.393 ; -1.393 ; Rise       ; clock           ;
;  address[0] ; clock      ; -1.393 ; -1.393 ; Rise       ; clock           ;
;  address[1] ; clock      ; -1.504 ; -1.504 ; Rise       ; clock           ;
;  address[2] ; clock      ; -1.494 ; -1.494 ; Rise       ; clock           ;
;  address[3] ; clock      ; -1.580 ; -1.580 ; Rise       ; clock           ;
;  address[4] ; clock      ; -1.910 ; -1.910 ; Rise       ; clock           ;
;  address[5] ; clock      ; -1.524 ; -1.524 ; Rise       ; clock           ;
;  address[6] ; clock      ; -1.548 ; -1.548 ; Rise       ; clock           ;
;  address[7] ; clock      ; -1.411 ; -1.411 ; Rise       ; clock           ;
; data[*]     ; clock      ; -1.474 ; -1.474 ; Rise       ; clock           ;
;  data[0]    ; clock      ; -1.598 ; -1.598 ; Rise       ; clock           ;
;  data[1]    ; clock      ; -1.863 ; -1.863 ; Rise       ; clock           ;
;  data[2]    ; clock      ; -1.583 ; -1.583 ; Rise       ; clock           ;
;  data[3]    ; clock      ; -1.481 ; -1.481 ; Rise       ; clock           ;
;  data[4]    ; clock      ; -1.773 ; -1.773 ; Rise       ; clock           ;
;  data[5]    ; clock      ; -1.599 ; -1.599 ; Rise       ; clock           ;
;  data[6]    ; clock      ; -1.487 ; -1.487 ; Rise       ; clock           ;
;  data[7]    ; clock      ; -1.601 ; -1.601 ; Rise       ; clock           ;
;  data[8]    ; clock      ; -1.659 ; -1.659 ; Rise       ; clock           ;
;  data[9]    ; clock      ; -1.761 ; -1.761 ; Rise       ; clock           ;
;  data[10]   ; clock      ; -1.703 ; -1.703 ; Rise       ; clock           ;
;  data[11]   ; clock      ; -1.801 ; -1.801 ; Rise       ; clock           ;
;  data[12]   ; clock      ; -1.886 ; -1.886 ; Rise       ; clock           ;
;  data[13]   ; clock      ; -1.704 ; -1.704 ; Rise       ; clock           ;
;  data[14]   ; clock      ; -1.719 ; -1.719 ; Rise       ; clock           ;
;  data[15]   ; clock      ; -1.616 ; -1.616 ; Rise       ; clock           ;
;  data[16]   ; clock      ; -1.474 ; -1.474 ; Rise       ; clock           ;
;  data[17]   ; clock      ; -1.664 ; -1.664 ; Rise       ; clock           ;
;  data[18]   ; clock      ; -1.498 ; -1.498 ; Rise       ; clock           ;
;  data[19]   ; clock      ; -1.711 ; -1.711 ; Rise       ; clock           ;
;  data[20]   ; clock      ; -1.773 ; -1.773 ; Rise       ; clock           ;
;  data[21]   ; clock      ; -1.621 ; -1.621 ; Rise       ; clock           ;
;  data[22]   ; clock      ; -1.932 ; -1.932 ; Rise       ; clock           ;
;  data[23]   ; clock      ; -1.784 ; -1.784 ; Rise       ; clock           ;
;  data[24]   ; clock      ; -1.932 ; -1.932 ; Rise       ; clock           ;
;  data[25]   ; clock      ; -1.512 ; -1.512 ; Rise       ; clock           ;
;  data[26]   ; clock      ; -1.623 ; -1.623 ; Rise       ; clock           ;
;  data[27]   ; clock      ; -1.765 ; -1.765 ; Rise       ; clock           ;
;  data[28]   ; clock      ; -1.480 ; -1.480 ; Rise       ; clock           ;
;  data[29]   ; clock      ; -1.732 ; -1.732 ; Rise       ; clock           ;
;  data[30]   ; clock      ; -1.893 ; -1.893 ; Rise       ; clock           ;
;  data[31]   ; clock      ; -1.512 ; -1.512 ; Rise       ; clock           ;
; wren        ; clock      ; -1.840 ; -1.840 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 9.131 ; 9.131 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 6.854 ; 6.854 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 7.124 ; 7.124 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 6.809 ; 6.809 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 7.016 ; 7.016 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 6.808 ; 6.808 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 8.349 ; 8.349 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 7.548 ; 7.548 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 6.563 ; 6.563 ; Rise       ; clock           ;
;  q[8]     ; clock      ; 8.403 ; 8.403 ; Rise       ; clock           ;
;  q[9]     ; clock      ; 6.828 ; 6.828 ; Rise       ; clock           ;
;  q[10]    ; clock      ; 7.040 ; 7.040 ; Rise       ; clock           ;
;  q[11]    ; clock      ; 8.255 ; 8.255 ; Rise       ; clock           ;
;  q[12]    ; clock      ; 6.583 ; 6.583 ; Rise       ; clock           ;
;  q[13]    ; clock      ; 6.794 ; 6.794 ; Rise       ; clock           ;
;  q[14]    ; clock      ; 6.778 ; 6.778 ; Rise       ; clock           ;
;  q[15]    ; clock      ; 6.844 ; 6.844 ; Rise       ; clock           ;
;  q[16]    ; clock      ; 6.870 ; 6.870 ; Rise       ; clock           ;
;  q[17]    ; clock      ; 7.897 ; 7.897 ; Rise       ; clock           ;
;  q[18]    ; clock      ; 7.421 ; 7.421 ; Rise       ; clock           ;
;  q[19]    ; clock      ; 9.027 ; 9.027 ; Rise       ; clock           ;
;  q[20]    ; clock      ; 7.251 ; 7.251 ; Rise       ; clock           ;
;  q[21]    ; clock      ; 6.521 ; 6.521 ; Rise       ; clock           ;
;  q[22]    ; clock      ; 7.009 ; 7.009 ; Rise       ; clock           ;
;  q[23]    ; clock      ; 6.773 ; 6.773 ; Rise       ; clock           ;
;  q[24]    ; clock      ; 7.327 ; 7.327 ; Rise       ; clock           ;
;  q[25]    ; clock      ; 9.131 ; 9.131 ; Rise       ; clock           ;
;  q[26]    ; clock      ; 8.018 ; 8.018 ; Rise       ; clock           ;
;  q[27]    ; clock      ; 7.488 ; 7.488 ; Rise       ; clock           ;
;  q[28]    ; clock      ; 7.978 ; 7.978 ; Rise       ; clock           ;
;  q[29]    ; clock      ; 7.257 ; 7.257 ; Rise       ; clock           ;
;  q[30]    ; clock      ; 7.264 ; 7.264 ; Rise       ; clock           ;
;  q[31]    ; clock      ; 8.004 ; 8.004 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 3.776 ; 3.776 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 3.973 ; 3.973 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 4.103 ; 4.103 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 3.943 ; 3.943 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 4.015 ; 4.015 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 3.940 ; 3.940 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 4.672 ; 4.672 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 4.273 ; 4.273 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 3.817 ; 3.817 ; Rise       ; clock           ;
;  q[8]     ; clock      ; 4.608 ; 4.608 ; Rise       ; clock           ;
;  q[9]     ; clock      ; 3.954 ; 3.954 ; Rise       ; clock           ;
;  q[10]    ; clock      ; 4.047 ; 4.047 ; Rise       ; clock           ;
;  q[11]    ; clock      ; 4.604 ; 4.604 ; Rise       ; clock           ;
;  q[12]    ; clock      ; 3.837 ; 3.837 ; Rise       ; clock           ;
;  q[13]    ; clock      ; 3.918 ; 3.918 ; Rise       ; clock           ;
;  q[14]    ; clock      ; 3.913 ; 3.913 ; Rise       ; clock           ;
;  q[15]    ; clock      ; 3.964 ; 3.964 ; Rise       ; clock           ;
;  q[16]    ; clock      ; 3.974 ; 3.974 ; Rise       ; clock           ;
;  q[17]    ; clock      ; 4.510 ; 4.510 ; Rise       ; clock           ;
;  q[18]    ; clock      ; 4.175 ; 4.175 ; Rise       ; clock           ;
;  q[19]    ; clock      ; 4.864 ; 4.864 ; Rise       ; clock           ;
;  q[20]    ; clock      ; 4.128 ; 4.128 ; Rise       ; clock           ;
;  q[21]    ; clock      ; 3.776 ; 3.776 ; Rise       ; clock           ;
;  q[22]    ; clock      ; 4.014 ; 4.014 ; Rise       ; clock           ;
;  q[23]    ; clock      ; 3.906 ; 3.906 ; Rise       ; clock           ;
;  q[24]    ; clock      ; 4.177 ; 4.177 ; Rise       ; clock           ;
;  q[25]    ; clock      ; 4.933 ; 4.933 ; Rise       ; clock           ;
;  q[26]    ; clock      ; 4.479 ; 4.479 ; Rise       ; clock           ;
;  q[27]    ; clock      ; 4.230 ; 4.230 ; Rise       ; clock           ;
;  q[28]    ; clock      ; 4.498 ; 4.498 ; Rise       ; clock           ;
;  q[29]    ; clock      ; 4.123 ; 4.123 ; Rise       ; clock           ;
;  q[30]    ; clock      ; 4.127 ; 4.127 ; Rise       ; clock           ;
;  q[31]    ; clock      ; 4.483 ; 4.483 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 320      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 320      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 41    ; 41   ;
; Unconstrained Input Port Paths  ; 50    ; 50   ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition
    Info: Processing started: Tue Feb 07 21:57:16 2017
Info: Command: quartus_sta MD -c MD
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'MD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clock clock
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.164
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.164      -130.496 clock 
Info: Worst-case hold slack is 2.645
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.645         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -2.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.000      -457.380 clock 
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 32 output pins without output pin load capacitance assignment
    Info: Pin "q[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "q[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.460
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.460       -78.048 clock 
Info: Worst-case hold slack is 1.840
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.840         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -2.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.000      -457.380 clock 
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 280 megabytes
    Info: Processing ended: Tue Feb 07 21:57:20 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


