<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER Union Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a8d7165fc12e204ae35bed350979b2d48"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:ac5bb611a6e68d4979b75d306f4946f6c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#a50fa27d85f4446ca54d2821efdb9ae9d">EventSelect</a>:8</td></tr>
<tr class="separator:ac5bb611a6e68d4979b75d306f4946f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63bcaf4315e1593e67dabda4a8f128d2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#a87ed1f74c196d843f3ef59fb4df3ceed">UMASK</a>:8</td></tr>
<tr class="separator:a63bcaf4315e1593e67dabda4a8f128d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13e0467997b775b7889d67e2850854f6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#a4fbb0228e1d7322ffdb0f652df61ceef">USR</a>:1</td></tr>
<tr class="separator:a13e0467997b775b7889d67e2850854f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e3e6a643044cc8ef68b4a9e19943ee"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#a267ecc7cf5dcf889c96c2d674df3596d">OS</a>:1</td></tr>
<tr class="separator:a90e3e6a643044cc8ef68b4a9e19943ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51bed44494494be8b51284fb4c810e6b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#a1f7750bd5afa5bd5458ac56a7a2fae44">E</a>:1</td></tr>
<tr class="separator:a51bed44494494be8b51284fb4c810e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e75f2fcc46fe801666e82b08b5be0e3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#ac3e22ae69998244f940adf88d5bcf766">PC</a>:1</td></tr>
<tr class="separator:a9e75f2fcc46fe801666e82b08b5be0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb6100191117397c6aabebde586974c0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#a7c4c2bea92dbf47782e0bc1812d6493b">INT</a>:1</td></tr>
<tr class="separator:abb6100191117397c6aabebde586974c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a833e20a8a814ee9e29451bb9d15f2e22"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#affd1ae959e5a34c0ceb4765af1cd0231">ANY</a>:1</td></tr>
<tr class="separator:a833e20a8a814ee9e29451bb9d15f2e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a483b74012036bd87a330ab40c9615e63"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#a497bbb748f76ab0a0d6fa6f51a6640c4">EN</a>:1</td></tr>
<tr class="separator:a483b74012036bd87a330ab40c9615e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a5d617c7f6a2feac5025b272aa623d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#ab9e49dc2103cad004975e0f9311e9111">INV</a>:1</td></tr>
<tr class="separator:a70a5d617c7f6a2feac5025b272aa623d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc8631ab4f5805d12ae419053b47fed"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#a75c6d41a483c81a8f309e2f62fad8c64">CMASK</a>:8</td></tr>
<tr class="separator:acdc8631ab4f5805d12ae419053b47fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eff3c4851a9ceb285272f5903ecefbb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#a05a4cb617d4e057126cbfb2f8506cb3e">Reserved</a>:32</td></tr>
<tr class="separator:a9eff3c4851a9ceb285272f5903ecefbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4101cb4fc342b9686e636f6d06f96b6"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#af9e579bb14f8619a6e7109c7b1186a8a">IN_TX</a>:1</td></tr>
<tr class="separator:ab4101cb4fc342b9686e636f6d06f96b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe18d70c4cde78a702a16d9d29e858a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#ae9fca930291de9ffa6a609138c4ac9ce">IN_TXCP</a>:1</td></tr>
<tr class="separator:acbe18d70c4cde78a702a16d9d29e858a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a89c5af0afb37528097b412089d2c33"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#a27b709c7300866f177470752d61ca2bb">Reserved2</a>:30</td></tr>
<tr class="separator:a9a89c5af0afb37528097b412089d2c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d7165fc12e204ae35bed350979b2d48"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#a8d7165fc12e204ae35bed350979b2d48">Bits</a></td></tr>
<tr class="separator:a8d7165fc12e204ae35bed350979b2d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcb5ccee0e1dc482ccb782a9b4e796d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html#afcb5ccee0e1dc482ccb782a9b4e796d1">Uint64</a></td></tr>
<tr class="separator:afcb5ccee0e1dc482ccb782a9b4e796d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR information returned for MSR index <a class="el" href="_haswell_msr_8h.html#aeed0a4be3e7f52d8bb9374df02cba8a5">MSR_HASWELL_IA32_PERFEVTSEL2</a> </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="affd1ae959e5a34c0ceb4765af1cd0231"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::ANY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 21] AnyThread: When set to 1, it enables counting the associated event conditions occurring across all logical processors sharing a processor core. When set to 0, the counter only increments the associated event conditions occurring in the logical processor which programmed the MSR. </p>

</div>
</div>
<a class="anchor" id="a8d7165fc12e204ae35bed350979b2d48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Individual bit fields </p>

</div>
</div>
<a class="anchor" id="a75c6d41a483c81a8f309e2f62fad8c64"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::CMASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 31:24] CMASK: When CMASK is not zero, the corresponding performance counter increments each cycle if the event count is greater than or equal to the CMASK. </p>

</div>
</div>
<a class="anchor" id="a1f7750bd5afa5bd5458ac56a7a2fae44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::E</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 18] Edge: Enables edge detection if set. </p>

</div>
</div>
<a class="anchor" id="a497bbb748f76ab0a0d6fa6f51a6640c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::EN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 22] EN: enables the corresponding performance counter to commence counting when this bit is set. </p>

</div>
</div>
<a class="anchor" id="a50fa27d85f4446ca54d2821efdb9ae9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::EventSelect</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 7:0] Event Select: Selects a performance event logic unit. </p>

</div>
</div>
<a class="anchor" id="af9e579bb14f8619a6e7109c7b1186a8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::IN_TX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 32] IN_TX: see Section 18.3.6.5.1 When IN_TX (bit 32) is set, AnyThread (bit 21) should be cleared to prevent incorrect results. </p>

</div>
</div>
<a class="anchor" id="ae9fca930291de9ffa6a609138c4ac9ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::IN_TXCP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 33] IN_TXCP: see Section 18.3.6.5.1 When IN_TXCP=1 &amp; IN_TX=1 and in sampling, spurious PMI may occur and transactions may continuously abort near overflow conditions. Software should favor using IN_TXCP for counting over sampling. If sampling, software should use large "sample-after" value after clearing the counter configured to use IN_TXCP and also always reset the counter even when no overflow condition was reported. </p>

</div>
</div>
<a class="anchor" id="a7c4c2bea92dbf47782e0bc1812d6493b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::INT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 20] INT: enables interrupt on counter overflow. </p>

</div>
</div>
<a class="anchor" id="ab9e49dc2103cad004975e0f9311e9111"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::INV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 23] INV: invert the CMASK. </p>

</div>
</div>
<a class="anchor" id="a267ecc7cf5dcf889c96c2d674df3596d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::OS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 17] OS: Counts while in privilege level is ring 0. </p>

</div>
</div>
<a class="anchor" id="ac3e22ae69998244f940adf88d5bcf766"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::PC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 19] PC: enables pin control. </p>

</div>
</div>
<a class="anchor" id="a05a4cb617d4e057126cbfb2f8506cb3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::Reserved</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a27b709c7300866f177470752d61ca2bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="afcb5ccee0e1dc482ccb782a9b4e796d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::Uint64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 64-bit value </p>

</div>
</div>
<a class="anchor" id="a87ed1f74c196d843f3ef59fb4df3ceed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::UMASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 15:8] UMask: Qualifies the microarchitectural condition to detect on the selected event logic. </p>

</div>
</div>
<a class="anchor" id="a4fbb0228e1d7322ffdb0f652df61ceef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER::USR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 16] USR: Counts while in privilege level is not ring 0. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="union_m_s_r___h_a_s_w_e_l_l___i_a32___p_e_r_f_e_v_t_s_e_l2___r_e_g_i_s_t_e_r.html">MSR_HASWELL_IA32_PERFEVTSEL2_REGISTER</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 02:59:40 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
