Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Lab2/lab2/tb_isim_beh.exe -prj E:/Lab2/lab2/tb_beh.prj work.tb work.glbl 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Lab2/lab2/floating_converter.v" into library work
Analyzing Verilog file "E:/Lab2/lab2/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 121060 KB
Fuse CPU Usage: 296 ms
Compiling module floating_converter
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/Lab2/lab2/tb_isim_beh.exe
Fuse Memory Usage: 125652 KB
Fuse CPU Usage: 405 ms
