Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Jun 03 00:58:25 2016
| Host         : DESKTOP-BGLQMM6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file sendImpar_timing_summary_routed.rpt -rpx sendImpar_timing_summary_routed.rpx
| Design       : sendImpar
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 69 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.934        0.000                      0                   80        0.273        0.000                      0                   80        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.934        0.000                      0                   80        0.273        0.000                      0                   80        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.176ns (31.644%)  route 2.540ns (68.356%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 13.809 - 10.000 ) 
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.320     4.056    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     4.397 r  k_reg[3]/Q
                         net (fo=4, routed)           0.714     5.110    imparData1[6]
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.097     5.207 r  k[0]_i_37/O
                         net (fo=1, routed)           0.374     5.581    k[0]_i_37_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     5.955 r  k_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.955    k_reg[0]_i_26_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.044 r  k_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.044    k_reg[0]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.133 r  k_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.133    k_reg[0]_i_8_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.222 r  k_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.510     6.732    k_reg[0]_i_3_n_0
    SLICE_X2Y97          LUT2 (Prop_lut2_I1_O)        0.097     6.829 r  k[0]_i_1/O
                         net (fo=32, routed)          0.942     7.772    k
    SLICE_X0Y91          FDRE                                         r  k_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.219    13.809    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  k_reg[0]/C
                         clock pessimism              0.247    14.056    
                         clock uncertainty           -0.035    14.020    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.314    13.706    k_reg[0]
  -------------------------------------------------------------------
                         required time                         13.706    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.176ns (31.644%)  route 2.540ns (68.356%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 13.809 - 10.000 ) 
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.320     4.056    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     4.397 r  k_reg[3]/Q
                         net (fo=4, routed)           0.714     5.110    imparData1[6]
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.097     5.207 r  k[0]_i_37/O
                         net (fo=1, routed)           0.374     5.581    k[0]_i_37_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     5.955 r  k_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.955    k_reg[0]_i_26_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.044 r  k_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.044    k_reg[0]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.133 r  k_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.133    k_reg[0]_i_8_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.222 r  k_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.510     6.732    k_reg[0]_i_3_n_0
    SLICE_X2Y97          LUT2 (Prop_lut2_I1_O)        0.097     6.829 r  k[0]_i_1/O
                         net (fo=32, routed)          0.942     7.772    k
    SLICE_X0Y91          FDRE                                         r  k_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.219    13.809    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  k_reg[1]/C
                         clock pessimism              0.247    14.056    
                         clock uncertainty           -0.035    14.020    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.314    13.706    k_reg[1]
  -------------------------------------------------------------------
                         required time                         13.706    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.176ns (31.644%)  route 2.540ns (68.356%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 13.809 - 10.000 ) 
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.320     4.056    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     4.397 r  k_reg[3]/Q
                         net (fo=4, routed)           0.714     5.110    imparData1[6]
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.097     5.207 r  k[0]_i_37/O
                         net (fo=1, routed)           0.374     5.581    k[0]_i_37_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     5.955 r  k_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.955    k_reg[0]_i_26_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.044 r  k_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.044    k_reg[0]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.133 r  k_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.133    k_reg[0]_i_8_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.222 r  k_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.510     6.732    k_reg[0]_i_3_n_0
    SLICE_X2Y97          LUT2 (Prop_lut2_I1_O)        0.097     6.829 r  k[0]_i_1/O
                         net (fo=32, routed)          0.942     7.772    k
    SLICE_X0Y91          FDRE                                         r  k_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.219    13.809    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  k_reg[2]/C
                         clock pessimism              0.247    14.056    
                         clock uncertainty           -0.035    14.020    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.314    13.706    k_reg[2]
  -------------------------------------------------------------------
                         required time                         13.706    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.176ns (31.644%)  route 2.540ns (68.356%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 13.809 - 10.000 ) 
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.320     4.056    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     4.397 r  k_reg[3]/Q
                         net (fo=4, routed)           0.714     5.110    imparData1[6]
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.097     5.207 r  k[0]_i_37/O
                         net (fo=1, routed)           0.374     5.581    k[0]_i_37_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     5.955 r  k_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.955    k_reg[0]_i_26_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.044 r  k_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.044    k_reg[0]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.133 r  k_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.133    k_reg[0]_i_8_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.222 r  k_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.510     6.732    k_reg[0]_i_3_n_0
    SLICE_X2Y97          LUT2 (Prop_lut2_I1_O)        0.097     6.829 r  k[0]_i_1/O
                         net (fo=32, routed)          0.942     7.772    k
    SLICE_X0Y91          FDRE                                         r  k_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.219    13.809    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  k_reg[3]/C
                         clock pessimism              0.247    14.056    
                         clock uncertainty           -0.035    14.020    
    SLICE_X0Y91          FDRE (Setup_fdre_C_R)       -0.314    13.706    k_reg[3]
  -------------------------------------------------------------------
                         required time                         13.706    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 1.176ns (32.396%)  route 2.454ns (67.604%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 13.810 - 10.000 ) 
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.320     4.056    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     4.397 r  k_reg[3]/Q
                         net (fo=4, routed)           0.714     5.110    imparData1[6]
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.097     5.207 r  k[0]_i_37/O
                         net (fo=1, routed)           0.374     5.581    k[0]_i_37_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     5.955 r  k_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.955    k_reg[0]_i_26_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.044 r  k_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.044    k_reg[0]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.133 r  k_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.133    k_reg[0]_i_8_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.222 r  k_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.510     6.732    k_reg[0]_i_3_n_0
    SLICE_X2Y97          LUT2 (Prop_lut2_I1_O)        0.097     6.829 r  k[0]_i_1/O
                         net (fo=32, routed)          0.856     7.686    k
    SLICE_X0Y92          FDRE                                         r  k_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.220    13.810    clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  k_reg[4]/C
                         clock pessimism              0.222    14.032    
                         clock uncertainty           -0.035    13.996    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.314    13.682    k_reg[4]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 1.176ns (32.396%)  route 2.454ns (67.604%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 13.810 - 10.000 ) 
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.320     4.056    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     4.397 r  k_reg[3]/Q
                         net (fo=4, routed)           0.714     5.110    imparData1[6]
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.097     5.207 r  k[0]_i_37/O
                         net (fo=1, routed)           0.374     5.581    k[0]_i_37_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     5.955 r  k_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.955    k_reg[0]_i_26_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.044 r  k_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.044    k_reg[0]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.133 r  k_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.133    k_reg[0]_i_8_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.222 r  k_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.510     6.732    k_reg[0]_i_3_n_0
    SLICE_X2Y97          LUT2 (Prop_lut2_I1_O)        0.097     6.829 r  k[0]_i_1/O
                         net (fo=32, routed)          0.856     7.686    k
    SLICE_X0Y92          FDRE                                         r  k_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.220    13.810    clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  k_reg[5]/C
                         clock pessimism              0.222    14.032    
                         clock uncertainty           -0.035    13.996    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.314    13.682    k_reg[5]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 1.176ns (32.396%)  route 2.454ns (67.604%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 13.810 - 10.000 ) 
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.320     4.056    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     4.397 r  k_reg[3]/Q
                         net (fo=4, routed)           0.714     5.110    imparData1[6]
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.097     5.207 r  k[0]_i_37/O
                         net (fo=1, routed)           0.374     5.581    k[0]_i_37_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     5.955 r  k_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.955    k_reg[0]_i_26_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.044 r  k_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.044    k_reg[0]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.133 r  k_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.133    k_reg[0]_i_8_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.222 r  k_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.510     6.732    k_reg[0]_i_3_n_0
    SLICE_X2Y97          LUT2 (Prop_lut2_I1_O)        0.097     6.829 r  k[0]_i_1/O
                         net (fo=32, routed)          0.856     7.686    k
    SLICE_X0Y92          FDRE                                         r  k_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.220    13.810    clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  k_reg[6]/C
                         clock pessimism              0.222    14.032    
                         clock uncertainty           -0.035    13.996    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.314    13.682    k_reg[6]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 1.176ns (32.396%)  route 2.454ns (67.604%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 13.810 - 10.000 ) 
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.320     4.056    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     4.397 r  k_reg[3]/Q
                         net (fo=4, routed)           0.714     5.110    imparData1[6]
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.097     5.207 r  k[0]_i_37/O
                         net (fo=1, routed)           0.374     5.581    k[0]_i_37_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     5.955 r  k_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.955    k_reg[0]_i_26_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.044 r  k_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.044    k_reg[0]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.133 r  k_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.133    k_reg[0]_i_8_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.222 r  k_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.510     6.732    k_reg[0]_i_3_n_0
    SLICE_X2Y97          LUT2 (Prop_lut2_I1_O)        0.097     6.829 r  k[0]_i_1/O
                         net (fo=32, routed)          0.856     7.686    k
    SLICE_X0Y92          FDRE                                         r  k_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.220    13.810    clk_IBUF_BUFG
    SLICE_X0Y92          FDRE                                         r  k_reg[7]/C
                         clock pessimism              0.222    14.032    
                         clock uncertainty           -0.035    13.996    
    SLICE_X0Y92          FDRE (Setup_fdre_C_R)       -0.314    13.682    k_reg[7]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.176ns (32.577%)  route 2.434ns (67.423%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 13.810 - 10.000 ) 
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.320     4.056    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     4.397 r  k_reg[3]/Q
                         net (fo=4, routed)           0.714     5.110    imparData1[6]
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.097     5.207 r  k[0]_i_37/O
                         net (fo=1, routed)           0.374     5.581    k[0]_i_37_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     5.955 r  k_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.955    k_reg[0]_i_26_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.044 r  k_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.044    k_reg[0]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.133 r  k_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.133    k_reg[0]_i_8_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.222 r  k_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.510     6.732    k_reg[0]_i_3_n_0
    SLICE_X2Y97          LUT2 (Prop_lut2_I1_O)        0.097     6.829 r  k[0]_i_1/O
                         net (fo=32, routed)          0.836     7.665    k
    SLICE_X0Y93          FDRE                                         r  k_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.220    13.810    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  k_reg[10]/C
                         clock pessimism              0.222    14.032    
                         clock uncertainty           -0.035    13.996    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.314    13.682    k_reg[10]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  6.017    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 k_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.176ns (32.577%)  route 2.434ns (67.423%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.810ns = ( 13.810 - 10.000 ) 
    Source Clock Delay      (SCD):    4.056ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.329     2.659    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.735 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.320     4.056    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  k_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.341     4.397 r  k_reg[3]/Q
                         net (fo=4, routed)           0.714     5.110    imparData1[6]
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.097     5.207 r  k[0]_i_37/O
                         net (fo=1, routed)           0.374     5.581    k[0]_i_37_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     5.955 r  k_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000     5.955    k_reg[0]_i_26_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.044 r  k_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.044    k_reg[0]_i_17_n_0
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.133 r  k_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.133    k_reg[0]_i_8_n_0
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.222 r  k_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.510     6.732    k_reg[0]_i_3_n_0
    SLICE_X2Y97          LUT2 (Prop_lut2_I1_O)        0.097     6.829 r  k[0]_i_1/O
                         net (fo=32, routed)          0.836     7.665    k
    SLICE_X0Y93          FDRE                                         r  k_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.255    12.518    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.590 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.220    13.810    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  k_reg[11]/C
                         clock pessimism              0.222    14.032    
                         clock uncertainty           -0.035    13.996    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.314    13.682    k_reg[11]
  -------------------------------------------------------------------
                         required time                         13.682    
                         arrival time                          -7.665    
  -------------------------------------------------------------------
                         slack                                  6.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 k_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.640%)  route 0.126ns (33.360%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.604     1.437    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  k_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  k_reg[14]/Q
                         net (fo=3, routed)           0.126     1.704    imparData1[17]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  k_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    k_reg[12]_i_1_n_5
    SLICE_X0Y94          FDRE                                         r  k_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     1.946    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  k_reg[14]/C
                         clock pessimism             -0.508     1.437    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.105     1.542    k_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 k_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.623%)  route 0.126ns (33.377%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.604     1.437    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  k_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  k_reg[10]/Q
                         net (fo=3, routed)           0.126     1.705    imparData1[13]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  k_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    k_reg[8]_i_1_n_5
    SLICE_X0Y93          FDRE                                         r  k_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     1.946    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  k_reg[10]/C
                         clock pessimism             -0.508     1.437    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.105     1.542    k_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 k_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.623%)  route 0.126ns (33.377%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.604     1.437    clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  k_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  k_reg[22]/Q
                         net (fo=3, routed)           0.126     1.705    imparData1[25]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  k_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    k_reg[20]_i_1_n_5
    SLICE_X0Y96          FDRE                                         r  k_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     1.946    clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  k_reg[22]/C
                         clock pessimism             -0.508     1.437    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.105     1.542    k_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 k_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.623%)  route 0.126ns (33.377%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.605     1.438    clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  k_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     1.579 r  k_reg[26]/Q
                         net (fo=3, routed)           0.126     1.706    imparData1[29]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  k_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    k_reg[24]_i_1_n_5
    SLICE_X0Y97          FDRE                                         r  k_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.878     1.947    clk_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  k_reg[26]/C
                         clock pessimism             -0.508     1.438    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.105     1.543    k_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 k_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.252ns (66.623%)  route 0.126ns (33.377%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.605     1.438    clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  k_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.141     1.579 r  k_reg[30]/Q
                         net (fo=3, routed)           0.126     1.706    k_reg[30]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.817 r  k_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    k_reg[28]_i_1_n_5
    SLICE_X0Y98          FDRE                                         r  k_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.878     1.947    clk_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  k_reg[30]/C
                         clock pessimism             -0.508     1.438    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.105     1.543    k_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 k_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.252ns (64.722%)  route 0.137ns (35.278%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.604     1.437    clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  k_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  k_reg[18]/Q
                         net (fo=3, routed)           0.137     1.716    imparData1[21]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  k_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    k_reg[16]_i_1_n_5
    SLICE_X0Y95          FDRE                                         r  k_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     1.946    clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  k_reg[18]/C
                         clock pessimism             -0.508     1.437    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.105     1.542    k_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 k_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.252ns (64.706%)  route 0.137ns (35.294%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.603     1.436    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  k_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.577 r  k_reg[2]/Q
                         net (fo=19, routed)          0.137     1.715    imparData1[5]
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  k_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.826    k_reg[0]_i_2_n_5
    SLICE_X0Y91          FDRE                                         r  k_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.876     1.945    clk_IBUF_BUFG
    SLICE_X0Y91          FDRE                                         r  k_reg[2]/C
                         clock pessimism             -0.508     1.436    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.105     1.541    k_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 k_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.285ns (69.318%)  route 0.126ns (30.682%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.604     1.437    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  k_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  k_reg[14]/Q
                         net (fo=3, routed)           0.126     1.704    imparData1[17]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.848 r  k_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.848    k_reg[12]_i_1_n_4
    SLICE_X0Y94          FDRE                                         r  k_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     1.946    clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  k_reg[15]/C
                         clock pessimism             -0.508     1.437    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.105     1.542    k_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 k_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.285ns (69.302%)  route 0.126ns (30.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.604     1.437    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  k_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  k_reg[10]/Q
                         net (fo=3, routed)           0.126     1.705    imparData1[13]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.849 r  k_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    k_reg[8]_i_1_n_4
    SLICE_X0Y93          FDRE                                         r  k_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     1.946    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  k_reg[11]/C
                         clock pessimism             -0.508     1.437    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.105     1.542    k_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 k_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.285ns (69.302%)  route 0.126ns (30.698%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.604     1.437    clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  k_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  k_reg[22]/Q
                         net (fo=3, routed)           0.126     1.705    imparData1[25]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.849 r  k_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.849    k_reg[20]_i_1_n_4
    SLICE_X0Y96          FDRE                                         r  k_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     1.946    clk_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  k_reg[23]/C
                         clock pessimism             -0.508     1.437    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.105     1.542    k_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.306    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     imparData_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     imparData_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     imparData_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     imparData_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     imparData_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     imparData_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     imparData_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     imparData_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     k_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     imparData_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     imparData_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     k_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     k_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     k_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     k_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     k_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     k_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y94     k_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     k_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     imparData_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y87     imparData_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     imparData_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     imparData_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     imparData_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     imparData_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     imparData_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     imparData_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     imparData_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     imparData_reg[5]/C



