Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : FIR_filter
Version: V-2023.12-SP5
Date   : Sun Dec 21 13:27:34 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              45.00
  Critical Path Length:        396.68
  Critical Path Slack:        1495.73
  Critical Path Clk Period:   2000.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1046
  Buf/Inv Cell Count:              69
  Buf Cell Count:                   0
  Inv Cell Count:                  69
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       598
  Sequential Cell Count:          448
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      554.975251
  Noncombinational Area:   572.522476
  Buf/Inv Area:             10.174464
  Total Buffer Area:             0.00
  Total Inverter Area:          10.17
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1127.497727
  Design Area:            1127.497727


  Design Rules
  -----------------------------------
  Total Number of Nets:          1500
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------




  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.37
  Logic Optimization:                  0.21
  Mapping Optimization:                0.49
  -----------------------------------------
  Overall Compile Time:                1.39
  Overall Compile Wall Clock Time:     1.68

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
