SOR_LANE_POSTCURSOR1	,	V_193
SOR_LANE_POSTCURSOR0	,	V_17
SOR_PLL0_VCOCAP_RST	,	V_254
parent	,	V_384
"failed to unregister host1x client: %d\n"	,	L_68
SOR_PLL2_LVDS_ENABLE	,	V_257
"DP fast link training failed: %d\n"	,	L_21
SOR_INPUT_CONTROL_HDMI_SRC_SELECT	,	F_135
"failed to power up eDP link: %d\n"	,	L_19
SOR_PLL0_PLLREG_LEVEL_V45	,	V_255
dev	,	V_102
tegra_sor_hdmi_write_infopack	,	F_111
PULSE_MODE_NORMAL	,	V_354
time_before	,	F_31
SOR_INPUT_CONTROL	,	V_346
ichpmp	,	V_363
DP_SET_ANSI_8B10B	,	V_27
SOR_XBAR_CTRL	,	V_183
clk_parent	,	V_303
SOR_HDMI_AVI_INFOFRAME_HEADER	,	V_308
DRM_MODE_CONNECTOR_DisplayPort	,	V_399
pulse_start	,	V_332
tegra_sor_encoder_funcs	,	V_404
tegra_sor_detach	,	F_43
ARRAY_SIZE	,	F_63
SOR_PLL0_ICHPMP	,	F_94
hblank_symbols	,	V_104
debugfs_files	,	V_223
"failed to pack AVI infoframe: %d\n"	,	L_30
SOR_LANE_SEQ_CTL_POWER_STATE_DOWN	,	V_118
SOR_HDMI_CTRL	,	V_350
tegra_sor_hdmi_settings	,	V_324
DC_DISP_DISP_SIGNAL_OPTIONS0	,	V_357
"failed to assert SOR reset: %d\n"	,	L_40
active	,	V_143
tegra_dc_state_setup_clock	,	F_109
host1x_client_register	,	F_179
SOR_CCRC_A0	,	V_165
SOR_CCRC_A1	,	V_166
size	,	V_305
reset_control_deassert	,	F_91
INFOFRAME_CTRL_OTHER	,	V_320
of_node	,	V_419
"unknown (DP) support\n"	,	L_56
"failed to get reset control: %d\n"	,	L_59
SOR_HEAD_STATE2	,	F_55
SOR_HEAD_STATE1	,	F_54
SOR_HEAD_STATE0	,	F_53
SOR_HDMI_AUDIO_INFOFRAME_CTRL	,	V_323
hdisplay	,	V_101
"avdd-io"	,	L_43
usleep_range	,	F_22
devm_regulator_get	,	F_162
SOR_CLK_CNTRL_DP_CLK_SEL_MASK	,	V_250
SOR_HEAD_STATE5	,	F_58
SOR_HEAD_STATE4	,	F_57
SOR_HEAD_STATE3	,	F_56
SOR_STATE_ASY_PROTOCOL_MASK	,	V_359
SOR_DP_SPARE_SEQ_ENABLE	,	V_36
SOR_CCRC_B1	,	V_168
EBUSY	,	V_144
SOR_CCRC_B0	,	V_167
SOR_LANE_SEQ_CTL_SEQUENCE_UP	,	V_117
drm_mode_status	,	V_229
drm_crtc	,	V_136
"unknown (non-DP) support\n"	,	L_54
panel	,	V_234
tegra_sor_dp_train_fast	,	F_8
SOR_CRCB	,	V_152
SOR_SEQ_CTL	,	V_160
SOR_CRCA	,	V_127
SOR_CRC_CNTRL	,	V_148
f	,	V_83
"vdd-pll"	,	L_46
i	,	V_12
j	,	V_306
drm_modeset_unlock_all	,	F_50
"failed to remove SOR: %d\n"	,	L_69
s	,	V_130
SOR_PWM_CTL_TRIGGER	,	V_60
vsync_end	,	V_290
jiffies	,	V_61
num_syms_per_line	,	V_97
SOR_PLL3_BG_VREF_LEVEL_MASK	,	V_367
config	,	V_90
SOR_PLL0_ICHPMP_MASK	,	V_361
platform_device	,	V_411
of_node_put	,	F_172
dc	,	V_233
tegra_sor_update	,	F_28
VSYNC_H_POSITION	,	F_145
dev_dbg	,	F_41
to_tegra_dc	,	F_80
tegra_sor_edp_ops	,	V_424
tegra_sor_readl	,	F_4
DRM_MODE_CONNECTOR_Unknown	,	V_387
"failed to probe output: %d\n"	,	L_57
SOR_COUNT_A0	,	V_173
SOR_COUNT_A1	,	V_174
SOR_LANE_PREEMPHASIS_LANE0	,	F_16
tegra_sor_encoder_atomic_check	,	F_108
tegra_sor	,	V_1
SOR_LANE_PREEMPHASIS_LANE1	,	F_15
rem	,	V_313
PULSE_POLARITY_HIGH	,	V_353
SOR_LANE_PREEMPHASIS_LANE2	,	F_14
SOR_LANE_PREEMPHASIS_LANE3	,	F_13
reset_control_assert	,	F_87
info	,	V_335
DRM_MODE_FLAG_NHSYNC	,	V_283
SOR_HDMI_AUDIO_INFOFRAME_HEADER	,	V_310
adj	,	V_46
SOR_DP_LINKCTL_LANE_COUNT_MASK	,	V_262
SOR1_ENABLE	,	V_329
DRM_MODE_CONNECTOR_LVDS	,	V_394
SOR_CLK_CNTRL_DP_LINK_SPEED_G5_40	,	V_338
list	,	V_427
SOR_COUNT_B0	,	V_175
SOR_COUNT_B1	,	V_176
hse	,	V_243
platform_get_resource	,	F_174
frame	,	V_317
SOR_DP_TPG_SCRAMBLER_GALIOS	,	V_42
SOR_DP_TPG_PATTERN_NONE	,	V_43
private	,	V_134
INFOFRAME_CTRL_CHECKSUM_ENABLE	,	V_322
SOR1_TIMING_CYA	,	V_328
SOR_MSCHECK	,	V_182
DC_DISP_DISP_COLOR_CONTROL	,	V_373
SOR_DP_GENERIC_INFOFRAME_HEADER	,	V_205
"failed to get module clock: %d\n"	,	L_60
"failed to detach SOR: %d\n"	,	L_9
timeout	,	V_54
tegra_sor_config	,	V_89
SOR_PLL2_POWERDOWN_OVERRIDE	,	V_258
"blank symbols: H:%u V:%u\n"	,	L_4
debugfs_create_dir	,	F_61
rate	,	V_92
SOR_HDMI_CTRL_REKEY	,	F_137
client	,	V_3
drm_modeset_lock_all	,	F_48
tegra_dc_commit	,	F_84
"failed to probe eDP link: %d\n"	,	L_15
encoder_to_output	,	F_79
tegra_sor_hdmi_disable_audio_infoframe	,	F_120
"%u bits-per-color not supported\n"	,	L_35
SOR_PLL0_RESISTOR_EXT	,	V_256
"LVDS not supported yet\n"	,	L_53
capabilities	,	V_105
DRM_MODE_CONNECTOR_HDMIA	,	V_390
SOR_DP_LINKCTL_ENHANCED_FRAME	,	V_267
SOR_HEAD_STATE_RANGECOMPRESS_MASK	,	V_380
DC_DISP_H_PULSE2_CONTROL	,	V_355
SOR_DP_CONFIG1	,	V_195
DC_DISP_H_PULSE2_POSITION_A	,	V_356
SOR_DP_CONFIG0	,	V_194
SOR_PLL1_LOADADJ_MASK	,	V_365
tegra_sor_edp_enable	,	F_89
drm_hdmi_avi_infoframe_from_display_mode	,	F_118
PULSE_START	,	F_139
SOR_HEAD_STATE_COLORSPACE_MASK	,	V_382
SOR_DP_LINKCTL1	,	V_186
SOR_DP_LINKCTL0	,	V_185
drm_dp_link_configure	,	F_103
SOR_CLK_CNTRL_DP_LINK_SPEED	,	F_104
SOR_CLK_CNTRL_DP_LINK_SPEED_MASK	,	V_259
SOR_LANE_SEQ_CTL_TRIGGER	,	V_116
SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_PCLK	,	V_339
SOR_PLL2_SEQ_PLLCAPPD_ENFORCE	,	V_126
SOR_DP_LQ_CSTM0	,	V_214
ENOMEM	,	V_222
"failed to power off HDMI rail: %d\n"	,	L_31
SOR_SEQ_CTL_PD_PC_ALT	,	F_129
dev_get_drvdata	,	F_148
SOR_DP_AUDIO_CTRL	,	V_202
SOR_LANE_SEQ_CTL_SEQUENCE_DOWN	,	V_263
SOR_DP_PADCTL_TX_PU_MASK	,	V_21
"%08x\n"	,	L_6
bits_per_pixel	,	V_98
SOR_DP_LQ_CSTM1	,	V_215
SOR_DP_LQ_CSTM2	,	V_216
output	,	V_5
tegra_sor_remove	,	F_182
"failed to enable clock: %d\n"	,	L_13
"failed to register host1x client: %d\n"	,	L_67
hdmi_supply	,	V_410
tegra_sor_attach	,	F_32
clk	,	V_110
"no settings for pixel clock %d Hz: %ld\n"	,	L_34
tegra_sor_super_update	,	F_27
SOR_DP_AUDIO_HBLANK_SYMBOLS	,	V_203
h_ref_to_sync	,	V_331
regulator_disable	,	F_165
SOR_DP_DEBUG0	,	V_199
SOR_DP_DEBUG1	,	V_200
tegra_output	,	V_4
SOR_DP_SPARE_MACRO_SOR_CLK	,	V_38
SOR_DP_SPARE_DISP_VIDEO_PREAMBLE	,	V_340
link_rate	,	V_91
params	,	V_75
encoder	,	V_138
tegra_dc	,	V_232
tegra_sor_hdmi_enable	,	F_123
SOR_DP_CONFIG_WATERMARK_MASK	,	V_268
SOR_STATE_ASY_HSYNCPOL	,	V_282
"failed to get parent clock: %d\n"	,	L_62
connector	,	V_227
SOR_LANE_SEQ_CTL_POWER_STATE_UP	,	V_264
SOR_STATE_ASY_OWNER_MASK	,	V_379
DRM_MODE_ENCODER_TMDS	,	V_391
SOR_LANE_POSTCURSOR_LANE3	,	F_17
tegra_sor_setup_pwm	,	F_29
bg_vref	,	V_368
debugfs_remove_recursive	,	F_66
SOR_HDMI_AVI_INFOFRAME_CTRL	,	V_318
SOR_DP_CONFIG_ACTIVE_SYM_COUNT_MASK	,	V_269
SOR_LANE_DRIVE_CURRENT_LANE0	,	F_12
vse	,	V_241
SOR_DP_DEBUG_MVID	,	V_154
SOR_HDMI_CTRL_AUDIO_LAYOUT	,	V_349
SOR_LANE_POSTCURSOR_LANE0	,	F_20
SOR_LANE_POSTCURSOR_LANE1	,	F_19
tegra_io_rail_power_off	,	F_85
SOR_LANE_POSTCURSOR_LANE2	,	F_18
SOR_REFCLK_DIV_FRAC	,	F_132
tegra_dpaux_train	,	F_24
SOR_DP_LINKCTL_LANE_COUNT	,	F_96
H_PULSE2_ENABLE	,	V_358
err	,	V_14
SOR_BLANK	,	V_159
tegra_dpaux_detect	,	F_71
SOR_DP_CONFIG_ACTIVE_SYM_COUNT	,	F_100
drive_current	,	V_369
drm_connector_state	,	V_301
SOR_STATE_ASY_CRC_MODE_COMPLETE	,	V_278
drm_panel_prepare	,	F_92
SOR_LANE_DRIVE_CURRENT_LANE1	,	F_11
SOR_DP_TPG_PATTERN_TRAIN1	,	V_32
SOR_LANE_DRIVE_CURRENT_LANE2	,	F_10
SOR_DP_TPG_PATTERN_TRAIN2	,	V_39
SOR_LANE_DRIVE_CURRENT_LANE3	,	F_9
drm_debugfs_create_files	,	F_64
SOR_PWR_NORMAL_STATE_PU	,	V_73
minor	,	V_141
debugfs	,	V_220
hsync_end	,	V_292
soc	,	V_218
vsync_start	,	V_291
precision	,	V_84
"failed to enable DP: %d\n"	,	L_14
size_t	,	T_6
possible_crtcs	,	V_405
"cannot get HDMI supply: %ld\n"	,	L_50
mode	,	V_88
SOR_STATE_ASY_OWNER	,	F_105
pdev	,	V_412
SOR_DP_AUDIO_VBLANK_SYMBOLS	,	V_204
supports_dp	,	V_219
drm_encoder	,	V_231
"DisplayPort not supported yet\n"	,	L_55
host1x_client	,	V_2
u32	,	T_1
tegra_sor_hdmi_remove	,	F_164
sor	,	V_6
ERANGE	,	V_100
tegra_sor_connector_detect	,	F_69
drm_debugfs_remove_files	,	F_68
pipe	,	V_279
buffer	,	V_314
drm	,	V_140
tegra_dpaux_find_by_of_node	,	F_171
settings	,	V_327
DP_LINK_CAP_ENHANCED_FRAMING	,	V_106
"dp"	,	L_65
tegra_sor_writel	,	F_6
tegra_sor_hdmi_subpack	,	F_110
hdmi_avi_infoframe_pack	,	F_119
SOR_TEST_CRC_POST_SERIALIZE	,	V_150
clk_safe	,	V_111
num_settings	,	V_326
DRM_MODE_CONNECTOR_eDP	,	V_397
platform_set_drvdata	,	F_180
SOR_CRC_CNTRL_ENABLE	,	V_149
devm_kzalloc	,	F_168
np	,	V_416
platform_get_drvdata	,	F_183
SOR_DP_CONFIG_ACTIVE_SYM_FRAC	,	F_101
drm_crtc_state	,	V_299
tegra_sor_of_match	,	V_418
SOR_DP_TPG_CHANNEL_CODING	,	V_30
SOR_STATE_ASY_PIXELDEPTH_BPP_18_444	,	V_288
tegra_sor_connector_mode_valid	,	F_77
devm_reset_control_get	,	F_176
tegra_sor_hdmi_find_settings	,	F_121
bpc	,	V_249
active_polarity	,	V_81
conn_state	,	V_302
tegra_sor_calc_config	,	F_39
tegra_output_exit	,	F_159
lane	,	V_29
frac	,	V_79
SOR_SEQ_INST_WAIT	,	F_130
DP_TRAINING_PATTERN_1	,	V_34
SOR_SUPER_STATE1	,	V_63
SOR_SEQ_CTL_PU_PC_ALT	,	F_127
writel	,	F_7
DP_TRAINING_PATTERN_2	,	V_41
SOR_SUPER_STATE0	,	V_52
SOR_PWM_DIV_MASK	,	V_56
drm_dp_link_rate_to_bw_code	,	F_97
to_sor	,	F_3
"cannot get VDD PLL supply: %ld\n"	,	L_47
SOR_DP_PADCTL_PAD_CAL_PD	,	V_47
INFOFRAME_CTRL_SINGLE	,	V_319
SOR_CLK_CNTRL_DP_LINK_SPEED_G2_70	,	V_337
tegra_output_init	,	F_155
probe	,	V_425
vblank_symbols	,	V_107
HDMI_INFOFRAME_TYPE_VENDOR	,	V_311
SOR_PWM_CTL_CLK_SEL	,	V_59
container_of	,	F_2
u64	,	T_3
"debugfs setup failed: %d\n"	,	L_38
drm_panel_disable	,	F_81
drm_connector_init	,	F_149
IS_ERR	,	F_140
drm_info_node	,	V_132
div_s64	,	F_37
of_match_device	,	F_167
SOR_LANE4_PREEMPHASIS0	,	V_191
"failed to setup AVI infoframe: %d\n"	,	L_29
hdmi_avi_infoframe	,	V_316
"nvidia,dpaux"	,	L_52
tegra_sor_compute_params	,	F_35
SOR_LANE4_PREEMPHASIS1	,	V_192
drm_panel_enable	,	F_107
drm_encoder_helper_add	,	F_152
SOR_REKEY	,	V_347
loadadj	,	V_366
SOR_PWM_DIV	,	V_55
CONFIG_DEBUG_FS	,	V_406
"failed to power on I/O rail: %d\n"	,	L_17
SOR_DP_TPG_SCRAMBLER_NONE	,	V_31
MODE_OK	,	V_230
tegra_dpaux_detach	,	F_160
SOR_STATE1	,	V_146
SOR_STATE0	,	V_53
lanes	,	V_276
drm_encoder_init	,	F_151
"failed to power up SOR: %d\n"	,	L_23
of_parse_phandle	,	F_170
connector_to_output	,	F_70
"failed to probe %s: %d\n"	,	L_58
state	,	V_142
SOR_STATE_ASY_PIXELDEPTH_BPP_24_444	,	V_287
SOR_DP_CONFIG_ACTIVE_SYM_FRAC_MASK	,	V_270
"cannot get AVDD I/O supply: %ld\n"	,	L_44
"failed to get DP clock: %d\n"	,	L_66
DRM_MODE_DPMS_OFF	,	V_403
SOR_LANE4_DRIVE_CURRENT0	,	V_188
SOR_LANE4_DRIVE_CURRENT1	,	V_189
adjusted_mode	,	V_239
clk_set_parent	,	F_45
input	,	V_94
node	,	V_133
"failed to disable DP: %d\n"	,	L_11
vcocap	,	V_364
SOR_XBAR_CTRL_LINK1_XSEL	,	F_133
"fast link training succeeded\n"	,	L_22
SOR_PLL0_PWR	,	V_124
TEGRA_IO_RAIL_LVDS	,	V_237
SOR_PWR_TRIGGER	,	V_72
GFP_KERNEL	,	V_224
DC_DISP_DISP_WIN_OPTIONS	,	V_235
TEGRA_IO_RAIL_HDMI	,	V_330
tegra_dc_writel	,	F_83
drm_minor	,	V_217
SOR_PLL2_SEQ_PLLCAPPD	,	V_125
SOR_CSTM	,	V_158
display_info	,	V_248
SOR_PLL1_LOADADJ	,	F_143
SOR_TEST_HEAD_MODE_MASK	,	V_69
SOR_DP_TPG_CONFIG	,	V_213
drm_mode_connector_attach_encoder	,	F_153
device_node	,	V_415
"failed to deassert SOR reset: %d\n"	,	L_41
seq_printf	,	F_49
"failed to set DP parent clock: %d\n"	,	L_18
rst	,	V_238
BUG	,	F_106
"failed to setup PWM: %d\n"	,	L_24
SOR_SEQ_CTL_PU_PC	,	F_126
INFOFRAME_CTRL_ENABLE	,	V_321
"failed to wakeup SOR: %d\n"	,	L_36
tegra_sor_connector_funcs	,	V_400
HDMI_INFOFRAME_TYPE_AUDIO	,	V_309
devm_ioremap_resource	,	F_175
u8	,	T_2
seq_file	,	V_129
tegra_dpaux_enable	,	F_74
regs	,	V_8
SOR_SUPER_STATE_HEAD_MODE_MASK	,	V_109
SOR_CLK_CNTRL_DP_LINK_SPEED_G1_62	,	V_260
s64	,	T_4
SOR_DP_PADCTL_TX_PU	,	F_21
SOR_DP_PADCTL_TX_PU_ENABLE	,	V_20
supports_edp	,	V_396
"failed to initialize output: %d\n"	,	L_37
"sor"	,	L_8
SOR_LANE_SEQ_CTL_DELAY	,	F_125
SOR_DP_MN1	,	V_197
SOR_DP_LINKCTL_TU_SIZE_MASK	,	V_266
tegra_sor_params	,	V_74
"watermark too high, forcing to %u\n"	,	L_3
SOR_DP_MN0	,	V_196
ratio	,	V_85
INFOFRAME_HEADER_VERSION	,	F_113
SOR_SUPER_STATE_MODE_NORMAL	,	V_65
div_u64	,	F_36
SOR_CSTM_UPPER	,	V_298
helpers	,	V_386
SOR_CRCA_RESET	,	V_151
tegra_sor_edp_disable	,	F_78
pclk	,	V_93
tegra_dpaux_disable	,	F_76
tegra_output_probe	,	F_173
"failed to attach DP: %d\n"	,	L_39
SOR_DP_GENERIC_INFOFRAME_SUBPACK3	,	V_209
SOR_DP_GENERIC_INFOFRAME_SUBPACK4	,	V_210
SOR_DP_GENERIC_INFOFRAME_SUBPACK5	,	V_211
SOR_DP_LINKCTL_TU_SIZE	,	F_98
SOR_DP_GENERIC_INFOFRAME_SUBPACK6	,	V_212
"failed to power down SOR: %d\n"	,	L_10
SOR_DP_GENERIC_INFOFRAME_SUBPACK0	,	V_206
SOR_DP_GENERIC_INFOFRAME_SUBPACK1	,	V_207
SOR_DP_GENERIC_INFOFRAME_SUBPACK2	,	V_208
frequency	,	V_325
SOR_SEQ_INST_HALT	,	V_342
INIT_LIST_HEAD	,	F_178
"failed to power on HDMI rail: %d\n"	,	L_32
SOR_LANE_DRIVE_CURRENT1	,	V_187
SOR_LANE_DRIVE_CURRENT0	,	V_15
"failed to configure eDP link: %d\n"	,	L_20
hsync_start	,	V_293
DRM_MODE_FLAG_PHSYNC	,	V_281
SOR_LVDS	,	V_18
SOR_HEAD_STATE_COLORSPACE_RGB	,	V_383
tegra_sor_debugfs_init	,	F_60
SOR_STATE_ASY_PROTOCOL_DP_A	,	V_277
drm_display_mode	,	V_87
unlock	,	V_145
tegra_sor_hdmi_setup_avi_infoframe	,	F_116
drm_connector_status	,	V_225
SOR_PLL1_TMDS_TERMADJ	,	F_26
crtc_state	,	V_300
tegra_output_connector_detect	,	F_72
DITHER_CONTROL_MASK	,	V_374
tegra_sor_debugfs_exit	,	F_67
hbe	,	V_242
SOR_PLL0_VCOCAP_MASK	,	V_362
"failed to get safe clock: %d\n"	,	L_64
WARN	,	F_146
SOR_CSTM_LVDS	,	V_295
clk_get_rate	,	F_124
ETIMEDOUT	,	V_62
tegra_sor_power_up	,	F_34
ops	,	V_421
AVI	,	V_315
name	,	T_5
hbs	,	V_245
host1x_client_unregister	,	F_184
SOR_REFCLK	,	V_344
SOR_PWR	,	V_71
num_clocks	,	V_86
aux	,	V_247
tegra_output_remove	,	F_181
tegra_sor_probe	,	F_166
devm_kmemdup	,	F_169
active_frac	,	V_82
"parent"	,	L_61
SOR_ENABLE	,	V_236
tegra_sor_edp_helpers	,	V_398
SOR_CLK_CNTRL	,	V_155
HDMI_INFOFRAME_SIZE	,	F_117
tegra_dpaux_prepare	,	F_23
dev_err	,	F_42
DRM_MODE_FLAG_PVSYNC	,	V_284
SOR_INPUT_CONTROL_ARM_VIDEO_RANGE_LIMITED	,	V_345
tegra_sor_hdmi_ops	,	V_422
SOR_DP_CONFIG_WATERMARK	,	F_99
SOR_HDMI_CTRL_MAX_AC_PACKET	,	F_136
of_device_id	,	V_413
tegra_sor_power_down	,	F_44
mask	,	V_45
SOR_CSTM_LINK_ACT_B	,	V_297
SOR_CSTM_LINK_ACT_A	,	V_296
vdisplay	,	V_294
devm_clk_get	,	F_177
SOR_PLL3_PLL_VDD_MODE_3V3	,	V_253
SOR_REFCLK_DIV_INT	,	F_131
clk_disable_unprepare	,	F_88
active_count	,	V_78
SOR_PLL0_VCOCAP	,	F_142
"failed to set safe parent clock: %d\n"	,	L_5
DRM_MODE_ENCODER_LVDS	,	V_395
ptr	,	V_304
DP_TRAINING_PATTERN_DISABLE	,	V_44
tegra_sor_show_regs	,	F_51
regulator_enable	,	F_163
HDMI_INFOFRAME_TYPE_AVI	,	V_307
INFOFRAME_HEADER_LEN	,	F_114
SOR_CTXSW	,	V_153
SOR_DEBUG_B1	,	V_180
SOR_PLL1_TMDS_TERMADJ_MASK	,	V_50
SOR_DEBUG_B0	,	V_179
SOR_CRCA_VALID	,	V_128
dpaux	,	V_26
SOR_DP_SPARE0	,	V_35
SOR_EDATA_A1	,	V_170
PULSE_LAST_END_A	,	V_351
SOR_EDATA_A0	,	V_169
tegra_sor_hdmi_probe	,	F_161
drm_device	,	V_139
SOR_VCRC_A1	,	V_162
drm_dp_link	,	V_10
SOR_DP_CONFIG_DISPARITY_NEGATIVE	,	V_273
SOR_DP_SPARE1	,	V_201
BASE_COLOR_SIZE_888	,	V_377
SOR_TRIG	,	V_181
SOR_DP_CONFIG_ACTIVE_SYM_ENABLE	,	V_272
SOR_DP_TPG	,	V_33
SOR_XBAR_CTRL_LINK0_XSEL	,	F_134
SOR_VCRC_A0	,	V_161
drm_panel_unprepare	,	F_86
dpms	,	V_402
SOR_DEBUG_A0	,	V_177
SOR_DEBUG_A1	,	V_178
watermark	,	V_95
host1x_client_to_sor	,	F_1
"polarity: %d active count: %d tu size: %d active frac: %d\n"	,	L_1
crtc	,	V_137
SOR_STATE_ASY_VSYNCPOL	,	V_285
tegra_dpaux_attach	,	F_157
SOR_LANE_SEQ_CTL	,	V_119
SOR_EDATA_B1	,	V_172
abs64	,	F_38
SOR_HDMI_CTRL_ENABLE	,	V_348
SOR_DP_PADCTL_PD_TXD_1	,	V_114
vbe	,	V_240
SOR_DP_PADCTL_PD_TXD_2	,	V_115
SOR_DP_CONFIG_ACTIVE_SYM_POLARITY	,	V_271
SOR_SEQ_INST_DRIVE_PWM_OUT_LO	,	V_341
SOR_DP_PADCTL_PD_TXD_3	,	V_112
force	,	V_228
tx_pu	,	V_371
SOR_VCRC_B1	,	V_164
SOR_VCRC_B0	,	V_163
SOR_EDATA_B0	,	V_171
SOR_PLL1_TMDS_TERM	,	V_49
SOR_DP_PADCTL_PD_TXD_0	,	V_113
primary	,	V_407
SOR_PLL2_PORT_POWERDOWN	,	V_121
ENODEV	,	V_423
SOR_SEQ_INST_WAIT_VSYNC	,	V_343
DRM_MODE_ENCODER_NONE	,	V_388
SOR_PLL3_BG_VREF_LEVEL	,	F_144
tegra_sor_dp_term_calibrate	,	F_25
kfree	,	F_65
drm_dp_aux	,	V_246
tegra_sor_show_crc	,	F_47
"hdmi"	,	L_49
SOR_XBAR_POL	,	V_184
vbs	,	V_244
pattern	,	V_13
flags	,	V_280
SOR_PWM_CTL_DUTY_CYCLE_MASK	,	V_58
SOR_CAP	,	V_156
drm_dp_link_probe	,	F_93
SOR_STATE_ASY_CRC_MODE_MASK	,	V_147
SOR_HDMI_VSI_INFOFRAME_HEADER	,	V_312
"failed to attach SOR: %d\n"	,	L_25
SOR_SUPER_STATE_HEAD_MODE_AWAKE	,	V_64
SOR_TEST_HEAD_MODE_AWAKE	,	V_70
BASE_COLOR_SIZE_666	,	V_376
max_ac	,	V_333
SOR_SEQ_INST	,	F_59
drm_encoder_helper_funcs	,	V_385
SOR_PWR_MODE_SAFE	,	V_108
"failed to compute link configuration: %d\n"	,	L_16
supports_lvds	,	V_393
SOR_DP_PADCTL_CM_TXD_3	,	V_22
SOR_TEST_ATTACHED	,	V_68
supports_hdmi	,	V_389
tegra_dc_readl	,	F_82
SOR_DP_PADCTL_CM_TXD_0	,	V_25
SOR_DP_PADCTL_CM_TXD_2	,	V_23
clk_prepare_enable	,	F_90
SOR_DP_PADCTL_CM_TXD_1	,	V_24
SOR_PLL1_TERM_COMPOUT	,	V_51
debugfs_root	,	V_221
PULSE_QUAL_VACTIVE	,	V_352
SOR_HEAD_STATE_DYNRANGE_MASK	,	V_381
EPROBE_DEFER	,	V_420
tegra_sor_connector_helper_funcs	,	V_401
EINVAL	,	V_99
SOR_DP_PADCTL0	,	V_19
SOR_DP_SPARE_PANEL_INTERNAL	,	V_37
SOR_DP_PADCTL1	,	V_198
DRM_MODE_FLAG_NVSYNC	,	V_286
DC_DISP_DISP_TIMING_OPTIONS	,	V_372
vdd_pll_supply	,	V_409
info_ent	,	V_135
vtotal	,	V_289
data	,	V_131
SOR_PWM_CTL	,	V_57
num	,	V_96
IS_ENABLED	,	F_156
DUMP_REG	,	F_52
"failed to enable DC: %d\n"	,	L_26
tu_size	,	V_76
SOR_DP_LINKCTL_ENABLE	,	V_265
"failed to set parent clock: %d\n"	,	L_33
num_lanes	,	V_28
tegra_sor_hdmi_helpers	,	V_392
sor_client_ops	,	V_428
offset	,	V_7
tegra_sor_wakeup	,	F_33
SOR_DP_AUDIO_VBLANK_SYMBOLS_MASK	,	V_275
resource	,	V_417
div64_u64	,	F_40
drm_display_info	,	V_334
PTR_ERR	,	F_141
avdd_io_supply	,	V_408
drm_connector_register	,	F_154
preemphasis	,	V_370
SOR_SEQ_CTL_PD_PC	,	F_128
BASE_COLOR_SIZE_MASK	,	V_375
"failed to detach DP: %d\n"	,	L_42
tegra_io_rail_power_on	,	F_95
SOR_LANE_PREEMPHASIS1	,	V_190
SOR_PLL2_BANDGAP_POWERDOWN	,	V_252
INFOFRAME_HEADER_TYPE	,	F_112
SOR_LANE_PREEMPHASIS0	,	V_16
SOR_CLK_CNTRL_DP_CLK_SEL_SINGLE_DPCLK	,	V_251
link	,	V_11
SOR_SUPER_STATE_ATTACHED	,	V_66
"sor1"	,	L_7
kmemdup	,	F_62
drm_connector	,	V_226
tegra_sor_exit	,	F_158
"failed to power off I/O rail: %d\n"	,	L_12
"failed to enable AVDD I/O supply: %d\n"	,	L_45
"failed to enable VDD PLL supply: %d\n"	,	L_48
SOR_PLL2	,	V_120
SOR_PLL1	,	V_48
msecs_to_jiffies	,	F_30
htotal	,	V_103
SOR_PLL0	,	V_122
tegra_sor_hdmi_disable	,	F_122
SOR_STATE_ASY_PIXELDEPTH_MASK	,	V_378
"safe"	,	L_63
drm_dp_link_power_up	,	F_102
active_sym	,	V_77
SOR_PLL3	,	V_157
SOR_STATE_ASY_PROTOCOL_SINGLE_TMDS_A	,	V_360
clk_dp	,	V_261
SOR_LANE_SEQ_CTL_STATE_BUSY	,	V_336
IORESOURCE_MEM	,	V_426
value	,	V_9
SOR_PLL0_VCOPD	,	V_123
"unsupported infoframe type: %02x\n"	,	L_28
readl	,	F_5
SOR_TEST	,	V_67
"failed to enable HDMI supply: %d\n"	,	L_51
match	,	V_414
"unable to compute TU size, forcing watermark to %u\n"	,	L_2
"failed to setup CRTC state: %d\n"	,	L_27
PULSE_END	,	F_138
drm_connector_helper_add	,	F_150
DP_LINK_SCRAMBLING_DISABLE	,	V_40
tegra_output_connector_get_modes	,	F_75
tegra_sor_connector_get_modes	,	F_73
min_t	,	F_115
tegra_sor_crc_wait	,	F_46
tegra_sor_init	,	F_147
SOR_DP_AUDIO_HBLANK_SYMBOLS_MASK	,	V_274
approx	,	V_80
