IP Upgrade report for DE1_SOC_golden_top
Sat Feb 27 15:02:34 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Failed Upgrade IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Sat Feb 27 15:02:34 2016           ;
; Quartus Prime Version        ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                ; DE1_SOC_golden_top                          ;
; Top-level Entity Name        ; DE1_SOC_golden_top                          ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                               ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------+-----------------------------------------------+
; Entity Name  ; Component Name ; Version ; Original Source File                    ; Generation File Path ; New Source File ; Message                                       ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------+-----------------------------------------------+
; DE1_SoC_QSYS ; Qsys           ; 13.1    ; DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.qip ; DE1_SoC_QSYS.qsys    ;                 ; Error upgrading Qsys file "DE1_SoC_QSYS.qsys" ;
+--------------+----------------+---------+-----------------------------------------+----------------------+-----------------+-----------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "DE1_SoC_QSYS.qsys" to "DE1_SoC_QSYS.BAK.qsys"
Info (11902): Backing up file "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" to "DE1_SoC_QSYS.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "DE1_SoC_QSYS.qsys"
Info: 2016.02.27.14:55:57 Info: Starting to upgrade the IP cores in the Qsys system
Info: 2016.02.27.14:56:16 Info: Upgrading from core type Nios II (Classic) Processor with version 15.1 to core type Nios II Processor with version 15.1
Info: 2016.02.27.14:56:16 Info: Migration Successful
Info: 2016.02.27.14:56:16 Info: Finished upgrading the ip cores
Info: 2016.02.27.15:00:45 Info: Saving generation log to C:/Users/Royai_2/Documents/College/Senior Project/DE1_Control_Panal/DE1_SoC_QSYS
Info: 2016.02.27.15:00:45 Info: Starting: Create simulation model
Info: 2016.02.27.15:00:45 Info: qsys-generate "C:\Users\Royai_2\Documents\College\Senior Project\DE1_Control_Panal\DE1_SoC_QSYS.qsys" --simulation=VERILOG --output-directory="C:\Users\Royai_2\Documents\College\Senior Project\DE1_Control_Panal\DE1_SoC_QSYS\simulation" --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2016.02.27.15:00:46 Info: Loading DE1_Control_Panal
Info: 2016.02.27.15:00:47 Info: Reading input file
Info: 2016.02.27.15:00:48 Info: Adding alt_vip_cl_scl_0 [alt_vip_cl_scl 15.1]
Info: 2016.02.27.15:00:48 Info: Parameterizing module alt_vip_cl_scl_0
Info: 2016.02.27.15:00:48 Info: Adding alt_vip_clip_0 [alt_vip_clip 13.1]
Info: 2016.02.27.15:00:48 Info: Parameterizing module alt_vip_clip_0
Info: 2016.02.27.15:00:48 Info: Adding alt_vip_cpr_0 [alt_vip_cpr 13.1]
Info: 2016.02.27.15:00:48 Info: Parameterizing module alt_vip_cpr_0
Info: 2016.02.27.15:00:48 Info: Adding alt_vip_cpr_1 [alt_vip_cpr 13.1]
Info: 2016.02.27.15:00:48 Info: Parameterizing module alt_vip_cpr_1
Info: 2016.02.27.15:00:48 Info: Adding alt_vip_cpr_2 [alt_vip_cpr 13.1]
Info: 2016.02.27.15:00:48 Info: Parameterizing module alt_vip_cpr_2
Info: 2016.02.27.15:00:48 Info: Adding alt_vip_crs_0 [alt_vip_crs 13.1]
Info: 2016.02.27.15:00:48 Info: Parameterizing module alt_vip_crs_0
Info: 2016.02.27.15:00:48 Info: Adding alt_vip_csc_0 [alt_vip_csc 13.1]
Info: 2016.02.27.15:00:48 Info: Parameterizing module alt_vip_csc_0
Info: 2016.02.27.15:00:48 Info: Adding alt_vip_cti_0 [alt_vip_cti 14.0]
Info: 2016.02.27.15:00:48 Info: Parameterizing module alt_vip_cti_0
Info: 2016.02.27.15:00:48 Info: Adding alt_vip_dil_0 [alt_vip_dil 13.1]
Info: 2016.02.27.15:00:48 Info: Parameterizing module alt_vip_dil_0
Info: 2016.02.27.15:00:49 Info: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Info: 2016.02.27.15:00:49 Info: Parameterizing module alt_vip_itc_0
Info: 2016.02.27.15:00:49 Info: Adding alt_vip_mix_0 [alt_vip_mix 13.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module alt_vip_mix_0
Info: 2016.02.27.15:00:49 Info: Adding alt_vip_vfb_0 [alt_vip_vfb 13.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module alt_vip_vfb_0
Info: 2016.02.27.15:00:49 Info: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Info: 2016.02.27.15:00:49 Info: Parameterizing module alt_vip_vfr_0
Info: 2016.02.27.15:00:49 Info: Adding audio [AUDIO_IF 1.0]
Warning: 2016.02.27.15:00:49 Warning: audio: Component type AUDIO_IF is not in the library
Info: 2016.02.27.15:00:49 Info: Parameterizing module audio
Info: 2016.02.27.15:00:49 Info: Adding clk_50 [clock_source 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module clk_50
Info: 2016.02.27.15:00:49 Info: Adding clock_crossing_io_slow [altera_avalon_mm_clock_crossing_bridge 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module clock_crossing_io_slow
Info: 2016.02.27.15:00:49 Info: Adding cpu [altera_nios2_gen2 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module cpu
Info: 2016.02.27.15:00:49 Info: Adding hps_0 [altera_hps 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module hps_0
Info: 2016.02.27.15:00:49 Info: Adding i2c_scl [altera_avalon_pio 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module i2c_scl
Info: 2016.02.27.15:00:49 Info: Adding i2c_sda [altera_avalon_pio 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module i2c_sda
Info: 2016.02.27.15:00:49 Info: Adding ir_rx [TERASIC_IR_RX_FIFO 1.0]
Warning: 2016.02.27.15:00:49 Warning: ir_rx: Component type TERASIC_IR_RX_FIFO is not in the library
Info: 2016.02.27.15:00:49 Info: Parameterizing module ir_rx
Info: 2016.02.27.15:00:49 Info: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module jtag_uart
Info: 2016.02.27.15:00:49 Info: Adding key [altera_avalon_pio 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module key
Info: 2016.02.27.15:00:49 Info: Adding ledr [altera_avalon_pio 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module ledr
Info: 2016.02.27.15:00:49 Info: Adding mm_clock_crossing_bridge_1 [altera_avalon_mm_clock_crossing_bridge 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module mm_clock_crossing_bridge_1
Info: 2016.02.27.15:00:49 Info: Adding onchip_memory2 [altera_avalon_onchip_memory2 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module onchip_memory2
Info: 2016.02.27.15:00:49 Info: Adding pll_audio [altera_pll 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module pll_audio
Info: 2016.02.27.15:00:49 Info: Adding pll_sys [altera_pll 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module pll_sys
Info: 2016.02.27.15:00:49 Info: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module sdram
Info: 2016.02.27.15:00:49 Info: Adding seg7 [SEG7_IF 1.0]
Warning: 2016.02.27.15:00:49 Warning: seg7: Component type SEG7_IF is not in the library
Info: 2016.02.27.15:00:49 Info: Parameterizing module seg7
Info: 2016.02.27.15:00:49 Info: Adding spi_0 [altera_avalon_spi 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module spi_0
Info: 2016.02.27.15:00:49 Info: Adding sw [altera_avalon_pio 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module sw
Info: 2016.02.27.15:00:49 Info: Adding sysid [altera_avalon_sysid_qsys 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module sysid
Info: 2016.02.27.15:00:49 Info: Adding td_reset_n [altera_avalon_pio 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module td_reset_n
Info: 2016.02.27.15:00:49 Info: Adding td_status [altera_avalon_pio 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module td_status
Info: 2016.02.27.15:00:49 Info: Adding timer [altera_avalon_timer 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module timer
Info: 2016.02.27.15:00:49 Info: Adding timer_stamp [altera_avalon_timer 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module timer_stamp
Info: 2016.02.27.15:00:49 Info: Adding uart [altera_avalon_uart 15.1]
Info: 2016.02.27.15:00:49 Info: Parameterizing module uart
Info: 2016.02.27.15:00:49 Info: Building connections
Info: 2016.02.27.15:00:49 Info: Parameterizing connections
Info: 2016.02.27.15:00:49 Info: Validating
Info: 2016.02.27.15:01:25 Info: Done reading input file
Info: 2016.02.27.15:01:37 Info: DE1_SoC_QSYS.alt_vip_cl_scl_0: Vertical coefficient parameters (number of phases, precison parameters, etc.) will be used for the shared coefficients
Info: 2016.02.27.15:01:37 Info: DE1_SoC_QSYS.alt_vip_clip_0: The Clipper will no longer be available after 14.1, please upgrade to Clipper II.
Info: 2016.02.27.15:01:37 Info: DE1_SoC_QSYS.alt_vip_csc_0: The CSC will no longer be available after 14.1, please upgrade to the Color Space Converter (CSC) II.
Warning: 2016.02.27.15:01:37 Warning: DE1_SoC_QSYS.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/15.1/ip/altera/frame_reader/common_hdl
Info: 2016.02.27.15:01:55 Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS "DE1_SoC_QSYS" for SIM_VERILOG
Info: 2016.02.27.15:02:21 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: 2016.02.27.15:02:21 Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because they have different clock source.
Info: 2016.02.27.15:02:24 Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: 2016.02.27.15:02:24 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: 2016.02.27.15:02:24 Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: 2016.02.27.15:02:24 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Error: 2016.02.27.15:02:25 Error: null
Info (11904): Restoring file "DE1_SoC_QSYS.BAK.qsys" to "DE1_SoC_QSYS.qsys"
Error (14923): Error upgrading Qsys file "DE1_SoC_QSYS.qsys"
Error (11890): Unable to automatically upgrade Qsys component. Please manually upgrade "DE1_SoC_QSYS.qsys" in Qsys
Error (23031): Evaluation of Tcl script c:/altera/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 4 errors, 6 warnings
    Error: Peak virtual memory: 665 megabytes
    Error: Processing ended: Sat Feb 27 15:02:40 2016
    Error: Elapsed time: 00:15:35
    Error: Total CPU time (on all processors): 00:09:06


