`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Generated sim file
//////////////////////////////////////////////////////////////////////////////////


module sim(
    );

    logic reset, clk;

    Otter_MCU MCU(
        .RST(reset),
        .CLK(clk),
        // TODO:
    );

    initial begin
        reset = 1;
        #1 reset = 0;
        #1
        #1        
        #1
        #1
        #1
        #1
        #1
        #1
        #1
        #1
        #1
        #1
        #1
        #1
        #1
        #1
        #1
        #1
    end

endmodule
