TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   1
C:\STMP3XXX_SDK_FIRMWARE_320_finalfix\Projects\SDK\lcdexample\player\make\ccfd17fb.src
M:ADDR CODE           CYCLES LINE SOURCELINE
                                1 ; TASKING DSP2410 C compiler v1.5r1 Build 208 SN 00100122
                                2 ; options: -OG -si -DPLAYER -DALL -DD3500 -DMMC -DLIION -DPL3_FB
                                3 ;          -DSTMP_BUILD_PLAYER -DPLAYER_BUILD -DPLAYER -DSTFM1000_LCD
                                4 ;          -DFULL_PLAYER_KERNEL -DDCDC_POWER_TRANSFER -DBACKLIGHT
                                5 ;          -DWMAAPI_NO_DRM -DREVB_ENGR_BD -DSED15XX_LCD -DSYNC_LYRICS
                                6 ;          -DTUNER_STFM1000 -DFM_EUROPE_REGION -DSD_USE_100KHZ_TUNING_GRID
                                7 ;          -DNEWSHINGYIH -DREAL_I2S_DATA -DFUNCLET
                                8 ;          -DMEDIA_DDI_COUNT_HIDDEN_SYSTEM_BLOCKS -DFMTUNER -DMP3_ENCODE
                                9 ;          -DCHKDSK -DFAT16 -DDEBUG -DDEVICE_3500 -DSDK2400 -DENGR_BD
                               10 ;          -DUSE_PLAYLIST3 -DBATTERY_TYPE_LI_ION -DBATTERY_CHARGE -w68 -w66
                               11 ;          -I..\output_3500\include
                               12 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player
                               13 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Menus -I..\..
                               14 ;          -I..\..\..\..\..\inc -I..\..\..\..\..\System\Common
                               15 ;          -I..\..\..\..\..\System\Common\symbols
                               16 ;          -I..\..\..\..\..\Projects\sdk\lcdexample\Player\Display
                               17 ;          -I..\..\..\..\..\Algorithms\DRM\janus\src\h
                               18 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               19 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               20 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               21 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               22 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand -I -I
                               23 ;          -I..\..\..\..\..\system\common\resourcemanager -I..\..\..\..\..\inc
                               24 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               25 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive\include
                               26 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               27 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               28 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\DataDrive
                               29 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               30 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               31 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               32 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               33 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               34 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               35 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               36 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               37 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               38 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               39 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common
                               40 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               41 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive\include
                               42 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               43 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               44 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\SystemDrive
                               45 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\include
                               46 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media\include
                               47 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               48 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\HAL\include
                               49 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Media
                               50 ;          -I..\..\..\..\..\devicedriver\media\include
                               51 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               52 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               53 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\Common\include
                               54 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeNAND\DDI\include
                               55 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL
                               56 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               57 ;          -I..\..\..\..\..\DeviceDriver\Media\include
                               58 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash\include
                               59 ;          -I..\..\..\..\..\DeviceDriver\Media\PortHIL\GPFlash
                               60 ;          -I..\..\..\..\..\devicedriver\media\ddildl
                               61 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               62 ;          -I..\..\..\..\..\libsource\sysserialnumber
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   2

M:ADDR CODE           CYCLES LINE SOURCELINE
                               63 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               64 ;          -I..\..\..\..\..\devicedriver\media\ddildl\include
                               65 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\include
                               66 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\DDI\Media
                               67 ;          -I..\..\..\..\..\devicedriver\media\MediaTypeMMC\HAL\include
                               68 ;          -I..\..\..\..\..\FileSystem\Fat32\h
                               69 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_stdtype
                               70 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_debug
                               71 ;          -I..\..\..\..\..\FileSystem\Fat32\cmp\cmp_file_system
                               72 ;          -I..\..\..\..\..\DeviceDriver\Media\cmp\cmp_media_nand
                               73 ;          -I..\..\..\..\..\DeviceDriver\Media\MediaTypeNAND\HAL\include
                               74 ;          -I..\..\..\..\..\System\MsgModules\Software\Effects\srswow
                               75 ;          -I..\..\..\..\..\System\Common\rtcaccess
                               76 ;          -I..\..\..\..\..\System\Common\playlist3
                               77 ;          -I..\..\..\..\..\System\Common\record
                               78 ;          -I..\..\..\..\..\System\Common\mp3filename
                               79 ;          -I..\..\..\..\..\FileSystem\chkdsk\include
                               80 ;          -I..\..\..\..\..\FileSystem\Fat32\h -DFULL_PLAYER_KERNEL
                               81 ;          -DSYNC_LYRICS -DMP3_ENCODE -DBATTERY_TYPE_LI_ION -Dk_opt_single_fat
                               82 ;          -DPL3_FB -g -O2 -R -Cs -DMS_ADPCM -DIMA_ADPCM -DWINDOWS_PCM
                               83 ;          -I..\..\..\..\..\System\MsgModules\Software\musiclib\ghdr
                               84 ;          -I..\..\..\..\..\devicedriver\display
                               85 ;          -I..\..\..\..\..\System\MsgModules\Hardware\Display -MmyL
                               86 
                               94 
                               95 ;  sed15xxinit.c:
                               96 ; 1    |// Filename: sed15xxinit.c
                               97 ; 2    |// Reviews: DanhNguyen 2008 (X8iTF)
                               98 ; 3    |
                               99 ; 4    |#include "types.h"
                              100 
                              102 
                              103 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              104 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              105 ; 3    |//
                              106 ; 4    |// Filename: types.h
                              107 ; 5    |// Description: Standard data types
                              108 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              109 ; 7    |
                              110 ; 8    |#ifndef _TYPES_H
                              111 ; 9    |#define _TYPES_H
                              112 ; 10   |
                              113 ; 11   |// TODO:  move this outta here!
                              114 ; 12   |#if !defined(NOERROR)
                              115 ; 13   |#define NOERROR 0
                              116 ; 14   |#define SUCCESS 0
                              117 ; 15   |#endif 
                              118 ; 16   |#if !defined(SUCCESS)
                              119 ; 17   |#define SUCCESS  0
                              120 ; 18   |#endif
                              121 ; 19   |#if !defined(ERROR)
                              122 ; 20   |#define ERROR   -1
                              123 ; 21   |#endif
                              124 ; 22   |#if !defined(FALSE)
                              125 ; 23   |#define FALSE 0
                              126 ; 24   |#endif
                              127 ; 25   |#if !defined(TRUE)
                              128 ; 26   |#define TRUE  1
                              129 ; 27   |#endif
                              130 ; 28   |
                              131 ; 29   |#if !defined(NULL)
                              132 ; 30   |#define NULL 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   3

M:ADDR CODE           CYCLES LINE SOURCELINE
                              133 ; 31   |#endif
                              134 ; 32   |
                              135 ; 33   |#define MAX_INT     0x7FFFFF
                              136 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              137 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              138 ; 36   |#define MAX_ULONG   (-1) 
                              139 ; 37   |
                              140 ; 38   |#define WORD_SIZE   24              // word size in bits
                              141 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              142 ; 40   |
                              143 ; 41   |
                              144 ; 42   |#define BYTE    unsigned char       // btVarName
                              145 ; 43   |#define CHAR    signed char         // cVarName
                              146 ; 44   |#define USHORT  unsigned short      // usVarName
                              147 ; 45   |#define SHORT   unsigned short      // sVarName
                              148 ; 46   |#define WORD    unsigned int        // wVarName
                              149 ; 47   |#define INT     signed int          // iVarName
                              150 ; 48   |#define DWORD   unsigned long       // dwVarName
                              151 ; 49   |#define LONG    signed long         // lVarName
                              152 ; 50   |#define BOOL    unsigned int        // bVarName
                              153 ; 51   |#define FRACT   _fract              // frVarName
                              154 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              155 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              156 ; 54   |#define FLOAT   float               // fVarName
                              157 ; 55   |#define DBL     double              // dVarName
                              158 ; 56   |#define ENUM    enum                // eVarName
                              159 ; 57   |#define CMX     _complex            // cmxVarName
                              160 ; 58   |typedef WORD UCS3;                   // 
                              161 ; 59   |
                              162 ; 60   |#define UINT16  unsigned short
                              163 ; 61   |#define UINT8   unsigned char   
                              164 ; 62   |#define UINT32  unsigned long
                              165 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              166 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              167 ; 65   |#define WCHAR   UINT16
                              168 ; 66   |
                              169 ; 67   |//UINT128 is 16 bytes or 6 words
                              170 ; 68   |typedef struct UINT128_3500 {   
                              171 ; 69   |    int val[6];     
                              172 ; 70   |} UINT128_3500;
                              173 ; 71   |
                              174 ; 72   |#define UINT128   UINT128_3500
                              175 ; 73   |
                              176 ; 74   |// Little endian word packed byte strings:   
                              177 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              178 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              179 ; 77   |// Little endian word packed byte strings:   
                              180 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              181 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              182 ; 80   |
                              183 ; 81   |// Declare Memory Spaces To Use When Coding
                              184 ; 82   |// A. Sector Buffers
                              185 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              186 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              187 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              188 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              189 
                              191 
                              192 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              193 ; 88   |// B. Media DDI Memory
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   4

M:ADDR CODE           CYCLES LINE SOURCELINE
                              194 ; 89   |#define MEDIA_DDI_MEM _Y
                              195 ; 90   |
                              196 ; 91   |
                              197 ; 92   |
                              198 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              199 ; 94   |// Examples of circular pointers:
                              200 ; 95   |//    INT CIRC cpiVarName
                              201 ; 96   |//    DWORD CIRC cpdwVarName
                              202 ; 97   |
                              203 ; 98   |#define RETCODE INT                 // rcVarName
                              204 ; 99   |
                              205 ; 100  |// generic bitfield structure
                              206 ; 101  |struct Bitfield {
                              207 ; 102  |    unsigned int B0  :1;
                              208 ; 103  |    unsigned int B1  :1;
                              209 ; 104  |    unsigned int B2  :1;
                              210 ; 105  |    unsigned int B3  :1;
                              211 ; 106  |    unsigned int B4  :1;
                              212 ; 107  |    unsigned int B5  :1;
                              213 ; 108  |    unsigned int B6  :1;
                              214 ; 109  |    unsigned int B7  :1;
                              215 ; 110  |    unsigned int B8  :1;
                              216 ; 111  |    unsigned int B9  :1;
                              217 ; 112  |    unsigned int B10 :1;
                              218 ; 113  |    unsigned int B11 :1;
                              219 ; 114  |    unsigned int B12 :1;
                              220 ; 115  |    unsigned int B13 :1;
                              221 ; 116  |    unsigned int B14 :1;
                              222 ; 117  |    unsigned int B15 :1;
                              223 ; 118  |    unsigned int B16 :1;
                              224 ; 119  |    unsigned int B17 :1;
                              225 ; 120  |    unsigned int B18 :1;
                              226 ; 121  |    unsigned int B19 :1;
                              227 ; 122  |    unsigned int B20 :1;
                              228 ; 123  |    unsigned int B21 :1;
                              229 ; 124  |    unsigned int B22 :1;
                              230 ; 125  |    unsigned int B23 :1;
                              231 ; 126  |};
                              232 ; 127  |
                              233 ; 128  |union BitInt {
                              234 ; 129  |        struct Bitfield B;
                              235 ; 130  |        int        I;
                              236 ; 131  |};
                              237 ; 132  |
                              238 ; 133  |#define MAX_MSG_LENGTH 10
                              239 ; 134  |struct CMessage
                              240 ; 135  |{
                              241 ; 136  |        unsigned int m_uLength;
                              242 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              243 ; 138  |};
                              244 ; 139  |
                              245 ; 140  |typedef struct {
                              246 ; 141  |    WORD m_wLength;
                              247 ; 142  |    WORD m_wMessage;
                              248 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              249 ; 144  |} Message;
                              250 ; 145  |
                              251 ; 146  |struct MessageQueueDescriptor
                              252 ; 147  |{
                              253 ; 148  |        int *m_pBase;
                              254 ; 149  |        int m_iModulo;
                              255 ; 150  |        int m_iSize;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   5

M:ADDR CODE           CYCLES LINE SOURCELINE
                              256 ; 151  |        int *m_pHead;
                              257 ; 152  |        int *m_pTail;
                              258 ; 153  |};
                              259 ; 154  |
                              260 ; 155  |struct ModuleEntry
                              261 ; 156  |{
                              262 ; 157  |    int m_iSignaledEventMask;
                              263 ; 158  |    int m_iWaitEventMask;
                              264 ; 159  |    int m_iResourceOfCode;
                              265 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              266 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              267 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              268 ; 163  |    int m_uTimeOutHigh;
                              269 ; 164  |    int m_uTimeOutLow;
                              270 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              271 ; 166  |};
                              272 ; 167  |
                              273 ; 168  |union WaitMask{
                              274 ; 169  |    struct B{
                              275 ; 170  |        unsigned int m_bNone     :1;
                              276 ; 171  |        unsigned int m_bMessage  :1;
                              277 ; 172  |        unsigned int m_bTimer    :1;
                              278 ; 173  |        unsigned int m_bButton   :1;
                              279 ; 174  |    } B;
                              280 ; 175  |    int I;
                              281 ; 176  |} ;
                              282 ; 177  |
                              283 ; 178  |
                              284 ; 179  |struct Button {
                              285 ; 180  |        WORD wButtonEvent;
                              286 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              287 ; 182  |};
                              288 ; 183  |
                              289 ; 184  |struct Message {
                              290 ; 185  |        WORD wMsgLength;
                              291 ; 186  |        WORD wMsgCommand;
                              292 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              293 ; 188  |};
                              294 ; 189  |
                              295 ; 190  |union EventTypes {
                              296 ; 191  |        struct CMessage msg;
                              297 ; 192  |        struct Button Button ;
                              298 ; 193  |        struct Message Message;
                              299 ; 194  |};
                              300 ; 195  |
                              301 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              302 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              303 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              304 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              305 ; 200  |
                              306 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              307 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              308 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              309 ; 204  |
                              310 ; 205  |#if DEBUG
                              311 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              312 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              313 ; 208  |#else 
                              314 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              315 ; 210  |#define DebugBuildAssert(x)    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   6

M:ADDR CODE           CYCLES LINE SOURCELINE
                              316 ; 211  |#endif
                              317 ; 212  |
                              318 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                              319 ; 214  |//  #pragma asm
                              320 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              321 ; 216  |//  #pragma endasm
                              322 ; 217  |
                              323 ; 218  |
                              324 ; 219  |#ifdef COLOR_262K
                              325 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              326 ; 221  |#elif defined(COLOR_65K)
                              327 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              328 ; 223  |#else
                              329 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              330 ; 225  |#endif
                              331 ; 226  |    
                              332 ; 227  |#endif // #ifndef _TYPES_H
                              333 
                              335 
                              336 ; 5    |#include "regsgpio.h"
                              337 
                              339 
                              340 ; 1    |#if !(defined(__REGS_GPIO_INC))
                              341 ; 2    |#define __REGS_GPIO_INC 1
                              342 ; 3    |
                              343 ; 4    |#include "types.h"
                              344 
                              346 
                              347 ; 1    |////////////////////////////////////////////////////////////////////////////////
                              348 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                              349 ; 3    |//
                              350 ; 4    |// Filename: types.h
                              351 ; 5    |// Description: Standard data types
                              352 ; 6    |////////////////////////////////////////////////////////////////////////////////
                              353 ; 7    |
                              354 ; 8    |#ifndef _TYPES_H
                              355 ; 9    |#define _TYPES_H
                              356 ; 10   |
                              357 ; 11   |// TODO:  move this outta here!
                              358 ; 12   |#if !defined(NOERROR)
                              359 ; 13   |#define NOERROR 0
                              360 ; 14   |#define SUCCESS 0
                              361 ; 15   |#endif 
                              362 ; 16   |#if !defined(SUCCESS)
                              363 ; 17   |#define SUCCESS  0
                              364 ; 18   |#endif
                              365 ; 19   |#if !defined(ERROR)
                              366 ; 20   |#define ERROR   -1
                              367 ; 21   |#endif
                              368 ; 22   |#if !defined(FALSE)
                              369 ; 23   |#define FALSE 0
                              370 ; 24   |#endif
                              371 ; 25   |#if !defined(TRUE)
                              372 ; 26   |#define TRUE  1
                              373 ; 27   |#endif
                              374 ; 28   |
                              375 ; 29   |#if !defined(NULL)
                              376 ; 30   |#define NULL 0
                              377 ; 31   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   7

M:ADDR CODE           CYCLES LINE SOURCELINE
                              378 ; 32   |
                              379 ; 33   |#define MAX_INT     0x7FFFFF
                              380 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                              381 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                              382 ; 36   |#define MAX_ULONG   (-1) 
                              383 ; 37   |
                              384 ; 38   |#define WORD_SIZE   24              // word size in bits
                              385 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                              386 ; 40   |
                              387 ; 41   |
                              388 ; 42   |#define BYTE    unsigned char       // btVarName
                              389 ; 43   |#define CHAR    signed char         // cVarName
                              390 ; 44   |#define USHORT  unsigned short      // usVarName
                              391 ; 45   |#define SHORT   unsigned short      // sVarName
                              392 ; 46   |#define WORD    unsigned int        // wVarName
                              393 ; 47   |#define INT     signed int          // iVarName
                              394 ; 48   |#define DWORD   unsigned long       // dwVarName
                              395 ; 49   |#define LONG    signed long         // lVarName
                              396 ; 50   |#define BOOL    unsigned int        // bVarName
                              397 ; 51   |#define FRACT   _fract              // frVarName
                              398 ; 52   |#define LFRACT  long _fract         // lfrVarName
                              399 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                              400 ; 54   |#define FLOAT   float               // fVarName
                              401 ; 55   |#define DBL     double              // dVarName
                              402 ; 56   |#define ENUM    enum                // eVarName
                              403 ; 57   |#define CMX     _complex            // cmxVarName
                              404 ; 58   |typedef WORD UCS3;                   // 
                              405 ; 59   |
                              406 ; 60   |#define UINT16  unsigned short
                              407 ; 61   |#define UINT8   unsigned char   
                              408 ; 62   |#define UINT32  unsigned long
                              409 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              410 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                              411 ; 65   |#define WCHAR   UINT16
                              412 ; 66   |
                              413 ; 67   |//UINT128 is 16 bytes or 6 words
                              414 ; 68   |typedef struct UINT128_3500 {   
                              415 ; 69   |    int val[6];     
                              416 ; 70   |} UINT128_3500;
                              417 ; 71   |
                              418 ; 72   |#define UINT128   UINT128_3500
                              419 ; 73   |
                              420 ; 74   |// Little endian word packed byte strings:   
                              421 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              422 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              423 ; 77   |// Little endian word packed byte strings:   
                              424 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                              425 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                              426 ; 80   |
                              427 ; 81   |// Declare Memory Spaces To Use When Coding
                              428 ; 82   |// A. Sector Buffers
                              429 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                              430 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                              431 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                              432 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                              433 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                              434 ; 88   |// B. Media DDI Memory
                              435 ; 89   |#define MEDIA_DDI_MEM _Y
                              436 ; 90   |
                              437 ; 91   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   8

M:ADDR CODE           CYCLES LINE SOURCELINE
                              438 ; 92   |
                              439 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                              440 ; 94   |// Examples of circular pointers:
                              441 ; 95   |//    INT CIRC cpiVarName
                              442 ; 96   |//    DWORD CIRC cpdwVarName
                              443 ; 97   |
                              444 ; 98   |#define RETCODE INT                 // rcVarName
                              445 ; 99   |
                              446 ; 100  |// generic bitfield structure
                              447 ; 101  |struct Bitfield {
                              448 ; 102  |    unsigned int B0  :1;
                              449 ; 103  |    unsigned int B1  :1;
                              450 ; 104  |    unsigned int B2  :1;
                              451 ; 105  |    unsigned int B3  :1;
                              452 ; 106  |    unsigned int B4  :1;
                              453 ; 107  |    unsigned int B5  :1;
                              454 ; 108  |    unsigned int B6  :1;
                              455 ; 109  |    unsigned int B7  :1;
                              456 ; 110  |    unsigned int B8  :1;
                              457 ; 111  |    unsigned int B9  :1;
                              458 ; 112  |    unsigned int B10 :1;
                              459 ; 113  |    unsigned int B11 :1;
                              460 ; 114  |    unsigned int B12 :1;
                              461 ; 115  |    unsigned int B13 :1;
                              462 ; 116  |    unsigned int B14 :1;
                              463 ; 117  |    unsigned int B15 :1;
                              464 ; 118  |    unsigned int B16 :1;
                              465 ; 119  |    unsigned int B17 :1;
                              466 ; 120  |    unsigned int B18 :1;
                              467 ; 121  |    unsigned int B19 :1;
                              468 ; 122  |    unsigned int B20 :1;
                              469 ; 123  |    unsigned int B21 :1;
                              470 ; 124  |    unsigned int B22 :1;
                              471 ; 125  |    unsigned int B23 :1;
                              472 ; 126  |};
                              473 ; 127  |
                              474 ; 128  |union BitInt {
                              475 ; 129  |        struct Bitfield B;
                              476 ; 130  |        int        I;
                              477 ; 131  |};
                              478 ; 132  |
                              479 ; 133  |#define MAX_MSG_LENGTH 10
                              480 ; 134  |struct CMessage
                              481 ; 135  |{
                              482 ; 136  |        unsigned int m_uLength;
                              483 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                              484 ; 138  |};
                              485 ; 139  |
                              486 ; 140  |typedef struct {
                              487 ; 141  |    WORD m_wLength;
                              488 ; 142  |    WORD m_wMessage;
                              489 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                              490 ; 144  |} Message;
                              491 ; 145  |
                              492 ; 146  |struct MessageQueueDescriptor
                              493 ; 147  |{
                              494 ; 148  |        int *m_pBase;
                              495 ; 149  |        int m_iModulo;
                              496 ; 150  |        int m_iSize;
                              497 ; 151  |        int *m_pHead;
                              498 ; 152  |        int *m_pTail;
                              499 ; 153  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page   9

M:ADDR CODE           CYCLES LINE SOURCELINE
                              500 ; 154  |
                              501 ; 155  |struct ModuleEntry
                              502 ; 156  |{
                              503 ; 157  |    int m_iSignaledEventMask;
                              504 ; 158  |    int m_iWaitEventMask;
                              505 ; 159  |    int m_iResourceOfCode;
                              506 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                              507 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                              508 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                              509 ; 163  |    int m_uTimeOutHigh;
                              510 ; 164  |    int m_uTimeOutLow;
                              511 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                              512 ; 166  |};
                              513 ; 167  |
                              514 ; 168  |union WaitMask{
                              515 ; 169  |    struct B{
                              516 ; 170  |        unsigned int m_bNone     :1;
                              517 ; 171  |        unsigned int m_bMessage  :1;
                              518 ; 172  |        unsigned int m_bTimer    :1;
                              519 ; 173  |        unsigned int m_bButton   :1;
                              520 ; 174  |    } B;
                              521 ; 175  |    int I;
                              522 ; 176  |} ;
                              523 ; 177  |
                              524 ; 178  |
                              525 ; 179  |struct Button {
                              526 ; 180  |        WORD wButtonEvent;
                              527 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                              528 ; 182  |};
                              529 ; 183  |
                              530 ; 184  |struct Message {
                              531 ; 185  |        WORD wMsgLength;
                              532 ; 186  |        WORD wMsgCommand;
                              533 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                              534 ; 188  |};
                              535 ; 189  |
                              536 ; 190  |union EventTypes {
                              537 ; 191  |        struct CMessage msg;
                              538 ; 192  |        struct Button Button ;
                              539 ; 193  |        struct Message Message;
                              540 ; 194  |};
                              541 ; 195  |
                              542 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                              543 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                              544 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                              545 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                              546 ; 200  |
                              547 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                              548 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                              549 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                              550 ; 204  |
                              551 ; 205  |#if DEBUG
                              552 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                              553 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                              554 ; 208  |#else 
                              555 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                              556 ; 210  |#define DebugBuildAssert(x)    
                              557 ; 211  |#endif
                              558 ; 212  |
                              559 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  10

M:ADDR CODE           CYCLES LINE SOURCELINE
                              560 ; 214  |//  #pragma asm
                              561 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                              562 ; 216  |//  #pragma endasm
                              563 ; 217  |
                              564 ; 218  |
                              565 ; 219  |#ifdef COLOR_262K
                              566 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                              567 ; 221  |#elif defined(COLOR_65K)
                              568 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                              569 ; 223  |#else
                              570 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                              571 ; 225  |#endif
                              572 ; 226  |    
                              573 ; 227  |#endif // #ifndef _TYPES_H
                              574 
                              576 
                              577 ; 5    |
                              578 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                              579 ; 7    |//  Interrupt Collector Registers
                              580 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                              581 ; 9    |
                              582 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                              583 ; 11   |
                              584 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                              585 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                              586 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                              587 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                              588 ; 16   |
                              589 ; 17   |#define HW_GPB0_BLOCKNUM 0
                              590 ; 18   |#define HW_GPB1_BLOCKNUM 1
                              591 ; 19   |#define HW_GPB2_BLOCKNUM 2
                              592 ; 20   |#define HW_GPB3_BLOCKNUM 3
                              593 ; 21   |
                              594 ; 22   |#define HW_GPB_GPENR 0
                              595 ; 23   |#define HW_GPB_GPDOR 1
                              596 ; 24   |#define HW_GPB_GPDIR 2
                              597 ; 25   |#define HW_GPB_GPDOER 3
                              598 ; 26   |#define HW_GPB_GPIPENR 4
                              599 ; 27   |#define HW_GPB_GPIENR 5
                              600 ; 28   |#define HW_GPB_GPILVLR 6
                              601 ; 29   |#define HW_GPB_GPIPOLR 7
                              602 ; 30   |#define HW_GPB_GPISTATR 8
                              603 ; 31   |#define HW_GPB_GPPWR 9
                              604 ; 32   |#define HW_GPB_GP8MA 10
                              605 ; 33   |
                              606 ; 34   |
                              607 ; 35   |
                              608 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                              609 ; 37   |//  GPIO Register Bit Positions
                              610 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                              611 ; 39   |{
                              612 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                              613 ; 41   |    unsigned int I;
                              614 ; 42   |    unsigned int U;
                              615 ; 43   |} gpr_type;
                              616 ; 44   |
                              617 ; 45   |#define HW_GP_B0_BITPOS 0
                              618 ; 46   |#define HW_GP_B1_BITPOS 1
                              619 ; 47   |#define HW_GP_B2_BITPOS 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  11

M:ADDR CODE           CYCLES LINE SOURCELINE
                              620 ; 48   |#define HW_GP_B3_BITPOS 3
                              621 ; 49   |#define HW_GP_B4_BITPOS 4
                              622 ; 50   |#define HW_GP_B5_BITPOS 5
                              623 ; 51   |#define HW_GP_B6_BITPOS 6
                              624 ; 52   |#define HW_GP_B7_BITPOS 7
                              625 ; 53   |#define HW_GP_B8_BITPOS 8
                              626 ; 54   |#define HW_GP_B9_BITPOS 9
                              627 ; 55   |#define HW_GP_B10_BITPOS 10
                              628 ; 56   |#define HW_GP_B11_BITPOS 11
                              629 ; 57   |#define HW_GP_B12_BITPOS 12
                              630 ; 58   |#define HW_GP_B13_BITPOS 13
                              631 ; 59   |#define HW_GP_B14_BITPOS 14
                              632 ; 60   |#define HW_GP_B15_BITPOS 15
                              633 ; 61   |#define HW_GP_B16_BITPOS 16
                              634 ; 62   |#define HW_GP_B17_BITPOS 17
                              635 ; 63   |#define HW_GP_B18_BITPOS 18
                              636 ; 64   |#define HW_GP_B19_BITPOS 19
                              637 ; 65   |#define HW_GP_B20_BITPOS 20
                              638 ; 66   |#define HW_GP_B21_BITPOS 21
                              639 ; 67   |#define HW_GP_B22_BITPOS 22
                              640 ; 68   |#define HW_GP_B23_BITPOS 23
                              641 ; 69   |
                              642 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                              643 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
                              644 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                              645 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                              646 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                              647 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                              648 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                              649 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                              650 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                              651 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                              652 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                              653 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                              654 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                              655 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                              656 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                              657 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                              658 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                              659 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                              660 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                              661 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                              662 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                              663 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                              664 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                              665 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
                              666 ; 94   |
                              667 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                              668 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                              669 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                              670 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                              671 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                              672 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                              673 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                              674 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                              675 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                              676 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                              677 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                              678 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                              679 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                              680 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                              681 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  12

M:ADDR CODE           CYCLES LINE SOURCELINE
                              682 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                              683 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                              684 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                              685 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                              686 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                              687 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                              688 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                              689 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                              690 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                              691 ; 119  |
                              692 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                              693 ; 121  |//  GPIO 8mA Register Bit Positions
                              694 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                              695 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                              696 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                              697 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                              698 ; 126  |
                              699 ; 127  |
                              700 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                              701 ; 129  |//  Logical GPIO numbers
                              702 ; 130  |#define HW_GPIO_000 0
                              703 ; 131  |#define HW_GPIO_001 1
                              704 ; 132  |#define HW_GPIO_002 2
                              705 ; 133  |#define HW_GPIO_003 3
                              706 ; 134  |#define HW_GPIO_004 4
                              707 ; 135  |#define HW_GPIO_005 5
                              708 ; 136  |#define HW_GPIO_006 6
                              709 ; 137  |#define HW_GPIO_007 7
                              710 ; 138  |#define HW_GPIO_008 8
                              711 ; 139  |#define HW_GPIO_009 9
                              712 ; 140  |#define HW_GPIO_010 10
                              713 ; 141  |#define HW_GPIO_011 11
                              714 ; 142  |#define HW_GPIO_012 12
                              715 ; 143  |#define HW_GPIO_013 13
                              716 ; 144  |#define HW_GPIO_014 14
                              717 ; 145  |#define HW_GPIO_015 15
                              718 ; 146  |#define HW_GPIO_016 16
                              719 ; 147  |#define HW_GPIO_017 17
                              720 ; 148  |#define HW_GPIO_018 18
                              721 ; 149  |#define HW_GPIO_019 19
                              722 ; 150  |#define HW_GPIO_020 20
                              723 ; 151  |#define HW_GPIO_021 21
                              724 ; 152  |#define HW_GPIO_022 22
                              725 ; 153  |#define HW_GPIO_023 23
                              726 ; 154  |#define HW_GPIO_024 24
                              727 ; 155  |#define HW_GPIO_025 25
                              728 ; 156  |#define HW_GPIO_026 26
                              729 ; 157  |#define HW_GPIO_027 27
                              730 ; 158  |#define HW_GPIO_028 28
                              731 ; 159  |#define HW_GPIO_029 29
                              732 ; 160  |#define HW_GPIO_030 30
                              733 ; 161  |#define HW_GPIO_031 31
                              734 ; 162  |#define HW_GPIO_032 32
                              735 ; 163  |#define HW_GPIO_033 33
                              736 ; 164  |#define HW_GPIO_034 34
                              737 ; 165  |#define HW_GPIO_035 35
                              738 ; 166  |#define HW_GPIO_036 36
                              739 ; 167  |#define HW_GPIO_037 37
                              740 ; 168  |#define HW_GPIO_038 38
                              741 ; 169  |#define HW_GPIO_039 39
                              742 ; 170  |#define HW_GPIO_040 40
                              743 ; 171  |#define HW_GPIO_041 41
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  13

M:ADDR CODE           CYCLES LINE SOURCELINE
                              744 ; 172  |#define HW_GPIO_042 42
                              745 ; 173  |#define HW_GPIO_043 43
                              746 ; 174  |#define HW_GPIO_044 44
                              747 ; 175  |#define HW_GPIO_045 45
                              748 ; 176  |#define HW_GPIO_046 46
                              749 ; 177  |#define HW_GPIO_047 47
                              750 ; 178  |#define HW_GPIO_048 48
                              751 ; 179  |#define HW_GPIO_049 49
                              752 ; 180  |#define HW_GPIO_050 50
                              753 ; 181  |#define HW_GPIO_051 51
                              754 ; 182  |#define HW_GPIO_052 52
                              755 ; 183  |#define HW_GPIO_053 53
                              756 ; 184  |#define HW_GPIO_054 54
                              757 ; 185  |#define HW_GPIO_055 55
                              758 ; 186  |#define HW_GPIO_056 56
                              759 ; 187  |#define HW_GPIO_057 57
                              760 ; 188  |#define HW_GPIO_058 58
                              761 ; 189  |#define HW_GPIO_059 59
                              762 ; 190  |#define HW_GPIO_060 60
                              763 ; 191  |#define HW_GPIO_061 61
                              764 ; 192  |#define HW_GPIO_062 62
                              765 ; 193  |#define HW_GPIO_063 63
                              766 ; 194  |#define HW_GPIO_064 64
                              767 ; 195  |#define HW_GPIO_065 65
                              768 ; 196  |#define HW_GPIO_066 66
                              769 ; 197  |#define HW_GPIO_067 67
                              770 ; 198  |#define HW_GPIO_068 68
                              771 ; 199  |#define HW_GPIO_069 69
                              772 ; 200  |#define HW_GPIO_070 70
                              773 ; 201  |#define HW_GPIO_071 71
                              774 ; 202  |#define HW_GPIO_072 72
                              775 ; 203  |#define HW_GPIO_073 73
                              776 ; 204  |#define HW_GPIO_074 74
                              777 ; 205  |#define HW_GPIO_075 75
                              778 ; 206  |#define HW_GPIO_076 76
                              779 ; 207  |#define HW_GPIO_077 77
                              780 ; 208  |#define HW_GPIO_078 78
                              781 ; 209  |#define HW_GPIO_079 79
                              782 ; 210  |#define HW_GPIO_080 80
                              783 ; 211  |#define HW_GPIO_081 81
                              784 ; 212  |#define HW_GPIO_082 82
                              785 ; 213  |#define HW_GPIO_083 83
                              786 ; 214  |#define HW_GPIO_084 84
                              787 ; 215  |#define HW_GPIO_085 85
                              788 ; 216  |#define HW_GPIO_086 86
                              789 ; 217  |#define HW_GPIO_087 87
                              790 ; 218  |#define HW_GPIO_088 88
                              791 ; 219  |#define HW_GPIO_089 89
                              792 ; 220  |#define HW_GPIO_090 90
                              793 ; 221  |#define HW_GPIO_091 91
                              794 ; 222  |#define HW_GPIO_092 92
                              795 ; 223  |#define HW_GPIO_093 93
                              796 ; 224  |#define HW_GPIO_094 94
                              797 ; 225  |#define HW_GPIO_095 95
                              798 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                              799 ; 227  |
                              800 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO
                                   0 Enable Register   */
                              801 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  0 Data Out Register */
                              802 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  0 Dait In Register  */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  14

M:ADDR CODE           CYCLES LINE SOURCELINE
                              803 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   0 Dait Out Enable Register  */
                              804 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 0 Interrupt Pin Enable Register */
                              805 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   0 Interrupt Enable Register */
                              806 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 0 Interrupt Level Register  */
                              807 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 0 Interrupt Polarity Register   */
                              808 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 0 Interrupt Status Register */
                              809 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                              810 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                              811 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 1 Enable Register   */
                              812 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  1 Data Out Register */
                              813 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  1 Dait In Register  */
                              814 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   1 Dait Out Enable Register  */
                              815 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 1 Interrupt Pin Enable Register */
                              816 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   1 Interrupt Enable Register */
                              817 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 1 Interrupt Level Register  */
                              818 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 1 Interrupt Polarity Register   */
                              819 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 1 Interrupt Status Register */
                              820 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                              821 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                              822 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                              823 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                              824 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                              825 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                              826 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                              827 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                              828 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                              829 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                              830 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                              831 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                              832 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                              833 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                              834 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  15

M:ADDR CODE           CYCLES LINE SOURCELINE
                              835 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                              836 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                              837 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                              838 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                              839 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                              840 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                              841 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                              842 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                              843 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                              844 ; 272  |
                              845 ; 273  |#endif
                              846 ; 274  |
                              847 
                              849 
                              850 ; 6    |#include "messages.h"
                              851 
                              853 
                              854 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                              855 ; 2    |// Copyright(C) SigmaTel, Inc. 2000
                              856 ; 3    |// Message defs
                              857 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                              858 ; 5    |
                              859 ; 6    |#if (!defined(MSGEQU_INC))
                              860 ; 7    |#define MSGEQU_INC 1
                              861 ; 8    |
                              862 ; 9    |
                              863 ; 10   |#define MAX_MODULE_SIZE   (lc_u_eP_Module_overlay-lc_u_bP_Module_overlay)*3
                              864 ; 11   |
                              865 ; 12   |
                              866 ; 13   |#define MSG_TYPE_DECODER 0x000000
                              867 ; 14   |#define MSG_TYPE_ENCODER 0x010000
                              868 ; 15   |#define MSG_TYPE_PARSER 0x020000
                              869 ; 16   |#define MSG_TYPE_LCD 0x030000
                              870 ; 17   |#define MSG_TYPE_MIXER 0x040000
                              871 ; 18   |#define MSG_TYPE_SYSTEM 0x050000
                              872 ; 19   |#define MSG_TYPE_MENU 0x060000
                              873 ; 20   |#define MSG_TYPE_LED 0x070000
                              874 ; 21   |#define MSG_TYPE_TUNER 0x080000
                              875 ; 22   |#define MSG_TYPE_CHARLCD 0x030000
                              876 ; 23   |#define MSG_TYPE_SOFT_TIMER 0x090000
                              877 ; 24   |// Equalizer and other effects
                              878 ; 25   |#define MSG_TYPE_GEQ 0x0a0000             
                              879 ; 26   |#if (defined(USE_PLAYLIST3))
                              880 ; 27   |#define MSG_TYPE_MUSICLIB_PLAY 0x0b0000
                              881 ; 28   |#define MSG_TYPE_MUSICLIB_BROWSE 0x0c0000
                              882 ; 29   |#define MSG_TYPE_MUSICLIB_PLAYALLNEXT 0x0d0000
                              883 ; 30   |#define MSG_TYPE_MUSICLIB_PLAYALLPREV 0x0e0000
                              884 ; 31   |#define MSG_TYPE_MUSICLIB_SHUFFLE 0x0f0000
                              885 ; 32   |#define MSG_TYPE_MUSICLIB_VOICE 0x100000
                              886 ; 33   |#define MSG_TYPE_MUSICLIB_VOICEPLAY 0x110000
                              887 ; 34   |#define MSG_TYPE_MUSICLIB_MERGE 0x120000
                              888 ; 35   |#endif // IF (@def(USE_PLAYLIST3))
                              889 ; 36   |#if defined(USE_PLAYLIST5)
                              890 ; 37   |#define MSG_TYPE_PL5_PLAYBACK 0x0b0000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  16

M:ADDR CODE           CYCLES LINE SOURCELINE
                              891 ; 38   |#define MSG_TYPE_PL5_BROWSE 0x0c0000
                              892 ; 39   |#endif // if @def('USE_PLAYLIST5')
                              893 ; 40   |
                              894 ; 41   |// Message Structure Offsets
                              895 ; 42   |#define MSG_Length 0
                              896 ; 43   |#define MSG_ID 1
                              897 ; 44   |#define MSG_Argument1 2
                              898 ; 45   |#define MSG_Argument2 3
                              899 ; 46   |#define MSG_Argument3 4
                              900 ; 47   |#define MSG_Argument4 5
                              901 ; 48   |#define MSG_Argument5 6
                              902 ; 49   |#define MSG_Argument6 7
                              903 ; 50   |
                              904 ; 51   |
                              905 ; 52   |
                              906 ; 53   |// LCD Message IDs
                              907 ; 54   |#define LCD_FIRST_MSG_ID MSG_TYPE_LCD+0
                              908 ; 55   |#define LCD_CLEAR_RANGE MSG_TYPE_LCD+0
                              909 ; 56   |#define LCD_PRINT_RANGE_RSRC MSG_TYPE_LCD+1
                              910 ; 57   |#define LCD_PRINT_RANGE_ADDR MSG_TYPE_LCD+2
                              911 ; 58   |#define LCD_PRINT_RANGE_INV_RSRC MSG_TYPE_LCD+3
                              912 ; 59   |#define LCD_PRINT_RANGE_INV_ADDR MSG_TYPE_LCD+4
                              913 ; 60   |#define LCD_PRINT_RANGE_FILE MSG_TYPE_LCD+5
                              914 ; 61   |#define LCD_PRINT_RANGE_INV_FILE MSG_TYPE_LCD+6
                              915 ; 62   |#define LCD_PRINT_STRING_RSRC MSG_TYPE_LCD+7
                              916 ; 63   |#define LCD_PRINT_STRING_ADDR MSG_TYPE_LCD+8
                              917 ; 64   |#define LCD_PRINT_STRING_INV_RSRC MSG_TYPE_LCD+9
                              918 ; 65   |#define LCD_PRINT_STRING_INV_ADDR MSG_TYPE_LCD+10
                              919 ; 66   |#define LCD_SCROLL_DISPLAY MSG_TYPE_LCD+11
                              920 ; 67   |#define LCD_READ_LCD_ADDR MSG_TYPE_LCD+12
                              921 ; 68   |#define LCD_SET_CONTRAST MSG_TYPE_LCD+13
                              922 ; 69   |#define LCD_INC_CONTRAST MSG_TYPE_LCD+14
                              923 ; 70   |#define LCD_DEC_CONTRAST MSG_TYPE_LCD+15
                              924 ; 71   |#define LCD_BACKLIGHT_ON MSG_TYPE_LCD+16
                              925 ; 72   |#define LCD_BACKLIGHT_OFF MSG_TYPE_LCD+17
                              926 ; 73   |#define LCD_SET_FONT MSG_TYPE_LCD+18
                              927 ; 74   |#define LCD_PRINT_NUMBER MSG_TYPE_LCD+19
                              928 ; 75   |#define LCD_PRINT_TIME MSG_TYPE_LCD+20
                              929 ; 76   |#define LCD_PRINT_TIME_LONG MSG_TYPE_LCD+21
                              930 ; 77   |#define LCD_PRINT_STRING_UNICODE_INV_ADDR MSG_TYPE_LCD+22
                              931 ; 78   |#define LCD_PRINT_STRING_UNICODE_ADDR MSG_TYPE_LCD+23
                              932 ; 79   |#define LCD_PRINT_STRING_UNICODE_INV_RSRC MSG_TYPE_LCD+24
                              933 ; 80   |#define LCD_PRINT_STRING_UNICODE_RSRC MSG_TYPE_LCD+25
                              934 ; 81   |#define LCD_BEGIN_FRAME MSG_TYPE_LCD+26
                              935 ; 82   |#define LCD_END_FRAME MSG_TYPE_LCD+27
                              936 ; 83   |#define LCD_PRINT_NUMBER_INV MSG_TYPE_LCD+28
                              937 ; 84   |#define LCD_PRINT_TIME_INV MSG_TYPE_LCD+29
                              938 ; 85   |#define LCD_PRINT_TIME_LONG_INV MSG_TYPE_LCD+30
                              939 ; 86   |#define LCD_SET_FRAMEBUFFER MSG_TYPE_LCD+31
                              940 ; 87   |//send a NULL as Param1 to return to root frame buffer
                              941 ; 88   |#define LCD_PUSH_MASK MSG_TYPE_LCD+32
                              942 ; 89   |//Param1 = left
                              943 ; 90   |//Param2 = top
                              944 ; 91   |//Param3 = right
                              945 ; 92   |//Param4 = bottom
                              946 ; 93   |#define LCD_POP_MASK MSG_TYPE_LCD+33
                              947 ; 94   |#define LCD_PRINT_UNICODE_CHAR MSG_TYPE_LCD+34
                              948 ; 95   |#define LCD_PRINT_UNICODE_CHAR_INV MSG_TYPE_LCD+35
                              949 ; 96   |#define LCD_DISPLAY_HISTOGRAM MSG_TYPE_LCD+36
                              950 ; 97   |#define LCD_PRINT_TIME_L_1DIG_HR MSG_TYPE_LCD+37
                              951 ; 98   |#define LCD_SET_ICON MSG_TYPE_LCD+38
                              952 ; 99   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  17

M:ADDR CODE           CYCLES LINE SOURCELINE
                              953 ; 100  |#define LCD_CLEAR_RANGE_BUFFER MSG_TYPE_LCD+39
                              954 ; 101  |#define LCD_PRINT_RANGE_RSRC_BUFFER MSG_TYPE_LCD+40
                              955 ; 102  |#define LCD_PRINT_RANGE_INV_RSRC_BUFFER MSG_TYPE_LCD+41
                              956 ; 103  |#define LCD_PRINT_RANGE_ADDR_BUFFER MSG_TYPE_LCD+42
                              957 ; 104  |#define LCD_PRINT_RANGE_INV_ADDR_BUFFER MSG_TYPE_LCD+43
                              958 ; 105  |#define LCD_PRINT_STRING_RSRC_BUFFER MSG_TYPE_LCD+44
                              959 ; 106  |#define LCD_PRINT_STRING_INV_RSRC_BUFFER MSG_TYPE_LCD+45
                              960 ; 107  |#define LCD_PRINT_STRING_ADDR_BUFFER MSG_TYPE_LCD+46
                              961 ; 108  |#define LCD_PRINT_STRING_INV_ADDR_BUFFER MSG_TYPE_LCD+47
                              962 ; 109  |#define LCD_PRINT_NUMBER_BUFFER MSG_TYPE_LCD+48
                              963 ; 110  |#define LCD_PRINT_NUMBER_INV_BUFFER MSG_TYPE_LCD+49
                              964 ; 111  |#define LCD_PRINT_TIME_BUFFER MSG_TYPE_LCD+50
                              965 ; 112  |#define LCD_PRINT_TIME_INV_BUFFER MSG_TYPE_LCD+51
                              966 ; 113  |#define LCD_PRINT_TIME_LONG_BUFFER MSG_TYPE_LCD+52
                              967 ; 114  |#define LCD_PRINT_TIME_LONG_INV_BUFFER MSG_TYPE_LCD+53
                              968 ; 115  |#define LCD_PRINT_STRING_UNICODE_ADDR_BUFFER MSG_TYPE_LCD+54
                              969 ; 116  |#define LCD_PRINT_STRING_UNICODE_INV_ADDR_BUFFER MSG_TYPE_LCD+55
                              970 ; 117  |#define LCD_PRINT_STRING_UNICODE_RSRC_BUFFER MSG_TYPE_LCD+56
                              971 ; 118  |#define LCD_PRINT_STRING_UNICODE_INV_RSRC_BUFFER MSG_TYPE_LCD+57
                              972 ; 119  |#define LCD_PRINT_UNICODE_CHAR_BUFFER MSG_TYPE_LCD+58
                              973 ; 120  |#define LCD_PRINT_UNICODE_CHAR_INV_BUFFER MSG_TYPE_LCD+59
                              974 ; 121  |#define LCD_PRINT_TIME_L_1DIG_HR_BUFFER MSG_TYPE_LCD+60
                              975 ; 122  |#define LCD_SET_BUFFER_COLOR MSG_TYPE_LCD+61
                              976 ; 123  |#define LCD_FORCE_BUFFER_UPDATE MSG_TYPE_LCD+62
                              977 ; 124  |#define LCD_SET_BUFFER_WINDOW MSG_TYPE_LCD+63
                              978 ; 125  |#define LCD_SET_COLOR MSG_TYPE_LCD+64
                              979 ; 126  |#define LCD_SET_BUFFER_POSITION MSG_TYPE_LCD+65
                              980 ; 127  |
                              981 ; 128  |#define LCD_TEMP_CONTRAST MSG_TYPE_LCD+66
                              982 ; 129  |
                              983 ; 130  |#if defined(CLCD_16BIT)
                              984 ; 131  |#define LCD_16BIT_ON MSG_TYPE_LCD+67
                              985 ; 132  |#define LCD_16BIT_OFF MSG_TYPE_LCD+68
                              986 ; 133  |
                              987 ; 134  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+68
                              988 ; 135  |#else 
                              989 ; 136  |#define LCD_LAST_MSG_ID MSG_TYPE_LCD+66
                              990 ; 137  |#endif
                              991 ; 138  |
                              992 ; 139  |// If you change the LCD message ID's then you must
                              993 ; 140  |// also change the jump table in lcdapi.asm
                              994 ; 141  |
                              995 ; 142  |// Character LCD Message IDs
                              996 ; 143  |#define CHARLCD_FIRST_MSG_ID MSG_TYPE_CHARLCD+0
                              997 ; 144  |#define CHARLCD_CLEAR_RANGE MSG_TYPE_CHARLCD+0
                              998 ; 145  |#define CHARLCD_PRINT_RSRC MSG_TYPE_CHARLCD+1
                              999 ; 146  |#define CHARLCD_PRINT_INV_RSRC MSG_TYPE_CHARLCD+2
                             1000 ; 147  |#define CHARLCD_PRINT_ASCII_CHAR MSG_TYPE_CHARLCD+3
                             1001 ; 148  |#define CHARLCD_PRINT_ASCII_INV_CHAR MSG_TYPE_CHARLCD+4
                             1002 ; 149  |#define CHARLCD_PRINT_STRING_RSRC MSG_TYPE_CHARLCD+5
                             1003 ; 150  |#define CHARLCD_PRINT_STRING_INV_RSRC MSG_TYPE_CHARLCD+6
                             1004 ; 151  |#define CHARLCD_PRINT_STRING_ADDR MSG_TYPE_CHARLCD+7
                             1005 ; 152  |#define CHARLCD_PRINT_STRING_INV_ADDR MSG_TYPE_CHARLCD+8
                             1006 ; 153  |#define CHARLCD_SCROLL_DISPLAY MSG_TYPE_CHARLCD+9
                             1007 ; 154  |#define CHARLCD_READ_LCD_ADDR MSG_TYPE_CHARLCD+10
                             1008 ; 155  |#define CHARLCD_SET_CURSOR MSG_TYPE_CHARLCD+11
                             1009 ; 156  |#define CHARLCD_SET_FONT MSG_TYPE_CHARLCD+12
                             1010 ; 157  |#define CHARLCD_PRINT_NUMBER MSG_TYPE_CHARLCD+13
                             1011 ; 158  |#define CHARLCD_PRINT_TIME MSG_TYPE_CHARLCD+14
                             1012 ; 159  |#define CHARLCD_SET_BATTERY MSG_TYPE_CHARLCD+15
                             1013 ; 160  |#define CHARLCD_SET_EQ MSG_TYPE_CHARLCD+16
                             1014 ; 161  |#define CHARLCD_SET_ICON MSG_TYPE_CHARLCD+17
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  18

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1015 ; 162  |#define CHARLCD_SET_PLAYMODE MSG_TYPE_CHARLCD+18
                             1016 ; 163  |#define CHARLCD_SET_PLAYSTATE MSG_TYPE_CHARLCD+19
                             1017 ; 164  |#define CHARLCD_SET_VOLUME MSG_TYPE_CHARLCD+20
                             1018 ; 165  |#define CHARLCD_CLEAR_DISPLAY MSG_TYPE_CHARLCD+21
                             1019 ; 166  |#define CHARLCD_LAST_MSG_ID MSG_TYPE_CHARLCD+21
                             1020 ; 167  |// If you change the cHARACTER LCD message ID's then you must
                             1021 ; 168  |// also change the jump table in lcdapi.asm
                             1022 ; 169  |
                             1023 ; 170  |// Decoder Message IDs
                             1024 ; 171  |#define DECODER_FIRST_MSG_ID MSG_TYPE_DECODER+0
                             1025 ; 172  |#define DECODER_RESET MSG_TYPE_DECODER+0
                             1026 ; 173  |#define DECODER_SET_DIR MSG_TYPE_DECODER+1
                             1027 ; 174  |#define DECODER_PLAY MSG_TYPE_DECODER+2
                             1028 ; 175  |#define DECODER_STOP MSG_TYPE_DECODER+3
                             1029 ; 176  |#define DECODER_FFWD MSG_TYPE_DECODER+4
                             1030 ; 177  |#define DECODER_RWND MSG_TYPE_DECODER+5
                             1031 ; 178  |#define DECODER_NEXT_SONG MSG_TYPE_DECODER+6
                             1032 ; 179  |#define DECODER_PREV_SONG MSG_TYPE_DECODER+7
                             1033 ; 180  |#define DECODER_TIME_MODE MSG_TYPE_DECODER+8
                             1034 ; 181  |#define DECODER_AB_MODE MSG_TYPE_DECODER+9
                             1035 ; 182  |#define DECODER_SET_EQ MSG_TYPE_DECODER+10
                             1036 ; 183  |#define DECODER_GET_SONG_INFO MSG_TYPE_DECODER+11
                             1037 ; 184  |#define DECODER_NEXT_CHAPTER MSG_TYPE_DECODER+12
                             1038 ; 185  |#define DECODER_PREV_CHAPTER MSG_TYPE_DECODER+13
                             1039 ; 186  |#define DECODER_LAST_MSG_ID MSG_TYPE_DECODER+13
                             1040 ; 187  |// If you change the Decoder message ID's, then you must
                             1041 ; 188  |// also change the jump table in decoder_overlay.asm
                             1042 ; 189  |// and in dec_adpcm_overlay.asm.
                             1043 ; 190  |
                             1044 ; 191  |// Encoder Message IDs
                             1045 ; 192  |#define ENCODER_FIRST_MSG_ID MSG_TYPE_ENCODER+0
                             1046 ; 193  |#define ENCODER_RECORD MSG_TYPE_ENCODER+0
                             1047 ; 194  |#define ENCODER_STOP MSG_TYPE_ENCODER+1
                             1048 ; 195  |#define ENCODER_TIME_MODE MSG_TYPE_ENCODER+2
                             1049 ; 196  |#define ENCODER_LAST_MSG_ID MSG_TYPE_ENCODER+3
                             1050 ; 197  |// If you change the Encoder message ID's, then you must
                             1051 ; 198  |// also change the jump table in all encoder overlay modules.
                             1052 ; 199  |
                             1053 ; 200  |// Parser Message IDs
                             1054 ; 201  |#define PARSER_FIRST_MSG_ID MSG_TYPE_PARSER+0
                             1055 ; 202  |#define PARSER_NEXT_SONG MSG_TYPE_PARSER+0
                             1056 ; 203  |#define PARSER_PREV_SONG MSG_TYPE_PARSER+1
                             1057 ; 204  |#define PARSER_REPEAT MSG_TYPE_PARSER+2
                             1058 ; 205  |#define PARSER_RANDOM MSG_TYPE_PARSER+3
                             1059 ; 206  |#define PARSER_STOP MSG_TYPE_PARSER+4
                             1060 ; 207  |#define PARSER_DEVICE_ENUMERATE MSG_TYPE_PARSER+5
                             1061 ; 208  |#define PARSER_SET_CURRENT_SONG MSG_TYPE_PARSER+6
                             1062 ; 209  |#define PARSER_LAST_MSG_ID MSG_TYPE_PARSER+6
                             1063 ; 210  |// If you change the Parser message ID's, then you must
                             1064 ; 211  |// also change the jump table in parser.asm
                             1065 ; 212  |
                             1066 ; 213  |// Button Message IDs
                             1067 ; 214  |//BUTTON_FIRST_MSG_ID      equ     MSG_TYPE_BUTTON+0
                             1068 ; 215  |//BUTTON_BUTTONS_ON        equ     MSG_TYPE_BUTTON+0
                             1069 ; 216  |//BUTTON_BUTTONS_OFF       equ     MSG_TYPE_BUTTON+1
                             1070 ; 217  |//BUTTON_HOLD              equ     MSG_TYPE_BUTTON+2
                             1071 ; 218  |//BUTTON_HOLD_RELEASE      equ     MSG_TYPE_BUTTON+3
                             1072 ; 219  |//BUTTON_LAST_MSG_ID       equ     MSG_TYPE_BUTTON+3
                             1073 ; 220  |
                             1074 ; 221  |// Mixer Message IDs
                             1075 ; 222  |#define MIXER_FIRST_MSG_ID MSG_TYPE_MIXER+0
                             1076 ; 223  |#define MIXER_MASTER_INCR MSG_TYPE_MIXER+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  19

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1077 ; 224  |#define MIXER_MASTER_DECR MSG_TYPE_MIXER+1
                             1078 ; 225  |#define MIXER_MASTER_SETLVL MSG_TYPE_MIXER+2
                             1079 ; 226  |#define MIXER_MASTER_MUTE MSG_TYPE_MIXER+3
                             1080 ; 227  |#define MIXER_MASTER_UNMUTE MSG_TYPE_MIXER+4
                             1081 ; 228  |#define MIXER_MASTER_FADE_OUT MSG_TYPE_MIXER+5
                             1082 ; 229  |#define MIXER_MASTER_FADE_IN MSG_TYPE_MIXER+6
                             1083 ; 230  |#define MIXER_MASTER_BAL_RIGHT MSG_TYPE_MIXER+7
                             1084 ; 231  |#define MIXER_MASTER_BAL_LEFT MSG_TYPE_MIXER+8
                             1085 ; 232  |#define MIXER_MIC_INCR MSG_TYPE_MIXER+9
                             1086 ; 233  |#define MIXER_MIC_DECR MSG_TYPE_MIXER+10
                             1087 ; 234  |#define MIXER_MIC_SETLVL MSG_TYPE_MIXER+11
                             1088 ; 235  |#define MIXER_MIC_MUTE MSG_TYPE_MIXER+12
                             1089 ; 236  |#define MIXER_MIC_UNMUTE MSG_TYPE_MIXER+13
                             1090 ; 237  |#define MIXER_MIC_BOOST MSG_TYPE_MIXER+14
                             1091 ; 238  |#define MIXER_MIC_UNBOOST MSG_TYPE_MIXER+15
                             1092 ; 239  |#define MIXER_LINE_INCR MSG_TYPE_MIXER+16
                             1093 ; 240  |#define MIXER_LINE_DECR MSG_TYPE_MIXER+17
                             1094 ; 241  |#define MIXER_LINE_SETLVL MSG_TYPE_MIXER+18
                             1095 ; 242  |#define MIXER_LINE_MUTE MSG_TYPE_MIXER+19
                             1096 ; 243  |#define MIXER_LINE_UNMUTE MSG_TYPE_MIXER+20
                             1097 ; 244  |#define MIXER_FM_INCR MSG_TYPE_MIXER+21
                             1098 ; 245  |#define MIXER_FM_DECR MSG_TYPE_MIXER+22
                             1099 ; 246  |#define MIXER_FM_SETLVL MSG_TYPE_MIXER+23
                             1100 ; 247  |#define MIXER_FM_MUTE MSG_TYPE_MIXER+24
                             1101 ; 248  |#define MIXER_FM_UNMUTE MSG_TYPE_MIXER+25
                             1102 ; 249  |#define MIXER_DAC_INCR MSG_TYPE_MIXER+26
                             1103 ; 250  |#define MIXER_DAC_DECR MSG_TYPE_MIXER+27
                             1104 ; 251  |#define MIXER_DAC_SETLVL MSG_TYPE_MIXER+28
                             1105 ; 252  |#define MIXER_DAC_MUTE MSG_TYPE_MIXER+29
                             1106 ; 253  |#define MIXER_DAC_UNMUTE MSG_TYPE_MIXER+30
                             1107 ; 254  |#define MIXER_ADC_SELECT MSG_TYPE_MIXER+31
                             1108 ; 255  |#define MIXER_ADC_INCR MSG_TYPE_MIXER+32
                             1109 ; 256  |#define MIXER_ADC_DECR MSG_TYPE_MIXER+33
                             1110 ; 257  |#define MIXER_ADC_SETLVL MSG_TYPE_MIXER+34
                             1111 ; 258  |#define MIXER_ADC_MUTE MSG_TYPE_MIXER+35
                             1112 ; 259  |#define MIXER_ADC_UNMUTE MSG_TYPE_MIXER+36
                             1113 ; 260  |#define MIXER_REC_SELECT MSG_TYPE_MIXER+37
                             1114 ; 261  |#define MIXER_POWER_DOWN MSG_TYPE_MIXER+38
                             1115 ; 262  |#define ENABLE_RIGHT_CH MSG_TYPE_MIXER+39
                             1116 ; 263  |#define DISABLE_RIGHT_CH MSG_TYPE_MIXER+40
                             1117 ; 264  |#define MIXER_LAST_MSG_ID MSG_TYPE_MIXER+40
                             1118 ; 265  |// If you change the mixer message ID's then you must
                             1119 ; 266  |// also change the jump table in mixer.asm
                             1120 ; 267  |#define MIXER_ON 0
                             1121 ; 268  |#define MIXER_OFF 1
                             1122 ; 269  |
                             1123 ; 270  |
                             1124 ; 271  |// System Message IDs
                             1125 ; 272  |#define SYSTEM_FIRST_MSG_ID MSG_TYPE_SYSTEM+0
                             1126 ; 273  |#define SYSTEM_SHUTDOWN MSG_TYPE_SYSTEM+0
                             1127 ; 274  |#define SYSTEM_SHUTDOWN_FALSE MSG_TYPE_SYSTEM+1
                             1128 ; 275  |#define SYSTEM_SHUTDOWN_FINAL MSG_TYPE_SYSTEM+2
                             1129 ; 276  |#define SYSTEM_LAST_MSG_ID MSG_TYPE_SYSTEM+2
                             1130 ; 277  |// If you change the system message ID's then you must
                             1131 ; 278  |// also change the jump table in systemapi.asm
                             1132 ; 279  |
                             1133 ; 280  |// Menu IDs
                             1134 ; 281  |#define MENU_FIRST_MSG_ID MSG_TYPE_MENU+0
                             1135 ; 282  |#define MENU_BUTTON_EVENT MSG_TYPE_MENU+0
                             1136 ; 283  |#define MENU_DECODER_STATE_CHNG MSG_TYPE_MENU+1
                             1137 ; 284  |#define MENU_RECORDER_STATE_CHNG MSG_TYPE_MENU+2
                             1138 ; 285  |//sub parameters for this message:
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  20

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1139 ; 286  |#define RECORDER_START 0
                             1140 ; 287  |#define RECORDER_PAUSE 0x2000
                             1141 ; 288  |#define RECORDER_RESUME 0x4000
                             1142 ; 289  |#define RECORDER_STOP_NORMAL 0x8000
                             1143 ; 290  |#define RECORDER_STOP_FILE_ERROR 0x8001
                             1144 ; 291  |#define RECORDER_STOP_OUT_OF_SPACE 0x8002
                             1145 ; 292  |#define RECORDER_STOP_LOW_BATTERY 0x8003
                             1146 ; 293  |#define MENU_SONG_TIME_CHNG MSG_TYPE_MENU+3
                             1147 ; 294  |#define MENU_AB_MODE_OFF MSG_TYPE_MENU+4
                             1148 ; 295  |#define MENU_BATTERY_CHNG MSG_TYPE_MENU+5
                             1149 ; 296  |#define MENU_SCROLL_TITLE MSG_TYPE_MENU+6
                             1150 ; 297  |#define MENU_AUTO_SHUTDOWN MSG_TYPE_MENU+7
                             1151 ; 298  |#define MENU_MSG_MEDIA_CHANGED MSG_TYPE_MENU+8
                             1152 ; 299  |#define MENU_MSG_MEDIA_OVER_CUR MSG_TYPE_MENU+9
                             1153 ; 300  |#define MENU_TUNER_TUNED MSG_TYPE_MENU+10
                             1154 ; 301  |#define MENU_MSG_ENC_LOW_SPACE MSG_TYPE_MENU+11
                             1155 ; 302  |#define MENU_MSG_EQ_SETTINGS MSG_TYPE_MENU+12
                             1156 ; 303  |#define MENU_RECORDER_WRITE_DATA MSG_TYPE_MENU+13
                             1157 ; 304  |#define MENU_SONG_TRACK_CHNG MSG_TYPE_MENU+14
                             1158 ; 305  |#define MENU_SET_SONG_POSITION MSG_TYPE_MENU+15
                             1159 ; 306  |#define MENU_UPDATE_CHAPTER_INFO MSG_TYPE_MENU+16
                             1160 ; 307  |#define MENU_USB_CONNECTED MSG_TYPE_MENU+17
                             1161 ; 308  |#define MENU_MSG_LYRICS_SYNC_AB MSG_TYPE_MENU+18
                             1162 ; 309  |#define MENU_MSG_LYRICS_UPDATE MSG_TYPE_MENU+19
                             1163 ; 310  |#define MENU_TUNER_REFRESH_DISPLAY MSG_TYPE_MENU+20
                             1164 ; 311  |#define MENU_TUNER_DIRTY_FLASH MSG_TYPE_MENU+21
                             1165 ; 312  |#define MENU_LAST_MSG_ID MSG_TYPE_MENU+21
                             1166 ; 313  |
                             1167 ; 314  |// Note that other versions of this file have different msg equates.
                             1168 ; 315  |// If you change the system message ID's then you must
                             1169 ; 316  |// also change the jump table in all menu *.asm
                             1170 ; 317  |
                             1171 ; 318  |// LED Message IDs
                             1172 ; 319  |#define LED_FIRST_MSG_ID MSG_TYPE_LED+0
                             1173 ; 320  |#define LED_CONTROL MSG_TYPE_LED+0
                             1174 ; 321  |#define LED_RESET MSG_TYPE_LED+1
                             1175 ; 322  |#define LED_DLY_ON_CONTROL MSG_TYPE_LED+2
                             1176 ; 323  |#define LED_LAST_MSG_ID MSG_TYPE_LED+2
                             1177 ; 324  |// If you change the LeD message ID's then you must
                             1178 ; 325  |// also change the jump table in ledapi.asm
                             1179 ; 326  |
                             1180 ; 327  |#if (!defined(REMOVE_FM))
                             1181 ; 328  |// FM Tuner Message IDs
                             1182 ; 329  |#define TUNER_FIRST_MSG_ID MSG_TYPE_TUNER+0
                             1183 ; 330  |#define TUNER_TUNE_FREQUENCY MSG_TYPE_TUNER+0
                             1184 ; 331  |#define TUNER_TUNE_MANUAL_UP MSG_TYPE_TUNER+1
                             1185 ; 332  |#define TUNER_TUNE_MANUAL_DOWN MSG_TYPE_TUNER+2
                             1186 ; 333  |#define TUNER_TUNE_SEARCH_UP MSG_TYPE_TUNER+3
                             1187 ; 334  |#define TUNER_TUNE_SEARCH_DOWN MSG_TYPE_TUNER+4
                             1188 ; 335  |#define TUNER_FORCED_MONO MSG_TYPE_TUNER+5
                             1189 ; 336  |#define TUNER_RESET MSG_TYPE_TUNER+6
                             1190 ; 337  |#define TUNER_POWER_ON MSG_TYPE_TUNER+7
                             1191 ; 338  |#define TUNER_POWER_OFF MSG_TYPE_TUNER+8
                             1192 ; 339  |#define TUNER_SET_SENSITIVITY MSG_TYPE_TUNER+9
                             1193 ; 340  |//one parameter--the sensitivity in uV
                             1194 ; 341  |#define TUNER_GET_STATES MSG_TYPE_TUNER+10
                             1195 ; 342  |#define TUNER_MUTE_OUTPUTS MSG_TYPE_TUNER+11
                             1196 ; 343  |#define TUNER_PRESET_STATION MSG_TYPE_TUNER+12
                             1197 ; 344  |#define TUNER_TUNE_TO_PRESET MSG_TYPE_TUNER+13
                             1198 ; 345  |#define TUNER_SET_PRESET MSG_TYPE_TUNER+14
                             1199 ; 346  |#define TUNER_ERASE_PRESET MSG_TYPE_TUNER+15
                             1200 ; 347  |#define TUNER_LAST_MSG_ID MSG_TYPE_TUNER+15
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  21

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1201 ; 348  |#endif
                             1202 ; 349  |
                             1203 ; 350  |#define SOFT_TIMER_FIRST_MSG_ID MSG_TYPE_SOFT_TIMER+0
                             1204 ; 351  |#define SOFT_TIMER_SET_TIMER MSG_TYPE_SOFT_TIMER+1
                             1205 ; 352  |#define SOFT_TIMER_KILL_TIMER MSG_TYPE_SOFT_TIMER+2
                             1206 ; 353  |#define SOFT_TIMER_LAST_MSG_ID MSG_TYPE_SOFT_TIMER+2
                             1207 ; 354  |
                             1208 ; 355  |
                             1209 ; 356  |#define GEQ_FIRST_MSG_ID MSG_TYPE_GEQ+0
                             1210 ; 357  |#define GEQ_SET_EQ MSG_TYPE_GEQ+0
                             1211 ; 358  |#define GEQ_SET_EQ_LEGACY MSG_TYPE_GEQ+1
                             1212 ; 359  |#define GEQ_SET_ALL_BAND_GAINS MSG_TYPE_GEQ+2
                             1213 ; 360  |#define GEQ_SET_GAIN MSG_TYPE_GEQ+3
                             1214 ; 361  |#define GEQ_SET_COEFFICIENTS MSG_TYPE_GEQ+4
                             1215 ; 362  |#define GEQ_SET_PARAM MSG_TYPE_GEQ+5
                             1216 ; 363  |#define GEQ_GET_SETTINGS MSG_TYPE_GEQ+6
                             1217 ; 364  |#define GEQ_LAST_MSG_ID MSG_TYPE_GEQ+6
                             1218 ; 365  |
                             1219 ; 366  |#if (defined(USE_PLAYLIST3))
                             1220 ; 367  |// Music Library
                             1221 ; 368  |#define MUSICLIB_PLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+0
                             1222 ; 369  |#define MUSICLIB_START_PLAY_SONG MSG_TYPE_MUSICLIB_PLAY+0
                             1223 ; 370  |#define MUSICLIB_START_PLAY_ALL_SONG MSG_TYPE_MUSICLIB_PLAY+1
                             1224 ; 371  |#define MUSICLIB_PLAY_SETSHUFFLE MSG_TYPE_MUSICLIB_PLAY+2
                             1225 ; 372  |#define MUSICLIB_PLAY_RESUME MSG_TYPE_MUSICLIB_PLAY+3
                             1226 ; 373  |#define MUSICLIB_PLAY_CURRENT_SIZE MSG_TYPE_MUSICLIB_PLAY+4
                             1227 ; 374  |#define MUSICLIB_PLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAY+4
                             1228 ; 375  |
                             1229 ; 376  |#define MUSICLIB_BROWSE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+0
                             1230 ; 377  |#define MUSICLIB_BROWSE_SETROOT MSG_TYPE_MUSICLIB_BROWSE+0
                             1231 ; 378  |#define MUSICLIB_BROWSE_BROWSEMENU MSG_TYPE_MUSICLIB_BROWSE+1
                             1232 ; 379  |#define MUSICLIB_BROWSE_DOWNLIST MSG_TYPE_MUSICLIB_BROWSE+2
                             1233 ; 380  |#define MUSICLIB_BROWSE_UPLIST MSG_TYPE_MUSICLIB_BROWSE+3
                             1234 ; 381  |#define MUSICLIB_BROWSE_UPMENU MSG_TYPE_MUSICLIB_BROWSE+4
                             1235 ; 382  |#define MUSICLIB_BROWSE_SONGNUMBER MSG_TYPE_MUSICLIB_BROWSE+5
                             1236 ; 383  |#define MUSICLIB_BROWSE_ON_THE_FLY_GET_STATUS MSG_TYPE_MUSICLIB_BROWSE+6
                             1237 ; 384  |#define MUSICLIB_BROWSE_ON_THE_FLY_ADD_ITEM MSG_TYPE_MUSICLIB_BROWSE+7
                             1238 ; 385  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ITEM MSG_TYPE_MUSICLIB_BROWSE+8
                             1239 ; 386  |#define MUSICLIB_BROWSE_ON_THE_FLY_DELETE_ALL MSG_TYPE_MUSICLIB_BROWSE+9
                             1240 ; 387  |#define MUSICLIB_BROWSE_LAST_MSG_ID MSG_TYPE_MUSICLIB_BROWSE+9
                             1241 ; 388  |
                             1242 ; 389  |#define MUSICLIB_PLAYALLNEXT_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1243 ; 390  |#define MUSICLIB_PLAYNEXTSONG MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1244 ; 391  |#define MUSICLIB_PLAYALLNEXT_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLNEXT+0
                             1245 ; 392  |
                             1246 ; 393  |#define MUSICLIB_PLAYALLPREV_FIRST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1247 ; 394  |#define MUSICLIB_PLAYPREVIOUSSONG MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1248 ; 395  |#define MUSICLIB_PLAYALLPREV_LAST_MSG_ID MSG_TYPE_MUSICLIB_PLAYALLPREV+0
                             1249 ; 396  |
                             1250 ; 397  |#define MUSICLIB_SHUFFLE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1251 ; 398  |#define MUSICLIB_SHUFFLE_NEXT MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1252 ; 399  |#define MUSICLIB_SHUFFLE_LAST_MSG_ID MSG_TYPE_MUSICLIB_SHUFFLE+0
                             1253 ; 400  |
                             1254 ; 401  |#define MUSICLIB_VOICE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+0
                             1255 ; 402  |#define MUSICLIB_VOICE_BROWSEMENU MSG_TYPE_MUSICLIB_VOICE+0
                             1256 ; 403  |#define MUSICLIB_VOICE_DOWNLIST MSG_TYPE_MUSICLIB_VOICE+1
                             1257 ; 404  |#define MUSICLIB_VOICE_UPLIST MSG_TYPE_MUSICLIB_VOICE+2
                             1258 ; 405  |#define MUSICLIB_VOICE_UPMENU MSG_TYPE_MUSICLIB_VOICE+3
                             1259 ; 406  |#define MUSICLIB_VOICE_VOICENUMBER MSG_TYPE_MUSICLIB_VOICE+4
                             1260 ; 407  |#define MUSICLIB_VOICE_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICE+4
                             1261 ; 408  |
                             1262 ; 409  |#define MUSICLIB_VOICEPLAY_FIRST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  22

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1263 ; 410  |#define MUSICLIB_START_PLAY_VOICE MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1264 ; 411  |#define MUSICLIB_VOICEPLAY_LAST_MSG_ID MSG_TYPE_MUSICLIB_VOICEPLAY+0
                             1265 ; 412  |
                             1266 ; 413  |#define MUSICLIB_MERGE_FIRST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+0
                             1267 ; 414  |#define MUSICLIB_MERGE_SONG MSG_TYPE_MUSICLIB_MERGE+0
                             1268 ; 415  |#define MUSICLIB_MERGE_ALL_SONG MSG_TYPE_MUSICLIB_MERGE+1
                             1269 ; 416  |#define MUSICLIB_MERGE_RESUME MSG_TYPE_MUSICLIB_MERGE+2
                             1270 ; 417  |#define MUSICLIB_MERGE_LAST_MSG_ID MSG_TYPE_MUSICLIB_MERGE+2
                             1271 ; 418  |#endif // IF (@def(USE_PLAYLIST3))
                             1272 ; 419  |
                             1273 ; 420  |#if defined(USE_PLAYLIST5)
                             1274 ; 421  |#define PL5_PL_FIRST_MSG_ID MSG_TYPE_PL5_PLAYBACK+0
                             1275 ; 422  |#define PL5_PL_MSG_RESET MSG_TYPE_PL5_PLAYBACK+0
                             1276 ; 423  |#define PL5_PL_MSG_CDSEARCHING MSG_TYPE_PL5_PLAYBACK+1
                             1277 ; 424  |#define PL5_PL_MSG_START MSG_TYPE_PL5_PLAYBACK+2
                             1278 ; 425  |#define PL5_PL_MSG_STOP MSG_TYPE_PL5_PLAYBACK+3
                             1279 ; 426  |#define PL5_PL_MSG_PAUSE MSG_TYPE_PL5_PLAYBACK+4
                             1280 ; 427  |#define PL5_PL_MSG_RESUME MSG_TYPE_PL5_PLAYBACK+5
                             1281 ; 428  |#define PL5_PL_MSG_DELETE MSG_TYPE_PL5_PLAYBACK+6
                             1282 ; 429  |#define PL5_PL_MSG_PLAY MSG_TYPE_PL5_PLAYBACK+7
                             1283 ; 430  |#define PL5_PL_MSG_DISCNT MSG_TYPE_PL5_PLAYBACK+8
                             1284 ; 431  |#define PL5_PL_MSG_ENACNT MSG_TYPE_PL5_PLAYBACK+9
                             1285 ; 432  |#define PL5_PL_LAST_MSG_ID MSG_TYPE_PL5_PLAYBACK+9
                             1286 ; 433  |
                             1287 ; 434  |#define PL5_BR_FIRST_MSG_ID MSG_TYPE_PL5_BROWSE+0
                             1288 ; 435  |#define PL5_BR_MSG_RESET MSG_TYPE_PL5_BROWSE+0
                             1289 ; 436  |#define PL5_BR_MSG_CDBROWSING MSG_TYPE_PL5_BROWSE+1
                             1290 ; 437  |#define PL5_BR_MSG_START MSG_TYPE_PL5_BROWSE+2
                             1291 ; 438  |#define PL5_BR_MSG_STOP MSG_TYPE_PL5_BROWSE+3
                             1292 ; 439  |#define PL5_BR_MSG_PAUSE MSG_TYPE_PL5_BROWSE+4
                             1293 ; 440  |#define PL5_BR_MSG_RESUME MSG_TYPE_PL5_BROWSE+5
                             1294 ; 441  |#define PL5_BR_MSG_DELETE MSG_TYPE_PL5_BROWSE+6
                             1295 ; 442  |#define PL5_BR_LAST_MSG_ID MSG_TYPE_PL5_BROWSE+6
                             1296 ; 443  |#endif // if @def('USE_PLAYLIST5')
                             1297 ; 444  |// Events
                             1298 ; 445  |// No event
                             1299 ; 446  |#define EVENT_NONE 0x000001   
                             1300 ; 447  |// A message has been posted
                             1301 ; 448  |#define EVENT_MESSAGE 0x000002   
                             1302 ; 449  |// Run if wait time elapsed
                             1303 ; 450  |#define EVENT_TIMER 0x000004   
                             1304 ; 451  |// Run if a button event occured
                             1305 ; 452  |#define EVENT_BUTTON 0x000008   
                             1306 ; 453  |// Run if a background event occured
                             1307 ; 454  |#define EVENT_BACKGROUND 0x000010   
                             1308 ; 455  |// The executive should immediately repeat this module
                             1309 ; 456  |#define EVENT_REPEAT 0x000020   
                             1310 ; 457  |// Run the module's init routine
                             1311 ; 458  |#define EVENT_INIT 0x800000   
                             1312 ; 459  |
                             1313 ; 460  |#define EVENT_NONE_BITPOS 0
                             1314 ; 461  |#define EVENT_MESSAGE_BITPOS 1
                             1315 ; 462  |#define EVENT_TIMER_BITPOS 2
                             1316 ; 463  |#define EVENT_BUTTON_BITPOS 3
                             1317 ; 464  |#define EVENT_BACKGROUND_BITPOS 4
                             1318 ; 465  |#define EVENT_REPEAT_BITPOS 5
                             1319 ; 466  |#define EVENT_INIT_BITPOS 23
                             1320 ; 467  |
                             1321 ; 468  |// Parser Message Buffers
                             1322 ; 469  |#define ParserPlayBit 0
                             1323 ; 470  |#define ButtonPressBit 1
                             1324 ; 471  |#define ParserRwndBit 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  23

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1325 ; 472  |#define ParserFfwdBit 2
                             1326 ; 473  |
                             1327 ; 474  |//NextSong Message Parameters
                             1328 ; 475  |// ButtonPressBit1 set to denote button was pressed.
                             1329 ; 476  |#define NEXT_SONG 2             
                             1330 ; 477  |// ButtonPressBit1 cleared
                             1331 ; 478  |#define NEXT_SONG_PLAY_EOF 1          
                             1332 ; 479  |// ButtonPressBit1 set
                             1333 ; 480  |#define NEXT_SONG_PLAY_BUTTON 3          
                             1334 ; 481  |// NextSong + Ffwd
                             1335 ; 482  |#define NEXT_SONG_FFWD 4          
                             1336 ; 483  |
                             1337 ; 484  |//PrevSong Message Parameters
                             1338 ; 485  |// PrevSong + Stopped
                             1339 ; 486  |#define PREV_SONG 0          
                             1340 ; 487  |// PrevSong + Play
                             1341 ; 488  |#define PREV_SONG_PLAY 1          
                             1342 ; 489  |// PrevSong + Rwnd
                             1343 ; 490  |#define PREV_SONG_RWND 2          
                             1344 ; 491  |
                             1345 ; 492  |
                             1346 ; 493  |
                             1347 ; 494  |
                             1348 ; 495  |#endif // IF (!@def(MSGEQU_INC))
                             1349 ; 496  |
                             1350 ; 497  |
                             1351 
                             1353 
                             1354 ; 7    |#include "project.h"
                             1355 
                             1357 
                             1358 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             1359 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2004
                             1360 ; 3    |//  Filename: project.inc
                             1361 ; 4    |//  Description: 
                             1362 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             1363 ; 6    |
                             1364 ; 7    |#if (!defined(_PROJECT_INC))
                             1365 ; 8    |#define _PROJECT_INC 1
                             1366 ; 9    |
                             1367 ; 10   |#if defined(STMP_BUILD_PLAYER)
                             1368 ; 11   |#include "hwequ.h"
                             1369 
                             1371 
                             1372 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             1373 ; 2    |//  Copyright(C) SigmaTel, Inc. 2000-2001
                             1374 ; 3    |//  File        : hwequ.inc
                             1375 ; 4    |//  Description : STMP Hardware Constants
                             1376 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             1377 ; 6    |
                             1378 ; 7    |// ////////////////////////////////////////////////////////////////////////////////
                             1379 ; 8    |// hwequ is being eliminated for SDK3XXX.  For SDK2.5XX it will now reside in the   
                             1380 ; 9    |// local folder instead of ..\inc.  All register includes are converted to .h by 
                             1381 ; 10   |// registers.mk placed in the ..\lcdexample\player\output_XXXX folder.
                             1382 ; 11   |// ////////////////////////////////////////////////////////////////////////////////
                             1383 ; 12   |
                             1384 ; 13   |#if (!defined(HWEQU_INC))
                             1385 ; 14   |#define HWEQU_INC 1
                             1386 ; 15   |
                             1387 ; 16   |#include "types.h"
                             1388 
                             1390 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  24

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1391 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             1392 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             1393 ; 3    |//
                             1394 ; 4    |// Filename: types.h
                             1395 ; 5    |// Description: Standard data types
                             1396 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             1397 ; 7    |
                             1398 ; 8    |#ifndef _TYPES_H
                             1399 ; 9    |#define _TYPES_H
                             1400 ; 10   |
                             1401 ; 11   |// TODO:  move this outta here!
                             1402 ; 12   |#if !defined(NOERROR)
                             1403 ; 13   |#define NOERROR 0
                             1404 ; 14   |#define SUCCESS 0
                             1405 ; 15   |#endif 
                             1406 ; 16   |#if !defined(SUCCESS)
                             1407 ; 17   |#define SUCCESS  0
                             1408 ; 18   |#endif
                             1409 ; 19   |#if !defined(ERROR)
                             1410 ; 20   |#define ERROR   -1
                             1411 ; 21   |#endif
                             1412 ; 22   |#if !defined(FALSE)
                             1413 ; 23   |#define FALSE 0
                             1414 ; 24   |#endif
                             1415 ; 25   |#if !defined(TRUE)
                             1416 ; 26   |#define TRUE  1
                             1417 ; 27   |#endif
                             1418 ; 28   |
                             1419 ; 29   |#if !defined(NULL)
                             1420 ; 30   |#define NULL 0
                             1421 ; 31   |#endif
                             1422 ; 32   |
                             1423 ; 33   |#define MAX_INT     0x7FFFFF
                             1424 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             1425 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             1426 ; 36   |#define MAX_ULONG   (-1) 
                             1427 ; 37   |
                             1428 ; 38   |#define WORD_SIZE   24              // word size in bits
                             1429 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             1430 ; 40   |
                             1431 ; 41   |
                             1432 ; 42   |#define BYTE    unsigned char       // btVarName
                             1433 ; 43   |#define CHAR    signed char         // cVarName
                             1434 ; 44   |#define USHORT  unsigned short      // usVarName
                             1435 ; 45   |#define SHORT   unsigned short      // sVarName
                             1436 ; 46   |#define WORD    unsigned int        // wVarName
                             1437 ; 47   |#define INT     signed int          // iVarName
                             1438 ; 48   |#define DWORD   unsigned long       // dwVarName
                             1439 ; 49   |#define LONG    signed long         // lVarName
                             1440 ; 50   |#define BOOL    unsigned int        // bVarName
                             1441 ; 51   |#define FRACT   _fract              // frVarName
                             1442 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             1443 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             1444 ; 54   |#define FLOAT   float               // fVarName
                             1445 ; 55   |#define DBL     double              // dVarName
                             1446 ; 56   |#define ENUM    enum                // eVarName
                             1447 ; 57   |#define CMX     _complex            // cmxVarName
                             1448 ; 58   |typedef WORD UCS3;                   // 
                             1449 ; 59   |
                             1450 ; 60   |#define UINT16  unsigned short
                             1451 ; 61   |#define UINT8   unsigned char   
                             1452 ; 62   |#define UINT32  unsigned long
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  25

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1453 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1454 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             1455 ; 65   |#define WCHAR   UINT16
                             1456 ; 66   |
                             1457 ; 67   |//UINT128 is 16 bytes or 6 words
                             1458 ; 68   |typedef struct UINT128_3500 {   
                             1459 ; 69   |    int val[6];     
                             1460 ; 70   |} UINT128_3500;
                             1461 ; 71   |
                             1462 ; 72   |#define UINT128   UINT128_3500
                             1463 ; 73   |
                             1464 ; 74   |// Little endian word packed byte strings:   
                             1465 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1466 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1467 ; 77   |// Little endian word packed byte strings:   
                             1468 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             1469 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             1470 ; 80   |
                             1471 ; 81   |// Declare Memory Spaces To Use When Coding
                             1472 ; 82   |// A. Sector Buffers
                             1473 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             1474 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             1475 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             1476 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             1477 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             1478 ; 88   |// B. Media DDI Memory
                             1479 ; 89   |#define MEDIA_DDI_MEM _Y
                             1480 ; 90   |
                             1481 ; 91   |
                             1482 ; 92   |
                             1483 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             1484 ; 94   |// Examples of circular pointers:
                             1485 ; 95   |//    INT CIRC cpiVarName
                             1486 ; 96   |//    DWORD CIRC cpdwVarName
                             1487 ; 97   |
                             1488 ; 98   |#define RETCODE INT                 // rcVarName
                             1489 ; 99   |
                             1490 ; 100  |// generic bitfield structure
                             1491 ; 101  |struct Bitfield {
                             1492 ; 102  |    unsigned int B0  :1;
                             1493 ; 103  |    unsigned int B1  :1;
                             1494 ; 104  |    unsigned int B2  :1;
                             1495 ; 105  |    unsigned int B3  :1;
                             1496 ; 106  |    unsigned int B4  :1;
                             1497 ; 107  |    unsigned int B5  :1;
                             1498 ; 108  |    unsigned int B6  :1;
                             1499 ; 109  |    unsigned int B7  :1;
                             1500 ; 110  |    unsigned int B8  :1;
                             1501 ; 111  |    unsigned int B9  :1;
                             1502 ; 112  |    unsigned int B10 :1;
                             1503 ; 113  |    unsigned int B11 :1;
                             1504 ; 114  |    unsigned int B12 :1;
                             1505 ; 115  |    unsigned int B13 :1;
                             1506 ; 116  |    unsigned int B14 :1;
                             1507 ; 117  |    unsigned int B15 :1;
                             1508 ; 118  |    unsigned int B16 :1;
                             1509 ; 119  |    unsigned int B17 :1;
                             1510 ; 120  |    unsigned int B18 :1;
                             1511 ; 121  |    unsigned int B19 :1;
                             1512 ; 122  |    unsigned int B20 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  26

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1513 ; 123  |    unsigned int B21 :1;
                             1514 ; 124  |    unsigned int B22 :1;
                             1515 ; 125  |    unsigned int B23 :1;
                             1516 ; 126  |};
                             1517 ; 127  |
                             1518 ; 128  |union BitInt {
                             1519 ; 129  |        struct Bitfield B;
                             1520 ; 130  |        int        I;
                             1521 ; 131  |};
                             1522 ; 132  |
                             1523 ; 133  |#define MAX_MSG_LENGTH 10
                             1524 ; 134  |struct CMessage
                             1525 ; 135  |{
                             1526 ; 136  |        unsigned int m_uLength;
                             1527 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             1528 ; 138  |};
                             1529 ; 139  |
                             1530 ; 140  |typedef struct {
                             1531 ; 141  |    WORD m_wLength;
                             1532 ; 142  |    WORD m_wMessage;
                             1533 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             1534 ; 144  |} Message;
                             1535 ; 145  |
                             1536 ; 146  |struct MessageQueueDescriptor
                             1537 ; 147  |{
                             1538 ; 148  |        int *m_pBase;
                             1539 ; 149  |        int m_iModulo;
                             1540 ; 150  |        int m_iSize;
                             1541 ; 151  |        int *m_pHead;
                             1542 ; 152  |        int *m_pTail;
                             1543 ; 153  |};
                             1544 ; 154  |
                             1545 ; 155  |struct ModuleEntry
                             1546 ; 156  |{
                             1547 ; 157  |    int m_iSignaledEventMask;
                             1548 ; 158  |    int m_iWaitEventMask;
                             1549 ; 159  |    int m_iResourceOfCode;
                             1550 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             1551 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             1552 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             1553 ; 163  |    int m_uTimeOutHigh;
                             1554 ; 164  |    int m_uTimeOutLow;
                             1555 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             1556 ; 166  |};
                             1557 ; 167  |
                             1558 ; 168  |union WaitMask{
                             1559 ; 169  |    struct B{
                             1560 ; 170  |        unsigned int m_bNone     :1;
                             1561 ; 171  |        unsigned int m_bMessage  :1;
                             1562 ; 172  |        unsigned int m_bTimer    :1;
                             1563 ; 173  |        unsigned int m_bButton   :1;
                             1564 ; 174  |    } B;
                             1565 ; 175  |    int I;
                             1566 ; 176  |} ;
                             1567 ; 177  |
                             1568 ; 178  |
                             1569 ; 179  |struct Button {
                             1570 ; 180  |        WORD wButtonEvent;
                             1571 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             1572 ; 182  |};
                             1573 ; 183  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  27

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1574 ; 184  |struct Message {
                             1575 ; 185  |        WORD wMsgLength;
                             1576 ; 186  |        WORD wMsgCommand;
                             1577 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             1578 ; 188  |};
                             1579 ; 189  |
                             1580 ; 190  |union EventTypes {
                             1581 ; 191  |        struct CMessage msg;
                             1582 ; 192  |        struct Button Button ;
                             1583 ; 193  |        struct Message Message;
                             1584 ; 194  |};
                             1585 ; 195  |
                             1586 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             1587 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             1588 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             1589 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             1590 ; 200  |
                             1591 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             1592 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             1593 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             1594 ; 204  |
                             1595 ; 205  |#if DEBUG
                             1596 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             1597 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             1598 ; 208  |#else 
                             1599 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             1600 ; 210  |#define DebugBuildAssert(x)    
                             1601 ; 211  |#endif
                             1602 ; 212  |
                             1603 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             1604 ; 214  |//  #pragma asm
                             1605 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             1606 ; 216  |//  #pragma endasm
                             1607 ; 217  |
                             1608 ; 218  |
                             1609 ; 219  |#ifdef COLOR_262K
                             1610 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             1611 ; 221  |#elif defined(COLOR_65K)
                             1612 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             1613 ; 223  |#else
                             1614 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             1615 ; 225  |#endif
                             1616 ; 226  |    
                             1617 ; 227  |#endif // #ifndef _TYPES_H
                             1618 
                             1620 
                             1621 ; 17   |#include "regsclkctrl.h"
                             1622 
                             1624 
                             1625 ; 1    |#if !(defined(__REGS_CLK_CONTROL_INC))
                             1626 ; 2    |#define __REGS_CLK_CONTROL_INC 1
                             1627 ; 3    |
                             1628 ; 4    |
                             1629 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             1630 ; 6    |//  Clock Control Register (HW_CCR) Bit Positions
                             1631 ; 7    |#define HW_CCR_CKRST_BITPOS 0
                             1632 ; 8    |#define HW_CCR_LTC_BITPOS 1
                             1633 ; 9    |#define HW_CCR_PLLEN_BITPOS 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  28

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1634 ; 10   |#define HW_CCR_XTLEN_BITPOS 3
                             1635 ; 11   |#define HW_CCR_PLL_SOURCE_SEL_BITPOS 4
                             1636 ; 12   |#define HW_CCR_ADIV_B0_BITPOS 5
                             1637 ; 13   |#define HW_CCR_ADIV_B1_BITPOS 6
                             1638 ; 14   |#define HW_CCR_ADIV_B2_BITPOS 7
                             1639 ; 15   |#define HW_CCR_CKSRC_BITPOS 8
                             1640 ; 16   |#define HW_CCR_DDIV_BITPOS 9
                             1641 ; 17   |#define HW_CCR_DDIV_B0_BITPOS 9
                             1642 ; 18   |#define HW_CCR_DDIV_B1_BITPOS 10
                             1643 ; 19   |#define HW_CCR_DDIV_B2_BITPOS 11
                             1644 ; 20   |#define HW_CCR_PDIV_BITPOS 12
                             1645 ; 21   |#define HW_CCR_PDIV_B0_BITPOS 12
                             1646 ; 22   |#define HW_CCR_PDIV_B1_BITPOS 13
                             1647 ; 23   |#define HW_CCR_PDIV_B2_BITPOS 14
                             1648 ; 24   |#define HW_CCR_PDIV_B3_BITPOS 15
                             1649 ; 25   |#define HW_CCR_PDIV_B4_BITPOS 16
                             1650 ; 26   |#define HW_CCR_PWDN_BITPOS 17
                             1651 ; 27   |#define HW_CCR_ACKEN_BITPOS 18
                             1652 ; 28   |#define HW_CCR_LOCK_BITPOS 19
                             1653 ; 29   |#define HW_CCR_DACDIV_BITPOS 20
                             1654 ; 30   |#define HW_CCR_ADIV1_B0_BITPOS 20
                             1655 ; 31   |#define HW_CCR_ADIV1_B1_BITPOS 21
                             1656 ; 32   |#define HW_CCR_ADIV1_B2_BITPOS 22
                             1657 ; 33   |#define HW_CCR_DDIV_MSB_BITPOS 23
                             1658 ; 34   |
                             1659 ; 35   |#define HW_CCR_CKRST_SETMASK 1<<HW_CCR_CKRST_BITPOS
                             1660 ; 36   |#define HW_CCR_LTC_SETMASK 1<<HW_CCR_LTC_BITPOS
                             1661 ; 37   |#define HW_CCR_PLLEN_SETMASK 1<<HW_CCR_PLLEN_BITPOS
                             1662 ; 38   |#define HW_CCR_XTLEN_SETMASK 1<<HW_CCR_XTLEN_BITPOS
                             1663 ; 39   |#define HW_CCR_ADCDIV_SETMASK 0x7<<HW_CCR_ADIV_B0_BITPOS
                             1664 ; 40   |#define HW_CCR_CKSRC_SETMASK 1<<HW_CCR_CKSRC_BITPOS
                             1665 ; 41   |#define HW_CCR_DDIV_SETMASK 0x7<<HW_CCR_DDIV_BITPOS
                             1666 ; 42   |#define HW_CCR_PDIV_SETMASK 0x1F<<HW_CCR_PDIV_BITPOS
                             1667 ; 43   |#define HW_CCR_PWDN_SETMASK 1<<HW_CCR_PWDN_BITPOS
                             1668 ; 44   |#define HW_CCR_ACKEN_SETMASK 1<<HW_CCR_ACKEN_BITPOS
                             1669 ; 45   |#define HW_CCR_LOCK_SETMASK 1<<HW_CCR_LOCK_BITPOS
                             1670 ; 46   |#define HW_CCR_DACDIV_SETMASK 0x7<<HW_CCR_DACDIV_BITPOS
                             1671 ; 47   |
                             1672 ; 48   |#define HW_CCR_CKRST_CLRMASK ~(WORD)HW_CCR_CKRST_SETMASK
                             1673 ; 49   |#define HW_CCR_LTC_CLRMASK ~(WORD)HW_CCR_LTC_SETMASK
                             1674 ; 50   |#define HW_CCR_PLLEN_CLRMASK ~(WORD)HW_CCR_PLLEN_SETMASK
                             1675 ; 51   |#define HW_CCR_XTLEN_CLRMASK ~(WORD)HW_CCR_XTLEN_SETMASK
                             1676 ; 52   |#define HW_CCR_ADCDIV_CLRMASK ~(WORD)HW_CCR_ADCDIV_SETMASK
                             1677 ; 53   |#define HW_CCR_CKSRC_CLRMASK ~(WORD)HW_CCR_CKSRC_SETMASK
                             1678 ; 54   |#define HW_CCR_DDIV_CLRMASK ~(WORD)HW_CCR_DDIV_SETMASK
                             1679 ; 55   |#define HW_CCR_PDIV_CLRMASK ~(WORD)HW_CCR_PDIV_SETMASK
                             1680 ; 56   |#define HW_CCR_PWDN_CLRMASK ~(WORD)HW_CCR_PWDN_SETMASK
                             1681 ; 57   |#define HW_CCR_ACKEN_CLRMASK ~(WORD)HW_CCR_ACKEN_SETMASK
                             1682 ; 58   |#define HW_CCR_LOCK_CLRMASK ~(WORD)HW_CCR_LOCK_SETMASK
                             1683 ; 59   |#define HW_CCR_DACDIV_CLRMASK ~(WORD)HW_CCR_DACDIV_SETMASK
                             1684 ; 60   |
                             1685 ; 61   |typedef union               
                             1686 ; 62   |{
                             1687 ; 63   |    struct
                             1688 ; 64   |    {
                             1689 ; 65   |        int CKRST       :1; // Clock Reset
                             1690 ; 66   |        int LTC         :1;
                             1691 ; 67   |        int PLLEN       :1;
                             1692 ; 68   |        int XTLEN       :1;
                             1693 ; 69   |        int FLB         :1;
                             1694 ; 70   |        unsigned ADIV   :3;
                             1695 ; 71   |        int CKSRC       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  29

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1696 ; 72   |        unsigned DDIV   :3;
                             1697 ; 73   |        unsigned PDIV   :5;
                             1698 ; 74   |        int PWDN        :1;
                             1699 ; 75   |        int ACKEN       :1;
                             1700 ; 76   |        int LOCK        :1;
                             1701 ; 77   |        unsigned ADIV1  :3;
                             1702 ; 78   |        unsigned DDIV_MSB:1;
                             1703 ; 79   |    } B;
                             1704 ; 80   |
                             1705 ; 81   |    int I;
                             1706 ; 82   |    unsigned int U;
                             1707 ; 83   |
                             1708 ; 84   |} ccr_type;
                             1709 ; 85   |#define HW_CCR     (*(volatile ccr_type _X*) (0xFA00))
                             1710 ; 86   |
                             1711 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                             1712 ; 88   |//  Reset Control Register (HW_RCR) Bit Positions
                             1713 ; 89   |#define HW_RCR_STKLVL_BITPOS 0
                             1714 ; 90   |#define HW_RCR_SRST_BITPOS 4
                             1715 ; 91   |#define HW_RCR_IRQA_BITPOS 8
                             1716 ; 92   |#define HW_RCR_IRQB_BITPOS 9
                             1717 ; 93   |#define HW_RCR_NMI_BITPOS 10
                             1718 ; 94   |#define HW_RCR_SUNFLLVL_BITPOS 11
                             1719 ; 95   |#define HW_RCR_SUNFLEN_BITPOS 15
                             1720 ; 96   |#define HW_RCR_SOVFLLVL_BITPOS 16
                             1721 ; 97   |#define HW_RCR_SOVFLEN_BITPOS 20
                             1722 ; 98   |#define HW_RCR_IRQB2NMI_BITPOS 21
                             1723 ; 99   |#define HW_RCR_SUNFL_BITPOS 22
                             1724 ; 100  |#define HW_RCR_SOVFL_BITPOS 23
                             1725 ; 101  |
                             1726 ; 102  |#define HW_RCR_STKLVL_WIDTH (4)
                             1727 ; 103  |#define HW_RCR_SRST_WIDTH (4)
                             1728 ; 104  |#define HW_RCR_IRQA_WIDTH (1)
                             1729 ; 105  |#define HW_RCR_IRQB_WIDTH (1)
                             1730 ; 106  |#define HW_RCR_NMI_WIDTH (1)
                             1731 ; 107  |#define HW_RCR_SUNFLLVL_WIDTH (4)
                             1732 ; 108  |#define HW_RCR_SUNFLEN_WIDTH (1)
                             1733 ; 109  |#define HW_RCR_SOVFLLVL_WIDTH (4)
                             1734 ; 110  |#define HW_RCR_SOVFLEN_WIDTH (1)
                             1735 ; 111  |#define HW_RCR_IRQB2NMI_WIDTH (1)
                             1736 ; 112  |#define HW_RCR_SUNFL_WIDTH (1)
                             1737 ; 113  |#define HW_RCR_SOVFL_WIDTH (1)
                             1738 ; 114  |
                             1739 ; 115  |#define HW_RCR_STKLVL_SETMASK (((1<<HW_RCR_STKLVL_WIDTH)-1)<<HW_RCR_STKLVL_BITPOS)
                             1740 ; 116  |#define HW_RCR_SRST_SETMASK (((1<<HW_RCR_SRST_WIDTH)-1)<<HW_RCR_SRST_BITPOS)
                             1741 ; 117  |#define HW_RCR_IRQA_SETMASK (((1<<HW_RCR_IRQA_WIDTH)-1)<<HW_RCR_IRQA_BITPOS)
                             1742 ; 118  |#define HW_RCR_IRQB_SETMASK (((1<<HW_RCR_IRQB_WIDTH)-1)<<HW_RCR_IRQB_BITPOS)
                             1743 ; 119  |#define HW_RCR_NMI_SETMASK (((1<<HW_RCR_NMI_WIDTH)-1)<<HW_RCR_NMI_BITPOS)
                             1744 ; 120  |#define HW_RCR_SUNFLLVL_SETMASK (((1<<HW_RCR_SUNFLLVL_WIDTH)-1)<<HW_RCR_SUNFLLVL_BITPOS)
                             1745 ; 121  |#define HW_RCR_SUNFLEN_SETMASK (((1<<HW_RCR_SUNFLEN_WIDTH)-1)<<HW_RCR_SUNFLEN_BITPOS)
                             1746 ; 122  |#define HW_RCR_SOVFLLVL_SETMASK (((1<<HW_RCR_SOVFLLVL_WIDTH)-1)<<HW_RCR_SOVFLLVL_BITPOS)
                             1747 ; 123  |#define HW_RCR_SOVFLEN_SETMASK (((1<<HW_RCR_SOVFLEN_WIDTH)-1)<<HW_RCR_SOVFLEN_BITPOS)
                             1748 ; 124  |#define HW_RCR_IRQB2NMI_SETMASK (((1<<HW_RCR_IRQB2NMI_WIDTH)-1)<<HW_RCR_IRQB2NMI_BITPOS)
                             1749 ; 125  |#define HW_RCR_SUNFL_SETMASK (((1<<HW_RCR_SUNFL_WIDTH)-1)<<HW_RCR_SUNFL_BITPOS)
                             1750 ; 126  |#define HW_RCR_SOVFL_SETMASK (((1<<HW_RCR_SOVFL_WIDTH)-1)<<HW_RCR_SOVFL_BITPOS)
                             1751 ; 127  |
                             1752 ; 128  |#define HW_RCR_STKLVL_CLRMASK ~(WORD)HW_RCR_STKLVL_SETMASK
                             1753 ; 129  |#define HW_RCR_SRST_CLRMASK ~(WORD)HW_RCR_SRST_SETMASK
                             1754 ; 130  |#define HW_RCR_IRQA_CLRMASK ~(WORD)HW_RCR_IRQA_SETMASK
                             1755 ; 131  |#define HW_RCR_IRQB_CLRMASK ~(WORD)HW_RCR_IRQB_SETMASK
                             1756 ; 132  |#define HW_RCR_NMI_CLRMASK ~(WORD)HW_RCR_NMI_SETMASK
                             1757 ; 133  |#define HW_RCR_SUNFLLVL_CLRMASK ~(WORD)HW_RCR_SUNFLLVL_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  30

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1758 ; 134  |#define HW_RCR_SUNFLEN_CLRMASK ~(WORD)HW_RCR_SUNFLEN_SETMASK
                             1759 ; 135  |#define HW_RCR_SOVFLLVL_CLRMASK ~(WORD)HW_RCR_SOVFLLVL_SETMASK
                             1760 ; 136  |#define HW_RCR_SOVFLEN_CLRMASK ~(WORD)HW_RCR_SOVFLEN_SETMASK
                             1761 ; 137  |#define HW_RCR_IRQB2NMI_CLRMASK ~(WORD)HW_RCR_IRQB2NMI_SETMASK
                             1762 ; 138  |#define HW_RCR_SUNFL_CLRMASK ~(WORD)HW_RCR_SUNFL_SETMASK
                             1763 ; 139  |#define HW_RCR_SOVFL_CLRMASK ~(WORD)HW_RCR_SOVFL_SETMASK
                             1764 ; 140  |
                             1765 ; 141  |typedef union               
                             1766 ; 142  |{
                             1767 ; 143  |    struct
                             1768 ; 144  |   {
                             1769 ; 145  |        int STKLVL   : HW_RCR_STKLVL_WIDTH;
                             1770 ; 146  |        int SRST     : HW_RCR_SRST_WIDTH;
                             1771 ; 147  |        int IRQA     : HW_RCR_IRQA_WIDTH;
                             1772 ; 148  |        int IRQB     : HW_RCR_IRQB_WIDTH;
                             1773 ; 149  |        int NMI      : HW_RCR_NMI_WIDTH;
                             1774 ; 150  |        int SUNFLLVL : HW_RCR_SUNFLLVL_WIDTH;
                             1775 ; 151  |        int SUNFLEN  : HW_RCR_SUNFLEN_WIDTH;
                             1776 ; 152  |        int SOVFLLVL : HW_RCR_SOVFLLVL_WIDTH;
                             1777 ; 153  |        int SOVFLEN  : HW_RCR_SOVFLEN_WIDTH;
                             1778 ; 154  |        int IRQB2NMI : HW_RCR_IRQB2NMI_WIDTH;
                             1779 ; 155  |        int SUNFL    : HW_RCR_SUNFL_WIDTH;
                             1780 ; 156  |        int SOVFL    : HW_RCR_SOVFL_WIDTH;
                             1781 ; 157  |    } B;
                             1782 ; 158  |
                             1783 ; 159  |    int I;
                             1784 ; 160  |    unsigned int U;
                             1785 ; 161  |
                             1786 ; 162  |} rcr_type;
                             1787 ; 163  |#define HW_RCR     (*(volatile rcr_type _X*) (0xFA01))
                             1788 ; 164  |
                             1789 ; 165  |
                             1790 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             1791 ; 167  |//  DCLK Count Lower register (HW_DCLKCNTL) Bit Positions
                             1792 ; 168  |#define HW_DCLKCNTL_LOW_BITPOS 0
                             1793 ; 169  |
                             1794 ; 170  |#define HW_DCLKCNTL_LOW_WIDTH (24)        
                             1795 ; 171  |
                             1796 ; 172  |#define HW_DCLKCNTL_LOW_SETMASK (((1<<HW_DCLKCNTL_LOW_WIDTH)-1)<<HW_DCLKCNTL_LOW_BITPOS) 
                             1797 ; 173  |#define HW_DCLKCNTL_LOW_CLRMASK ~(WORD)HW_DCLKCNTL_LOW_SETMASK
                             1798 ; 174  |typedef union               
                             1799 ; 175  |{
                             1800 ; 176  |    struct
                             1801 ; 177  |   {
                             1802 ; 178  |        int LOW;
                             1803 ; 179  |    } B;
                             1804 ; 180  |
                             1805 ; 181  |    int I;
                             1806 ; 182  |    unsigned int U;
                             1807 ; 183  |
                             1808 ; 184  |} dclkcntl_type;
                             1809 ; 185  |#define HW_DCLKCNTL (*(volatile dclkcntl_type _X*) (0xFFEA))
                             1810 ; 186  |
                             1811 ; 187  |/////////////////////////////////////////////////////////////////////////////////
                             1812 ; 188  |//  DCLK Count UPPER register (HW_DCLKCNTU) Bit Positions
                             1813 ; 189  |#define HW_DCLKCNTU_HIGH_BITPOS 0
                             1814 ; 190  |
                             1815 ; 191  |#define HW_DCLKCNTU_HIGH_WIDTH (24)        
                             1816 ; 192  |
                             1817 ; 193  |#define HW_DCLKCNTU_HIGH_SETMASK (((1<<HW_DCLKCNTU_HIGH_WIDTH)-1)<<HW_DCLKCNTU_HIGH_BITPOS
                                  ) 
                             1818 ; 194  |#define HW_DCLKCNTU_HIGH_CLRMASK ~(WORD)HW_DCLKCNTU_HIGH_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  31

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1819 ; 195  |typedef union               
                             1820 ; 196  |{
                             1821 ; 197  |    struct
                             1822 ; 198  |   {
                             1823 ; 199  |        int HIGH;
                             1824 ; 200  |    } B;
                             1825 ; 201  |
                             1826 ; 202  |    int I;
                             1827 ; 203  |    unsigned int U;
                             1828 ; 204  |
                             1829 ; 205  |} dclkcntu_type;
                             1830 ; 206  |#define HW_DCLKCNTU (*(volatile dclkcntu_type _X*) (0xFFEB))
                             1831 ; 207  |
                             1832 ; 208  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             1833 ; 209  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             1834 ; 210  |// to update the actual files. Only the defines needed to build SDK2.400 were added. 
                             1835 ; 211  |
                             1836 ; 212  |// Clock count register (lower)
                             1837 ; 213  |#define HW_CLK_CNT_L 0x00FFEA         
                             1838 ; 214  |// Clock count register (upper)
                             1839 ; 215  |#define HW_CLK_CNT_U 0x00FFEB         
                             1840 ; 216  |// Cycle steal count register
                             1841 ; 217  |#define HW_CYC_STEAL 0x00FFEC         
                             1842 ; 218  |
                             1843 ; 219  |#endif
                             1844 ; 220  |
                             1845 ; 221  |
                             1846 
                             1848 
                             1849 ; 18   |#include "regscore.h"
                             1850 
                             1852 
                             1853 ; 1    |#if !(defined(__REGS_STATUS_INC))
                             1854 ; 2    |#define __REGS_STATUS_INC 1
                             1855 ; 3    |
                             1856 ; 4    |
                             1857 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             1858 ; 6    |//  OMR Register (HW_OMR) Bit Positions
                             1859 ; 7    |#define HW_OMR_MA_BITPOS 0
                             1860 ; 8    |#define HW_OMR_MB_BITPOS 1
                             1861 ; 9    |#define HW_OMR_DE_BITPOS 2
                             1862 ; 10   |#define HW_OMR_YE_BITPOS 3
                             1863 ; 11   |#define HW_OMR_MC_BITPOS 4
                             1864 ; 12   |#define HW_OMR_SD_BITPOS 6
                             1865 ; 13   |
                             1866 ; 14   |#define HW_OMR_MA_SETMASK 1<<HW_OMR_MA_BITPOS
                             1867 ; 15   |#define HW_OMR_MB_SETMASK 1<<HW_OMR_MB_BITPOS
                             1868 ; 16   |#define HW_OMR_DE_SETMASK 1<<HW_OMR_DE_BITPOS
                             1869 ; 17   |#define HW_OMR_YE_SETMASK 1<<HW_OMR_YE_BITPOS
                             1870 ; 18   |#define HW_OMR_MC_SETMASK 1<<HW_OMR_MC_BITPOS
                             1871 ; 19   |#define HW_OMR_SD_SETMASK 1<<HW_OMR_SD_BITPOS
                             1872 ; 20   |
                             1873 ; 21   |#define HW_OMR_MA_CLRMASK ~(WORD)HW_OMR_MA_SETMASK
                             1874 ; 22   |#define HW_OMR_MB_CLRMASK ~(WORD)HW_OMR_MB_SETMASK
                             1875 ; 23   |#define HW_OMR_DE_CLRMASK ~(WORD)HW_OMR_DE_SETMASK
                             1876 ; 24   |#define HW_OMR_YE_CLRMASK ~(WORD)HW_OMR_YE_SETMASK
                             1877 ; 25   |#define HW_OMR_MC_CLRMASK ~(WORD)HW_OMR_MC_SETMASK
                             1878 ; 26   |#define HW_OMR_SD_CLRMASK ~(WORD)HW_OMR_SD_SETMASK
                             1879 ; 27   |
                             1880 ; 28   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  32

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1881 ; 29   |/////////////////////////////////////////////////////////////////////////////////
                             1882 ; 30   |//  Status Register (HW_SR) Bit Positions
                             1883 ; 31   |#define HW_SR_C_BITPOS 0
                             1884 ; 32   |#define HW_SR_O_BITPOS 1
                             1885 ; 33   |#define HW_SR_Z_BITPOS 2
                             1886 ; 34   |#define HW_SR_N_BITPOS 3
                             1887 ; 35   |#define HW_SR_U_BITPOS 4
                             1888 ; 36   |#define HW_SR_E_BITPOS 5
                             1889 ; 37   |#define HW_SR_L_BITPOS 6
                             1890 ; 38   |#define HW_SR_IM_BITPOS 8
                             1891 ; 39   |#define HW_SR_IM0_BITPOS 8
                             1892 ; 40   |#define HW_SR_IM1_BITPOS 9
                             1893 ; 41   |#define HW_SR_SM_BITPOS 10
                             1894 ; 42   |#define HW_SR_SM0_BITPOS 10
                             1895 ; 43   |#define HW_SR_SM1_BITPOS 11
                             1896 ; 44   |#define HW_SR_TM_BITPOS 13
                             1897 ; 45   |#define HW_SR_DP_BITPOS 14
                             1898 ; 46   |#define HW_SR_LOOP_BITPOS 15
                             1899 ; 47   |
                             1900 ; 48   |#define HW_SR_C_SETMASK 1<<HW_SR_C_BITPOS
                             1901 ; 49   |#define HW_SR_O_SETMASK 1<<HW_SR_O_BITPOS
                             1902 ; 50   |#define HW_SR_Z_SETMASK 1<<HW_SR_Z_BITPOS
                             1903 ; 51   |#define HW_SR_N_SETMASK 1<<HW_SR_N_BITPOS
                             1904 ; 52   |#define HW_SR_U_SETMASK 1<<HW_SR_U_BITPOS
                             1905 ; 53   |#define HW_SR_E_SETMASK 1<<HW_SR_E_BITPOS
                             1906 ; 54   |#define HW_SR_L_SETMASK 1<<HW_SR_L_BITPOS
                             1907 ; 55   |#define HW_SR_IM_SETMASK 3<<HW_SR_IM_BITPOS
                             1908 ; 56   |#define HW_SR_IM0_SETMASK 1<<HW_SR_IM0_BITPOS
                             1909 ; 57   |#define HW_SR_IM1_SETMASK 1<<HW_SR_IM1_BITPOS
                             1910 ; 58   |#define HW_SR_IM_L0_SETMASK 0<<HW_SR_IM_BITPOS
                             1911 ; 59   |#define HW_SR_IM_L1_SETMASK 1<<HW_SR_IM_BITPOS
                             1912 ; 60   |#define HW_SR_IM_L2_SETMASK 2<<HW_SR_IM_BITPOS
                             1913 ; 61   |#define HW_SR_IM_L3_SETMASK 3<<HW_SR_IM_BITPOS
                             1914 ; 62   |#define HW_SR_SM_SETMASK 3<<HW_SR_SM_BITPOS
                             1915 ; 63   |#define HW_SR_SM0_SETMASK 1<<HW_SR_SM0_BITPOS
                             1916 ; 64   |#define HW_SR_SM1_SETMASK 1<<HW_SR_SM1_BITPOS
                             1917 ; 65   |#define HW_SR_TM_SETMASK 1<<HW_SR_TM_BITPOS
                             1918 ; 66   |#define HW_SR_DP_SETMASK 1<<HW_SR_DP_BITPOS
                             1919 ; 67   |#define HW_SR_LOOP_SETMASK 1<<HW_SR_LOOP_BITPOS
                             1920 ; 68   |
                             1921 ; 69   |#define HW_SR_C_CLRMASK ~(WORD)HW_SR_C_SETMASK
                             1922 ; 70   |#define HW_SR_O_CLRMASK ~(WORD)HW_SR_O_SETMASK
                             1923 ; 71   |#define HW_SR_Z_CLRMASK ~(WORD)HW_SR_Z_SETMASK
                             1924 ; 72   |#define HW_SR_N_CLRMASK ~(WORD)HW_SR_N_SETMASK
                             1925 ; 73   |#define HW_SR_U_CLRMASK ~(WORD)HW_SR_U_SETMASK
                             1926 ; 74   |#define HW_SR_E_CLRMASK ~(WORD)HW_SR_E_SETMASK
                             1927 ; 75   |#define HW_SR_L_CLRMASK ~(WORD)HW_SR_L_SETMASK
                             1928 ; 76   |#define HW_SR_IM_CLRMASK (0x00FFFF)&(~(WORD)HW_SR_IM_SETMASK)
                             1929 ; 77   |#define HW_SR_IM0_CLRMASK ~(WORD)HW_SR_IM0_SETMASK
                             1930 ; 78   |#define HW_SR_IM1_CLRMASK ~(WORD)HW_SR_IM1_SETMASK
                             1931 ; 79   |#define HW_SR_SM_CLRMASK ~(WORD)HW_SR_SM_SETMASK
                             1932 ; 80   |#define HW_SR_SM0_CLRMASK ~(WORD)HW_SR_SM0_SETMASK
                             1933 ; 81   |#define HW_SR_SM1_CLRMASK ~(WORD)HW_SR_SM1_SETMASK
                             1934 ; 82   |#define HW_SR_TM_CLRMASK ~(WORD)HW_SR_TM_SETMASK
                             1935 ; 83   |#define HW_SR_DP_CLRMASK ~(WORD)HW_SR_DP_SETMASK
                             1936 ; 84   |#define HW_SR_LOOP_CLRMASK ~(WORD)HW_SR_LOOP_SETMASK
                             1937 ; 85   |
                             1938 ; 86   |/////////////////////////////////////////////////////////////////////////////////
                             1939 ; 87   |//  RAM/ROM Config Register Bit Positions
                             1940 ; 88   |#define HW_RAM_ROM_CFG_ROM_IMAGE_EN_BITPOS 18
                             1941 ; 89   |#define HW_RAM_ROM_CFG_ROM_CLK_EN_BITPOS 19
                             1942 ; 90   |#define HW_RAM_ROM_CFG_PXRAM_CLK_EN_BITPOS 20
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  33

M:ADDR CODE           CYCLES LINE SOURCELINE
                             1943 ; 91   |#define HW_RAM_ROM_CFG_PYRAM_CLK_EN_BITPOS 21
                             1944 ; 92   |#endif
                             1945 ; 93   |
                             1946 ; 94   |
                             1947 
                             1949 
                             1950 ; 19   |#include "regscodec.h"
                             1951 
                             1953 
                             1954 ; 1    |#if !(defined(regscodecinc))
                             1955 ; 2    |#define regscodecinc 1
                             1956 ; 3    |
                             1957 ; 4    |
                             1958 ; 5    |
                             1959 ; 6    |#include "types.h"
                             1960 
                             1962 
                             1963 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             1964 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             1965 ; 3    |//
                             1966 ; 4    |// Filename: types.h
                             1967 ; 5    |// Description: Standard data types
                             1968 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             1969 ; 7    |
                             1970 ; 8    |#ifndef _TYPES_H
                             1971 ; 9    |#define _TYPES_H
                             1972 ; 10   |
                             1973 ; 11   |// TODO:  move this outta here!
                             1974 ; 12   |#if !defined(NOERROR)
                             1975 ; 13   |#define NOERROR 0
                             1976 ; 14   |#define SUCCESS 0
                             1977 ; 15   |#endif 
                             1978 ; 16   |#if !defined(SUCCESS)
                             1979 ; 17   |#define SUCCESS  0
                             1980 ; 18   |#endif
                             1981 ; 19   |#if !defined(ERROR)
                             1982 ; 20   |#define ERROR   -1
                             1983 ; 21   |#endif
                             1984 ; 22   |#if !defined(FALSE)
                             1985 ; 23   |#define FALSE 0
                             1986 ; 24   |#endif
                             1987 ; 25   |#if !defined(TRUE)
                             1988 ; 26   |#define TRUE  1
                             1989 ; 27   |#endif
                             1990 ; 28   |
                             1991 ; 29   |#if !defined(NULL)
                             1992 ; 30   |#define NULL 0
                             1993 ; 31   |#endif
                             1994 ; 32   |
                             1995 ; 33   |#define MAX_INT     0x7FFFFF
                             1996 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             1997 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             1998 ; 36   |#define MAX_ULONG   (-1) 
                             1999 ; 37   |
                             2000 ; 38   |#define WORD_SIZE   24              // word size in bits
                             2001 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             2002 ; 40   |
                             2003 ; 41   |
                             2004 ; 42   |#define BYTE    unsigned char       // btVarName
                             2005 ; 43   |#define CHAR    signed char         // cVarName
                             2006 ; 44   |#define USHORT  unsigned short      // usVarName
                             2007 ; 45   |#define SHORT   unsigned short      // sVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  34

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2008 ; 46   |#define WORD    unsigned int        // wVarName
                             2009 ; 47   |#define INT     signed int          // iVarName
                             2010 ; 48   |#define DWORD   unsigned long       // dwVarName
                             2011 ; 49   |#define LONG    signed long         // lVarName
                             2012 ; 50   |#define BOOL    unsigned int        // bVarName
                             2013 ; 51   |#define FRACT   _fract              // frVarName
                             2014 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             2015 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             2016 ; 54   |#define FLOAT   float               // fVarName
                             2017 ; 55   |#define DBL     double              // dVarName
                             2018 ; 56   |#define ENUM    enum                // eVarName
                             2019 ; 57   |#define CMX     _complex            // cmxVarName
                             2020 ; 58   |typedef WORD UCS3;                   // 
                             2021 ; 59   |
                             2022 ; 60   |#define UINT16  unsigned short
                             2023 ; 61   |#define UINT8   unsigned char   
                             2024 ; 62   |#define UINT32  unsigned long
                             2025 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             2026 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             2027 ; 65   |#define WCHAR   UINT16
                             2028 ; 66   |
                             2029 ; 67   |//UINT128 is 16 bytes or 6 words
                             2030 ; 68   |typedef struct UINT128_3500 {   
                             2031 ; 69   |    int val[6];     
                             2032 ; 70   |} UINT128_3500;
                             2033 ; 71   |
                             2034 ; 72   |#define UINT128   UINT128_3500
                             2035 ; 73   |
                             2036 ; 74   |// Little endian word packed byte strings:   
                             2037 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             2038 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             2039 ; 77   |// Little endian word packed byte strings:   
                             2040 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             2041 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             2042 ; 80   |
                             2043 ; 81   |// Declare Memory Spaces To Use When Coding
                             2044 ; 82   |// A. Sector Buffers
                             2045 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             2046 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             2047 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             2048 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             2049 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             2050 ; 88   |// B. Media DDI Memory
                             2051 ; 89   |#define MEDIA_DDI_MEM _Y
                             2052 ; 90   |
                             2053 ; 91   |
                             2054 ; 92   |
                             2055 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             2056 ; 94   |// Examples of circular pointers:
                             2057 ; 95   |//    INT CIRC cpiVarName
                             2058 ; 96   |//    DWORD CIRC cpdwVarName
                             2059 ; 97   |
                             2060 ; 98   |#define RETCODE INT                 // rcVarName
                             2061 ; 99   |
                             2062 ; 100  |// generic bitfield structure
                             2063 ; 101  |struct Bitfield {
                             2064 ; 102  |    unsigned int B0  :1;
                             2065 ; 103  |    unsigned int B1  :1;
                             2066 ; 104  |    unsigned int B2  :1;
                             2067 ; 105  |    unsigned int B3  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  35

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2068 ; 106  |    unsigned int B4  :1;
                             2069 ; 107  |    unsigned int B5  :1;
                             2070 ; 108  |    unsigned int B6  :1;
                             2071 ; 109  |    unsigned int B7  :1;
                             2072 ; 110  |    unsigned int B8  :1;
                             2073 ; 111  |    unsigned int B9  :1;
                             2074 ; 112  |    unsigned int B10 :1;
                             2075 ; 113  |    unsigned int B11 :1;
                             2076 ; 114  |    unsigned int B12 :1;
                             2077 ; 115  |    unsigned int B13 :1;
                             2078 ; 116  |    unsigned int B14 :1;
                             2079 ; 117  |    unsigned int B15 :1;
                             2080 ; 118  |    unsigned int B16 :1;
                             2081 ; 119  |    unsigned int B17 :1;
                             2082 ; 120  |    unsigned int B18 :1;
                             2083 ; 121  |    unsigned int B19 :1;
                             2084 ; 122  |    unsigned int B20 :1;
                             2085 ; 123  |    unsigned int B21 :1;
                             2086 ; 124  |    unsigned int B22 :1;
                             2087 ; 125  |    unsigned int B23 :1;
                             2088 ; 126  |};
                             2089 ; 127  |
                             2090 ; 128  |union BitInt {
                             2091 ; 129  |        struct Bitfield B;
                             2092 ; 130  |        int        I;
                             2093 ; 131  |};
                             2094 ; 132  |
                             2095 ; 133  |#define MAX_MSG_LENGTH 10
                             2096 ; 134  |struct CMessage
                             2097 ; 135  |{
                             2098 ; 136  |        unsigned int m_uLength;
                             2099 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             2100 ; 138  |};
                             2101 ; 139  |
                             2102 ; 140  |typedef struct {
                             2103 ; 141  |    WORD m_wLength;
                             2104 ; 142  |    WORD m_wMessage;
                             2105 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             2106 ; 144  |} Message;
                             2107 ; 145  |
                             2108 ; 146  |struct MessageQueueDescriptor
                             2109 ; 147  |{
                             2110 ; 148  |        int *m_pBase;
                             2111 ; 149  |        int m_iModulo;
                             2112 ; 150  |        int m_iSize;
                             2113 ; 151  |        int *m_pHead;
                             2114 ; 152  |        int *m_pTail;
                             2115 ; 153  |};
                             2116 ; 154  |
                             2117 ; 155  |struct ModuleEntry
                             2118 ; 156  |{
                             2119 ; 157  |    int m_iSignaledEventMask;
                             2120 ; 158  |    int m_iWaitEventMask;
                             2121 ; 159  |    int m_iResourceOfCode;
                             2122 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             2123 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             2124 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             2125 ; 163  |    int m_uTimeOutHigh;
                             2126 ; 164  |    int m_uTimeOutLow;
                             2127 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             2128 ; 166  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  36

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2129 ; 167  |
                             2130 ; 168  |union WaitMask{
                             2131 ; 169  |    struct B{
                             2132 ; 170  |        unsigned int m_bNone     :1;
                             2133 ; 171  |        unsigned int m_bMessage  :1;
                             2134 ; 172  |        unsigned int m_bTimer    :1;
                             2135 ; 173  |        unsigned int m_bButton   :1;
                             2136 ; 174  |    } B;
                             2137 ; 175  |    int I;
                             2138 ; 176  |} ;
                             2139 ; 177  |
                             2140 ; 178  |
                             2141 ; 179  |struct Button {
                             2142 ; 180  |        WORD wButtonEvent;
                             2143 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             2144 ; 182  |};
                             2145 ; 183  |
                             2146 ; 184  |struct Message {
                             2147 ; 185  |        WORD wMsgLength;
                             2148 ; 186  |        WORD wMsgCommand;
                             2149 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             2150 ; 188  |};
                             2151 ; 189  |
                             2152 ; 190  |union EventTypes {
                             2153 ; 191  |        struct CMessage msg;
                             2154 ; 192  |        struct Button Button ;
                             2155 ; 193  |        struct Message Message;
                             2156 ; 194  |};
                             2157 ; 195  |
                             2158 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             2159 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             2160 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             2161 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             2162 ; 200  |
                             2163 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             2164 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             2165 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             2166 ; 204  |
                             2167 ; 205  |#if DEBUG
                             2168 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             2169 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             2170 ; 208  |#else 
                             2171 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             2172 ; 210  |#define DebugBuildAssert(x)    
                             2173 ; 211  |#endif
                             2174 ; 212  |
                             2175 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             2176 ; 214  |//  #pragma asm
                             2177 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             2178 ; 216  |//  #pragma endasm
                             2179 ; 217  |
                             2180 ; 218  |
                             2181 ; 219  |#ifdef COLOR_262K
                             2182 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             2183 ; 221  |#elif defined(COLOR_65K)
                             2184 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             2185 ; 223  |#else
                             2186 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  37

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2187 ; 225  |#endif
                             2188 ; 226  |    
                             2189 ; 227  |#endif // #ifndef _TYPES_H
                             2190 
                             2192 
                             2193 ; 7    |
                             2194 ; 8    |
                             2195 ; 9    |
                             2196 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2197 ; 11   |
                             2198 ; 12   |//   SYSTEM STMP Registers 
                             2199 ; 13   |//      Last Edited 7.17.2003 M. Henson
                             2200 ; 14   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             2201 ; 15   |
                             2202 ; 16   |#define HW_CODEC_BASEADDR (0xFA00)
                             2203 ; 17   |
                             2204 ; 18   |
                             2205 ; 19   |
                             2206 ; 20   |
                             2207 ; 21   |
                             2208 ; 22   |
                             2209 ; 23   |/////////////////////////////////////////////////////////////////////////////////
                             2210 ; 24   |//   Headphone Control Register (HW_HPCTRL) Bit Definitions
                             2211 ; 25   |#define HW_HPCTRL_TESTIALL_BITPOS 0
                             2212 ; 26   |#define HW_HPCTRL_TESTI1_BITPOS 2
                             2213 ; 27   |#define HW_HPCTRL_POP0_BITPOS 4
                             2214 ; 28   |#define HW_HPCTRL_POP1_BITPOS 5
                             2215 ; 29   |#define HW_HPCTRL_POP2_BITPOS 6
                             2216 ; 30   |#define HW_HPCTRL_RSVD0_BITPOS 7
                             2217 ; 31   |#define HW_HPCTRL_HPPWD_BITPOS 8
                             2218 ; 32   |#define HW_HPCTRL_HPCLASSAB_BITPOS 9
                             2219 ; 33   |#define HW_HPCTRL_CAPLESS_BITPOS 10
                             2220 ; 34   |#define HW_HPCTRL_RSRVD1_BITPOS 11
                             2221 ; 35   |#define HW_HPCTRL_SHORTMODE_LR_BITPOS 12
                             2222 ; 36   |#define HW_HPCTRL_SHORTMODE_CM_BITPOS 14
                             2223 ; 37   |#define HW_HPCTRL_SHORT_LVLADJ_BITPOS 16
                             2224 ; 38   |#define HW_HPCTRL_RSRVD2_BITPOS 19
                             2225 ; 39   |#define HW_HPCTRL_CHOP_CLK_BITPOS 20
                             2226 ; 40   |#define HW_HPCTRL_SHORT_LR_BITPOS 22
                             2227 ; 41   |#define HW_HPCTRL_SHORT_CM_BITPOS 23
                             2228 ; 42   |
                             2229 ; 43   |#define HW_HPCTRL_TESTIALL_WIDTH 2
                             2230 ; 44   |#define HW_HPCTRL_TESTI1_WIDTH 2
                             2231 ; 45   |#define HW_HPCTRL_POP0_WIDTH 1
                             2232 ; 46   |#define HW_HPCTRL_POP1_WIDTH 1
                             2233 ; 47   |#define HW_HPCTRL_POP2_WIDTH 1
                             2234 ; 48   |#define HW_HPCTRL_RSVD0_WIDTH 1
                             2235 ; 49   |#define HW_HPCTRL_HPPWD_WIDTH 1
                             2236 ; 50   |#define HW_HPCTRL_HPCLASSAB_WIDTH 1
                             2237 ; 51   |#define HW_HPCTRL_CAPLESS_WIDTH 1
                             2238 ; 52   |#define HW_HPCTRL_RSRVD1_WIDTH 1
                             2239 ; 53   |#define HW_HPCTRL_SHORTMODE_LR_WIDTH 2
                             2240 ; 54   |#define HW_HPCTRL_SHORTMODE_CM_WIDTH 2
                             2241 ; 55   |#define HW_HPCTRL_SHORT_LVLADJ_WIDTH 3
                             2242 ; 56   |#define HW_HPCTRL_RSRVD2_WIDTH 1
                             2243 ; 57   |#define HW_HPCTRL_CHOP_CLK_WIDTH 2
                             2244 ; 58   |#define HW_HPCTRL_SHORT_LR_WIDTH 1
                             2245 ; 59   |#define HW_HPCTRL_SHORT_CM_WIDTH 1
                             2246 ; 60   |
                             2247 ; 61   |#define HW_HPCTRL_POP_SETMASK 0x7<<HW_HPCTRL_POP0_BITPOS
                             2248 ; 62   |#define HW_HPCTRL_POP_CLRMASK ~(WORD)HW_HPCTRL_POP_SETMASK
                             2249 ; 63   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  38

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2250 ; 64   |#define HW_HPCTRL_SHORT_LVLADJ_0_25X_SETMASK 0x3<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2251 ; 65   |#define HW_HPCTRL_SHORT_LVLADJ_0_50X_SETMASK 0x2<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2252 ; 66   |#define HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK 0x1<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2253 ; 67   |#define HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK 0x0<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2254 ; 68   |#define HW_HPCTRL_SHORT_LVLADJ_1_25X_SETMASK 0x4<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2255 ; 69   |#define HW_HPCTRL_SHORT_LVLADJ_1_50X_SETMASK 0x5<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2256 ; 70   |#define HW_HPCTRL_SHORT_LVLADJ_1_75X_SETMASK 0x6<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2257 ; 71   |#define HW_HPCTRL_SHORT_LVLADJ_2_00X_SETMASK 0x7<<HW_HPCTRL_SHORT_LVLADJ_BITPOS
                             2258 ; 72   |
                             2259 ; 73   |#if defined(CAPLESS_HP)
                             2260 ; 74   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_0_75X_SETMASK
                             2261 ; 75   |#else 
                             2262 ; 76   |#define HP_SHORT_TRIP_POINT HW_HPCTRL_SHORT_LVLADJ_1_00X_SETMASK
                             2263 ; 77   |#endif
                             2264 ; 78   |
                             2265 ; 79   |// Headphone control register
                             2266 ; 80   |#define HW_HPCTRL (*(volatile hpctrl_type _X*)(HW_GLUE_BASEADDR+21))
                             2267 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             2268 ; 82   |//   Headphone Conrol Volume Register (HW_HPCTRL) Bit Definitions
                             2269 ; 83   |typedef union               
                             2270 ; 84   |{
                             2271 ; 85   |    struct {
                             2272 ; 86   |        unsigned TESTIALL :HW_HPCTRL_TESTIALL_WIDTH;
                             2273 ; 87   |        unsigned TESTI1 :HW_HPCTRL_TESTI1_WIDTH;
                             2274 ; 88   |        unsigned POP0 :HW_HPCTRL_POP0_WIDTH; 
                             2275 ; 89   |        unsigned POP1 :HW_HPCTRL_POP1_WIDTH; 
                             2276 ; 90   |        unsigned POP2 :HW_HPCTRL_POP2_WIDTH; 
                             2277 ; 91   |        unsigned RSVD0 :HW_HPCTRL_RSVD0_WIDTH;
                             2278 ; 92   |        unsigned HPPWD :HW_HPCTRL_HPPWD_WIDTH;
                             2279 ; 93   |        unsigned HPCLASSAB :HW_HPCTRL_HPCLASSAB_WIDTH;
                             2280 ; 94   |        unsigned CAPLESS :HW_HPCTRL_CAPLESS_WIDTH; 
                             2281 ; 95   |        unsigned RSRVD1 :HW_HPCTRL_RSRVD1_WIDTH;
                             2282 ; 96   |        unsigned SHORTMODE_LR :HW_HPCTRL_SHORTMODE_LR_WIDTH; 
                             2283 ; 97   |        unsigned SHORTMODE_CM :HW_HPCTRL_SHORTMODE_CM_WIDTH;
                             2284 ; 98   |        unsigned SHORT_LVLADJ :HW_HPCTRL_SHORT_LVLADJ_WIDTH; 
                             2285 ; 99   |        unsigned RSRVD2 :HW_HPCTRL_RSRVD2_WIDTH;
                             2286 ; 100  |        unsigned CHOP_CLK :HW_HPCTRL_CHOP_CLK_WIDTH; 
                             2287 ; 101  |        unsigned SHORT_LR :HW_HPCTRL_SHORT_LR_WIDTH;
                             2288 ; 102  |        unsigned SHORT_CM :HW_HPCTRL_SHORT_CM_WIDTH;
                             2289 ; 103  |    } B;
                             2290 ; 104  |    int I;
                             2291 ; 105  |    unsigned int U;
                             2292 ; 106  |} hpctrl_type;
                             2293 ; 107  |// Headphone control short mode 2 bit values for above short bitfield.
                             2294 ; 108  |#define HW_AUTO_HEADAMP_SHUTDOWN_HOLD_RESET   0
                             2295 ; 109  |#define HW_AUTO_HEADAMP_SHUTDOWN_EN           1 
                             2296 ; 110  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIS          2
                             2297 ; 111  |#define HW_AUTO_HEADAMP_SHUTDOWN_DIRECT       3
                             2298 ; 112  |
                             2299 ; 113  |
                             2300 ; 114  |/////////////////////////////////////////////////////////////////////////////////
                             2301 ; 115  |/////////////////////////////////////////////////////////////////////////////////
                             2302 ; 116  |/////////////////////////////////////////////////////////////////////////////////
                             2303 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                             2304 ; 118  |///////   MIXER REGISTERS ///////////////////////////////////////////////////////
                             2305 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             2306 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             2307 ; 121  |/////////////////////////////////////////////////////////////////////////////////
                             2308 ; 122  |
                             2309 ; 123  |
                             2310 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             2311 ; 125  |//   Codec/Mixer Test Register (HW_MIXTBR) Bit Definitions 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  39

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2312 ; 126  |#define HW_MIXTBR_INV_USB_CLK_BITPOS 0
                             2313 ; 127  |#define HW_MIXTBR_USB_DFF_BYPASS_BITPOS 1
                             2314 ; 128  |#define HW_MIXTBR_HOLD_GND_BITPOS 2
                             2315 ; 129  |#define HW_MIXTBR_ACKI_BITPOS 3
                             2316 ; 130  |#define HW_MIXTBR_ASD2X_BITPOS 4
                             2317 ; 131  |#define HW_MIXTBR_PCPCU_BITPOS 5
                             2318 ; 132  |#define HW_MIXTBR_PCPCD_BITPOS 6
                             2319 ; 133  |#define HW_MIXTBR_DCKI_BITPOS 7
                             2320 ; 134  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS 8
                             2321 ; 135  |#define HW_MIXTBR_PSRN_BITPOS 9
                             2322 ; 136  |#define HW_MIXTBR_FX2_BITPOS 10
                             2323 ; 137  |#define HW_MIXTBR_VCOS_BITPOS 11
                             2324 ; 138  |#define HW_MIXTBR_XBCO_BITPOS 12
                             2325 ; 139  |#define HW_MIXTBR_XBGC_BITPOS 13
                             2326 ; 140  |#define HW_MIXTBR_ADTHD_BITPOS 14
                             2327 ; 141  |#define HW_MIXTBR_MICBIAS_LSBITPOS 15
                             2328 ; 142  |#define HW_MIXTBR_PWDADC_BITPOS 16
                             2329 ; 143  |#define HW_MIXTBR_MICBIAS1_BITPOS 17
                             2330 ; 144  |#define HW_MIXTBR_EZD_BITPOS 18
                             2331 ; 145  |#define HW_MIXTBR_DZCDA_BITPOS 19
                             2332 ; 146  |#define HW_MIXTBR_DZCFM_BITPOS 20
                             2333 ; 147  |#define HW_MIXTBR_DZCLI_BITPOS 21
                             2334 ; 148  |#define HW_MIXTBR_DZCMI_BITPOS 22
                             2335 ; 149  |#define HW_MIXTBR_DZCMA_BITPOS 23
                             2336 ; 150  |
                             2337 ; 151  |#define HW_MIXTBR_INV_USB_CLK_WIDTH (1)
                             2338 ; 152  |#define HW_MIXTBR_USB_DFF_BYPASS_WIDTH (1)
                             2339 ; 153  |#define HW_MIXTBR_HOLD_GND_WIDTH (1)
                             2340 ; 154  |#define HW_MIXTBR_ACKI_WIDTH (1)
                             2341 ; 155  |#define HW_MIXTBR_ASD2X_WIDTH (1)
                             2342 ; 156  |#define HW_MIXTBR_PCPCU_WIDTH (1)
                             2343 ; 157  |#define HW_MIXTBR_PCPCD_WIDTH (1)
                             2344 ; 158  |#define HW_MIXTBR_DCKI_WIDTH (1)
                             2345 ; 159  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_WIDTH (1)
                             2346 ; 160  |#define HW_MIXTBR_PSRN_WIDTH (1)
                             2347 ; 161  |#define HW_MIXTBR_FX2_WIDTH (1)
                             2348 ; 162  |#define HW_MIXTBR_VCOS_WIDTH (1)
                             2349 ; 163  |#define HW_MIXTBR_XBCO_WIDTH (1)
                             2350 ; 164  |#define HW_MIXTBR_XBGC_WIDTH (1)
                             2351 ; 165  |#define HW_MIXTBR_ADTHD_WIDTH (1)
                             2352 ; 166  |#define HW_MIXTBR_MICBIAS_LSWIDTH (1)
                             2353 ; 167  |#define HW_MIXTBR_PWDADC_WIDTH (1)
                             2354 ; 168  |#define HW_MIXTBR_MICBIAS1_WIDTH (1)
                             2355 ; 169  |#define HW_MIXTBR_EZD_WIDTH (1)
                             2356 ; 170  |#define HW_MIXTBR_DZCDA_WIDTH (1)
                             2357 ; 171  |#define HW_MIXTBR_DZCFM_WIDTH (1)
                             2358 ; 172  |#define HW_MIXTBR_DZCLI_WIDTH (1)
                             2359 ; 173  |#define HW_MIXTBR_DZCMI_WIDTH (1)
                             2360 ; 174  |#define HW_MIXTBR_DZCMA_WIDTH (1)
                             2361 ; 175  |
                             2362 ; 176  |
                             2363 ; 177  |#define HW_MIXTBR_INV_USB_CLK_SETMASK 1<<HW_MIXTBR_INV_USB_CLK_BITPOS
                             2364 ; 178  |#define HW_MIXTBR_USB_DFF_BYPASS_SETMASK 1<<HW_MIXTBR_USB_DFF_BYPASS_BITPOS
                             2365 ; 179  |#define HW_MIXTBR_HOLD_GND_SETMASK 1<<HW_MIXTBR_HOLD_GND_BITPOS
                             2366 ; 180  |#define HW_MIXTBR_ACKI_SETMASK 1<<HW_MIXTBR_ACKI_BITPOS
                             2367 ; 181  |#define HW_MIXTBR_ASD2X_SETMASK 1<<HW_MIXTBR_ASD2X_BITPOS
                             2368 ; 182  |#define HW_MIXTBR_PCPCU_SETMASK 1<<HW_MIXTBR_PCPCU_BITPOS
                             2369 ; 183  |#define HW_MIXTBR_PCPCD_SETMASK 1<<HW_MIXTBR_PCPCD_BITPOS
                             2370 ; 184  |#define HW_MIXTBR_DCKI_SETMASK 1<<HW_MIXTBR_DCKI_BITPOS
                             2371 ; 185  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK 1<<HW_MIXTBR_MIC_BIAS_OUT_SEL_BITPOS
                             2372 ; 186  |#define HW_MIXTBR_PSRN_SETMASK 1<<HW_MIXTBR_PSRN_BITPOS
                             2373 ; 187  |#define HW_MIXTBR_FX2_SETMASK 1<<HW_MIXTBR_FX2_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  40

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2374 ; 188  |#define HW_MIXTBR_VCOS_SETMASK 1<<HW_MIXTBR_VCOS_BITPOS
                             2375 ; 189  |#define HW_MIXTBR_XBCO_SETMASK 1<<HW_MIXTBR_XBCO_BITPOS
                             2376 ; 190  |#define HW_MIXTBR_XBGC_SETMASK 1<<HW_MIXTBR_XBGC_BITPOS
                             2377 ; 191  |#define HW_MIXTBR_ADTHD_SETMASK 1<<HW_MIXTBR_ADTHD_BITPOS
                             2378 ; 192  |#define HW_MIXTBR_MICBIAS_LSSETMASK 1<<HW_MIXTBR_MICBIAS_LSBITPOS
                             2379 ; 193  |#define HW_MIXTBR_PWDADC_SETMASK 1<<HW_MIXTBR_PWDADC_BITPOS
                             2380 ; 194  |#define HW_MIXTBR_MICBIAS1_SETMASK 1<<HW_MIXTBR_MICBIAS1_BITPOS
                             2381 ; 195  |#define HW_MIXTBR_EZD_SETMASK 1<<HW_MIXTBR_EZD_BITPOS
                             2382 ; 196  |#define HW_MIXTBR_DZCDA_SETMASK 1<<HW_MIXTBR_DZCDA_BITPOS
                             2383 ; 197  |#define HW_MIXTBR_DZCFM_SETMASK 1<<HW_MIXTBR_DZCFM_BITPOS
                             2384 ; 198  |#define HW_MIXTBR_DZCLI_SETMASK 1<<HW_MIXTBR_DZCLI_BITPOS
                             2385 ; 199  |#define HW_MIXTBR_DZCMI_SETMASK 1<<HW_MIXTBR_DZCMI_BITPOS
                             2386 ; 200  |#define HW_MIXTBR_DZCMA_SETMASK 1<<HW_MIXTBR_DZCMA_BITPOS
                             2387 ; 201  |
                             2388 ; 202  |#define HW_MIXTBR_INV_USB_CLK_CLRMASK ~(WORD)HW_MIXTBR_INV_USB_CLK_SETMASK
                             2389 ; 203  |#define HW_MIXTBR_USB_DFF_BYPASS_CLRMASK ~(WORD)HW_MIXTBR_USB_DFF_BYPASS_SETMASK
                             2390 ; 204  |#define HW_MIXTBR_HOLD_GND_CLRMASK ~(WORD)HW_MIXTBR_HOLD_GND_SETMASK
                             2391 ; 205  |#define HW_MIXTBR_ACKI_CLRMASK ~(WORD)HW_MIXTBR_ACKI_SETMASK
                             2392 ; 206  |#define HW_MIXTBR_ASD2X_CLRMASK ~(WORD)HW_MIXTBR_ASD2X_SETMASK
                             2393 ; 207  |#define HW_MIXTBR_PCPCU_CLRMASK ~(WORD)HW_MIXTBR_PCPCU_SETMASK
                             2394 ; 208  |#define HW_MIXTBR_PCPCD_CLRMASK ~(WORD)HW_MIXTBR_PCPCD_SETMASK
                             2395 ; 209  |#define HW_MIXTBR_DCKI_CLRMASK ~(WORD)HW_MIXTBR_DCKI_SETMASK
                             2396 ; 210  |#define HW_MIXTBR_MIC_BIAS_OUT_SEL_CLRMASK ~(WORD)HW_MIXTBR_MIC_BIAS_OUT_SEL_SETMASK
                             2397 ; 211  |#define HW_MIXTBR_PSRN_CLRMASK ~(WORD)HW_MIXTBR_PSRN_SETMASK
                             2398 ; 212  |#define HW_MIXTBR_FX2_CLRMASK ~(WORD)HW_MIXTBR_FX2_SETMASK
                             2399 ; 213  |#define HW_MIXTBR_VCOS_CLRMASK ~(WORD)HW_MIXTBR_VCOS_SETMASK
                             2400 ; 214  |#define HW_MIXTBR_XBCO_CLRMASK ~(WORD)HW_MIXTBR_XBCO_SETMASK
                             2401 ; 215  |#define HW_MIXTBR_XBGC_CLRMASK ~(WORD)HW_MIXTBR_XBGC_SETMASK
                             2402 ; 216  |#define HW_MIXTBR_ADTHD_CLRMASK ~(WORD)HW_MIXTBR_ADTHD_SETMASK
                             2403 ; 217  |#define HW_MIXTBR_MICBIAS_LSCLRMASK ~(WORD)HW_MIXTBR_MICBIAS_LSSETMASK
                             2404 ; 218  |#define HW_MIXTBR_PWDADC_CLRMASK ~(WORD)HW_MIXTBR_PWDADC_SETMASK
                             2405 ; 219  |#define HW_MIXTBR_MICBIAS1_CLRMASK ~(WORD)HW_MIXTBR_MICBIAS1_SETMASK
                             2406 ; 220  |#define HW_MIXTBR_EZD_CLRMASK ~(WORD)HW_MIXTBR_EZD_SETMASK
                             2407 ; 221  |#define HW_MIXTBR_DZCDA_CLRMASK ~(WORD)HW_MIXTBR_DZCDA_SETMASK
                             2408 ; 222  |#define HW_MIXTBR_DZCFM_CLRMASK ~(WORD)HW_MIXTBR_DZCFM_SETMASK
                             2409 ; 223  |#define HW_MIXTBR_DZCLI_CLRMASK ~(WORD)HW_MIXTBR_DZCLI_SETMASK
                             2410 ; 224  |#define HW_MIXTBR_DZCMI_CLRMASK ~(WORD)HW_MIXTBR_DZCMI_SETMASK
                             2411 ; 225  |#define HW_MIXTBR_DZCMA_CLRMASK ~(WORD)HW_MIXTBR_DZCMA_SETMASK
                             2412 ; 226  |
                             2413 ; 227  |typedef union               
                             2414 ; 228  |{
                             2415 ; 229  |    struct {
                             2416 ; 230  |        int INV_USB_CLK            : 1;
                             2417 ; 231  |        int USB_DFF_BYPASS         : 1;
                             2418 ; 232  |        int HOLD_GND               : 1;
                             2419 ; 233  |        int ACKI                   : 1;
                             2420 ; 234  |        int ASD2X                  : 1;
                             2421 ; 235  |        int PCPCU                  : 1;
                             2422 ; 236  |        int PCPCD                  : 1;
                             2423 ; 237  |        int DCKI                   : 1;
                             2424 ; 238  |        int MIC_BIAS_OUT_SEL       : 1;
                             2425 ; 239  |        int PSRN                   : 1;
                             2426 ; 240  |        int FX2                    : 1;
                             2427 ; 241  |        int VCOS                   : 1;
                             2428 ; 242  |        int XBCO                   : 1;
                             2429 ; 243  |        int XBGC                   : 1;
                             2430 ; 244  |        int ADTHD                  : 1;
                             2431 ; 245  |        int MICBIAS_LSBITPOS       : 1;
                             2432 ; 246  |        int PWDADC                 : 1;
                             2433 ; 247  |        int MICBIAS1               : 1;
                             2434 ; 248  |        int EZD                    : 1;
                             2435 ; 249  |        int DZCDA                  : 1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  41

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2436 ; 250  |        int DZCFM                  : 1;
                             2437 ; 251  |        int DZCLI                  : 1;
                             2438 ; 252  |        int DZCMI                  : 1;
                             2439 ; 253  |        int DZCMA                  : 1;
                             2440 ; 254  |    } B;
                             2441 ; 255  |    int I;
                             2442 ; 256  |    unsigned int U;
                             2443 ; 257  |} mix_tbr_type;
                             2444 ; 258  |#define HW_MIXTBR      (*(volatile mix_tbr_type _X*) (HW_CODEC_BASEADDR+3))
                             2445 ; 259  |
                             2446 ; 260  |
                             2447 ; 261  |/////////////////////////////////////////////////////////////////////////////////
                             2448 ; 262  |//   Generic Volume Register (HW_MIXMASTERVR) Bit Definitions
                             2449 ; 263  |#define HW_MIXVOLUMER_MR_BITPOS 0
                             2450 ; 264  |#define HW_MIXVOLUMER_ML_BITPOS 8
                             2451 ; 265  |#define HW_MIXVOLUMER_MUTE_BITPOS 15
                             2452 ; 266  |
                             2453 ; 267  |#define HW_MIXVOLUMER_MR_WIDTH (5)
                             2454 ; 268  |#define HW_MIXVOLUMER_ML_WIDTH (5)
                             2455 ; 269  |#define HW_MIXVOLUMER_MUTE_WIDTH 1
                             2456 ; 270  |
                             2457 ; 271  |#define HW_MIXVOLUMER_MR_SETMASK 0x1F<<HW_MIXVOLUMER_MR_BITPOS
                             2458 ; 272  |#define HW_MIXVOLUMER_ML_SETMASK 0x1F<<HW_MIXVOLUMER_ML_BITPOS
                             2459 ; 273  |#define HW_MIXVOLUMER_MUTE_SETMASK 1<<HW_MIXVOLUMER_MUTE_BITPOS
                             2460 ; 274  |
                             2461 ; 275  |#define HW_MIXVOLUMER_MR_CLRMASK ~(WORD)HW_MIXVOLUMER_MR_SETMASK
                             2462 ; 276  |#define HW_MIXVOLUMER_ML_CLRMASK ~(WORD)HW_MIXVOLUMER_ML_SETMASK
                             2463 ; 277  |#define HW_MIXVOLUMER_MUTE_CLRMASK ~(WORD)HW_MIXVOLUMER_MUTE_SETMASK
                             2464 ; 278  |
                             2465 ; 279  |#define HW_MIXVOLUMER_ML_PLUS_12P0_SETMASK 0<<HW_MIXVOLUMER_ML_BITPOS
                             2466 ; 280  |#define HW_MIXVOLUMER_ML_PLUS_10P5_SETMASK 1<<HW_MIXVOLUMER_ML_BITPOS
                             2467 ; 281  |#define HW_MIXVOLUMER_ML_PLUS_09P0_SETMASK 2<<HW_MIXVOLUMER_ML_BITPOS
                             2468 ; 282  |#define HW_MIXVOLUMER_ML_PLUS_07P5_SETMASK 3<<HW_MIXVOLUMER_ML_BITPOS
                             2469 ; 283  |#define HW_MIXVOLUMER_ML_PLUS_06P0_SETMASK 4<<HW_MIXVOLUMER_ML_BITPOS
                             2470 ; 284  |#define HW_MIXVOLUMER_ML_PLUS_04P5_SETMASK 5<<HW_MIXVOLUMER_ML_BITPOS
                             2471 ; 285  |#define HW_MIXVOLUMER_ML_PLUS_03P0_SETMASK 6<<HW_MIXVOLUMER_ML_BITPOS
                             2472 ; 286  |#define HW_MIXVOLUMER_ML_PLUS_01P5_SETMASK 7<<HW_MIXVOLUMER_ML_BITPOS
                             2473 ; 287  |#define HW_MIXVOLUMER_ML_ZERO_SETMASK 8<<HW_MIXVOLUMER_ML_BITPOS
                             2474 ; 288  |#define HW_MIXVOLUMER_ML_MINUS_01P5_SETMASK 9<<HW_MIXVOLUMER_ML_BITPOS
                             2475 ; 289  |#define HW_MIXVOLUMER_ML_MINUS_03P0_SETMASK 10<<HW_MIXVOLUMER_ML_BITPOS
                             2476 ; 290  |#define HW_MIXVOLUMER_ML_MINUS_04P5_SETMASK 11<<HW_MIXVOLUMER_ML_BITPOS
                             2477 ; 291  |#define HW_MIXVOLUMER_ML_MINUS_06P0_SETMASK 12<<HW_MIXVOLUMER_ML_BITPOS
                             2478 ; 292  |#define HW_MIXVOLUMER_ML_MINUS_07P5_SETMASK 13<<HW_MIXVOLUMER_ML_BITPOS
                             2479 ; 293  |#define HW_MIXVOLUMER_ML_MINUS_09P0_SETMASK 14<<HW_MIXVOLUMER_ML_BITPOS
                             2480 ; 294  |#define HW_MIXVOLUMER_ML_MINUS_10P5_SETMASK 15<<HW_MIXVOLUMER_ML_BITPOS
                             2481 ; 295  |#define HW_MIXVOLUMER_ML_MINUS_12P0_SETMASK 16<<HW_MIXVOLUMER_ML_BITPOS
                             2482 ; 296  |#define HW_MIXVOLUMER_ML_MINUS_13P5_SETMASK 17<<HW_MIXVOLUMER_ML_BITPOS
                             2483 ; 297  |#define HW_MIXVOLUMER_ML_MINUS_15P0_SETMASK 18<<HW_MIXVOLUMER_ML_BITPOS
                             2484 ; 298  |#define HW_MIXVOLUMER_ML_MINUS_16P5_SETMASK 19<<HW_MIXVOLUMER_ML_BITPOS
                             2485 ; 299  |#define HW_MIXVOLUMER_ML_MINUS_18P0_SETMASK 20<<HW_MIXVOLUMER_ML_BITPOS
                             2486 ; 300  |#define HW_MIXVOLUMER_ML_MINUS_19P5_SETMASK 21<<HW_MIXVOLUMER_ML_BITPOS
                             2487 ; 301  |#define HW_MIXVOLUMER_ML_MINUS_21P0_SETMASK 22<<HW_MIXVOLUMER_ML_BITPOS
                             2488 ; 302  |#define HW_MIXVOLUMER_ML_MINUS_22P5_SETMASK 23<<HW_MIXVOLUMER_ML_BITPOS
                             2489 ; 303  |#define HW_MIXVOLUMER_ML_MINUS_24P0_SETMASK 24<<HW_MIXVOLUMER_ML_BITPOS
                             2490 ; 304  |#define HW_MIXVOLUMER_ML_MINUS_25P5_SETMASK 25<<HW_MIXVOLUMER_ML_BITPOS
                             2491 ; 305  |#define HW_MIXVOLUMER_ML_MINUS_27P0_SETMASK 26<<HW_MIXVOLUMER_ML_BITPOS
                             2492 ; 306  |#define HW_MIXVOLUMER_ML_MINUS_28P5_SETMASK 27<<HW_MIXVOLUMER_ML_BITPOS
                             2493 ; 307  |#define HW_MIXVOLUMER_ML_MINUS_30P0_SETMASK 28<<HW_MIXVOLUMER_ML_BITPOS
                             2494 ; 308  |#define HW_MIXVOLUMER_ML_MINUS_31P5_SETMASK 29<<HW_MIXVOLUMER_ML_BITPOS
                             2495 ; 309  |#define HW_MIXVOLUMER_ML_MINUS_33P0_SETMASK 30<<HW_MIXVOLUMER_ML_BITPOS
                             2496 ; 310  |#define HW_MIXVOLUMER_ML_MINUS_34P5_SETMASK 31<<HW_MIXVOLUMER_ML_BITPOS
                             2497 ; 311  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  42

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2498 ; 312  |#define HW_MIXVOLUMER_MR_PLUS_12P0_SETMASK 0
                             2499 ; 313  |#define HW_MIXVOLUMER_MR_PLUS_10P5_SETMASK 1
                             2500 ; 314  |#define HW_MIXVOLUMER_MR_PLUS_09P0_SETMASK 2
                             2501 ; 315  |#define HW_MIXVOLUMER_MR_PLUS_07P5_SETMASK 3
                             2502 ; 316  |#define HW_MIXVOLUMER_MR_PLUS_06P0_SETMASK 4
                             2503 ; 317  |#define HW_MIXVOLUMER_MR_PLUS_04P5_SETMASK 5
                             2504 ; 318  |#define HW_MIXVOLUMER_MR_PLUS_03P0_SETMASK 6
                             2505 ; 319  |#define HW_MIXVOLUMER_MR_PLUS_01P5_SETMASK 7
                             2506 ; 320  |#define HW_MIXVOLUMER_MR_ZERO_SETMASK 8
                             2507 ; 321  |#define HW_MIXVOLUMER_MR_MINUS_01P5_SETMASK 9
                             2508 ; 322  |#define HW_MIXVOLUMER_MR_MINUS_03P0_SETMASK 10
                             2509 ; 323  |#define HW_MIXVOLUMER_MR_MINUS_04P5_SETMASK 11
                             2510 ; 324  |#define HW_MIXVOLUMER_MR_MINUS_06P0_SETMASK 12
                             2511 ; 325  |#define HW_MIXVOLUMER_MR_MINUS_07P5_SETMASK 13
                             2512 ; 326  |#define HW_MIXVOLUMER_MR_MINUS_09P0_SETMASK 14
                             2513 ; 327  |#define HW_MIXVOLUMER_MR_MINUS_10P5_SETMASK 15
                             2514 ; 328  |#define HW_MIXVOLUMER_MR_MINUS_12P0_SETMASK 16
                             2515 ; 329  |#define HW_MIXVOLUMER_MR_MINUS_13P5_SETMASK 17
                             2516 ; 330  |#define HW_MIXVOLUMER_MR_MINUS_15P0_SETMASK 18
                             2517 ; 331  |#define HW_MIXVOLUMER_MR_MINUS_16P5_SETMASK 19
                             2518 ; 332  |#define HW_MIXVOLUMER_MR_MINUS_18P0_SETMASK 20
                             2519 ; 333  |#define HW_MIXVOLUMER_MR_MINUS_19P5_SETMASK 21
                             2520 ; 334  |#define HW_MIXVOLUMER_MR_MINUS_21P0_SETMASK 22
                             2521 ; 335  |#define HW_MIXVOLUMER_MR_MINUS_22P5_SETMASK 23
                             2522 ; 336  |#define HW_MIXVOLUMER_MR_MINUS_24P0_SETMASK 24
                             2523 ; 337  |#define HW_MIXVOLUMER_MR_MINUS_25P5_SETMASK 25
                             2524 ; 338  |#define HW_MIXVOLUMER_MR_MINUS_27P0_SETMASK 26
                             2525 ; 339  |#define HW_MIXVOLUMER_MR_MINUS_28P5_SETMASK 27
                             2526 ; 340  |#define HW_MIXVOLUMER_MR_MINUS_30P0_SETMASK 28
                             2527 ; 341  |#define HW_MIXVOLUMER_MR_MINUS_31P5_SETMASK 29
                             2528 ; 342  |#define HW_MIXVOLUMER_MR_MINUS_33P0_SETMASK 30
                             2529 ; 343  |#define HW_MIXVOLUMER_MR_MINUS_34P5_SETMASK 31
                             2530 ; 344  |
                             2531 ; 345  |/////////////////////////////////////////////////////////////////////////////////
                             2532 ; 346  |//   Mixer Master Volume Register (HW_MIXMASTERVR) Bit Definitions
                             2533 ; 347  |#define HW_MIXMASTERVR_MR_BITPOS 0
                             2534 ; 348  |#define HW_MIXMASTERVR_ML_BITPOS 8
                             2535 ; 349  |#define HW_MIXMASTERVR_MUTE_BITPOS 15
                             2536 ; 350  |
                             2537 ; 351  |#define HW_MIXMASTERVR_MR_WIDTH (5)
                             2538 ; 352  |#define HW_MIXMASTERVR_ML_WIDTH (5)
                             2539 ; 353  |#define HW_MIXMASTERVR_MUTE_WIDTH (1)
                             2540 ; 354  |
                             2541 ; 355  |#define HW_MIXMASTERVR_MR_SETMASK 0x1F<<HW_MIXMASTERVR_MR_BITPOS
                             2542 ; 356  |#define HW_MIXMASTERVR_ML_SETMASK 0x1F<<HW_MIXMASTERVR_ML_BITPOS
                             2543 ; 357  |#define HW_MIXMASTERVR_MUTE_SETMASK 1<<HW_MIXMASTERVR_MUTE_BITPOS
                             2544 ; 358  |
                             2545 ; 359  |#define HW_MIXMASTERVR_MR_CLRMASK ~(WORD)HW_MIXMASTERVR_MR_SETMASK
                             2546 ; 360  |#define HW_MIXMASTERVR_ML_CLRMASK ~(WORD)HW_MIXMASTERVR_ML_SETMASK
                             2547 ; 361  |#define HW_MIXMASTERVR_MUTE_CLRMASK ~(WORD)HW_MIXMASTERVR_MUTE_SETMASK
                             2548 ; 362  |
                             2549 ; 363  |
                             2550 ; 364  |typedef union               
                             2551 ; 365  |{
                             2552 ; 366  |    struct
                             2553 ; 367  |    {
                             2554 ; 368  |        unsigned MR :5;
                             2555 ; 369  |        int         :3;
                             2556 ; 370  |        unsigned ML :5;
                             2557 ; 371  |        int         :2;
                             2558 ; 372  |        int MUTE    :1;
                             2559 ; 373  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  43

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2560 ; 374  |    int I;
                             2561 ; 375  |    unsigned int U;
                             2562 ; 376  |} mix_mastervr_type;
                             2563 ; 377  |#define HW_MIXMASTERVR (*(volatile mix_mastervr_type _X*) (HW_CODEC_BASEADDR+4))
                             2564 ; 378  |
                             2565 ; 379  |
                             2566 ; 380  |/////////////////////////////////////////////////////////////////////////////////
                             2567 ; 381  |//   Mixer Mic In Volume Register (HW_MIXMICINVR) Bit Definitions
                             2568 ; 382  |#define HW_MIXMICINVR_GN_BITPOS 0
                             2569 ; 383  |#define HW_MIXMICINVR_P20DB_BITPOS 6
                             2570 ; 384  |#define HW_MIXMICINVR_MUTE_BITPOS 15
                             2571 ; 385  |
                             2572 ; 386  |#define HW_MIXMICINVR_GN_WIDTH 5
                             2573 ; 387  |#define HW_MIXMICINVR_RSVD1_WIDTH 1
                             2574 ; 388  |#define HW_MIXMICINVR_P20DB_WIDTH 1
                             2575 ; 389  |#define HW_MIXMICINVR_RSVD2_WIDTH 8
                             2576 ; 390  |#define HW_MIXMICINVR_MUTE_WIDTH 1
                             2577 ; 391  |#define HW_MIXMICINVR_RSVD3_WIDTH 8
                             2578 ; 392  |
                             2579 ; 393  |#define HW_MIXMICINVR_GN_SETMASK 0x1F<<HW_MIXMICINVR_GN_BITPOS
                             2580 ; 394  |#define HW_MIXMICINVR_P20DB_SETMASK 1<<HW_MIXMICINVR_P20DB_BITPOS
                             2581 ; 395  |#define HW_MIXMICINVR_MUTE_SETMASK 1<<HW_MIXMICINVR_MUTE_BITPOS
                             2582 ; 396  |
                             2583 ; 397  |#define HW_MIXMICINVR_GN_CLRMASK ~(WORD)HW_MIXMICINVR_GN_SETMASK
                             2584 ; 398  |#define HW_MIXMICINVR_P20DB_CLRMASK ~(WORD)HW_MIXMICINVR_P20DB_SETMASK
                             2585 ; 399  |#define HW_MIXMICINVR_MUTE_CLRMASK ~(WORD)HW_MIXMICINVR_MUTE_SETMASK
                             2586 ; 400  |
                             2587 ; 401  |#define HW_MIXMICINVR_GN_PLUS_12P0_SETMASK 0
                             2588 ; 402  |#define HW_MIXMICINVR_GN_PLUS_10P5_SETMASK 1
                             2589 ; 403  |#define HW_MIXMICINVR_GN_PLUS_09P0_SETMASK 2
                             2590 ; 404  |#define HW_MIXMICINVR_GN_PLUS_07P5_SETMASK 3
                             2591 ; 405  |#define HW_MIXMICINVR_GN_PLUS_06P0_SETMASK 4
                             2592 ; 406  |#define HW_MIXMICINVR_GN_PLUS_04P5_SETMASK 5
                             2593 ; 407  |#define HW_MIXMICINVR_GN_PLUS_03P0_SETMASK 6
                             2594 ; 408  |#define HW_MIXMICINVR_GN_PLUS_01P5_SETMASK 7
                             2595 ; 409  |#define HW_MIXMICINVR_GN_ZERO_SETMASK 8
                             2596 ; 410  |#define HW_MIXMICINVR_GN_MINUS_01P5_SETMASK 9
                             2597 ; 411  |#define HW_MIXMICINVR_GN_MINUS_03P0_SETMASK 10
                             2598 ; 412  |#define HW_MIXMICINVR_GN_MINUS_04P5_SETMASK 11
                             2599 ; 413  |#define HW_MIXMICINVR_GN_MINUS_06P0_SETMASK 12
                             2600 ; 414  |#define HW_MIXMICINVR_GN_MINUS_07P5_SETMASK 13
                             2601 ; 415  |#define HW_MIXMICINVR_GN_MINUS_09P0_SETMASK 14
                             2602 ; 416  |#define HW_MIXMICINVR_GN_MINUS_10P5_SETMASK 15
                             2603 ; 417  |#define HW_MIXMICINVR_GN_MINUS_12P0_SETMASK 16
                             2604 ; 418  |#define HW_MIXMICINVR_GN_MINUS_13P5_SETMASK 17
                             2605 ; 419  |#define HW_MIXMICINVR_GN_MINUS_15P0_SETMASK 18
                             2606 ; 420  |#define HW_MIXMICINVR_GN_MINUS_16P5_SETMASK 19
                             2607 ; 421  |#define HW_MIXMICINVR_GN_MINUS_18P0_SETMASK 20
                             2608 ; 422  |#define HW_MIXMICINVR_GN_MINUS_19P5_SETMASK 21
                             2609 ; 423  |#define HW_MIXMICINVR_GN_MINUS_21P0_SETMASK 22
                             2610 ; 424  |#define HW_MIXMICINVR_GN_MINUS_22P5_SETMASK 23
                             2611 ; 425  |#define HW_MIXMICINVR_GN_MINUS_24P0_SETMASK 24
                             2612 ; 426  |#define HW_MIXMICINVR_GN_MINUS_25P5_SETMASK 25
                             2613 ; 427  |#define HW_MIXMICINVR_GN_MINUS_27P0_SETMASK 26
                             2614 ; 428  |#define HW_MIXMICINVR_GN_MINUS_28P5_SETMASK 27
                             2615 ; 429  |#define HW_MIXMICINVR_GN_MINUS_30P0_SETMASK 28
                             2616 ; 430  |#define HW_MIXMICINVR_GN_MINUS_31P5_SETMASK 29
                             2617 ; 431  |#define HW_MIXMICINVR_GN_MINUS_33P0_SETMASK 30
                             2618 ; 432  |#define HW_MIXMICINVR_GN_MINUS_34P5_SETMASK 31
                             2619 ; 433  |
                             2620 ; 434  |typedef union               
                             2621 ; 435  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  44

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2622 ; 436  |    struct {
                             2623 ; 437  |        int GN          : HW_MIXMICINVR_GN_WIDTH;
                             2624 ; 438  |        int RSVD1       : HW_MIXMICINVR_RSVD1_WIDTH;
                             2625 ; 439  |        int P20DB       : HW_MIXMICINVR_P20DB_WIDTH;
                             2626 ; 440  |        int RSVD2       : HW_MIXMICINVR_RSVD2_WIDTH;
                             2627 ; 441  |        int MUTE        : HW_MIXMICINVR_MUTE_WIDTH;
                             2628 ; 442  |        int RSVD3       : HW_MIXMICINVR_RSVD3_WIDTH;
                             2629 ; 443  |    } B;
                             2630 ; 444  |    int I;
                             2631 ; 445  |    unsigned int U;
                             2632 ; 446  |} mix_micinvr_type;
                             2633 ; 447  |#define HW_MIXMICINVR (*(volatile mix_micinvr_type _X*) (HW_CODEC_BASEADDR+5))
                             2634 ; 448  |
                             2635 ; 449  |
                             2636 ; 450  |
                             2637 ; 451  |
                             2638 ; 452  |/////////////////////////////////////////////////////////////////////////////////
                             2639 ; 453  |//   Mixer Line1 In Volume Register (HW_MIXLINE1INVR) Bit Definitions
                             2640 ; 454  |#define HW_MIXLINE1INVR_GR_BITPOS 0
                             2641 ; 455  |#define HW_MIXLINE1INVR_GL_BITPOS 8
                             2642 ; 456  |#define HW_MIXLINE1INVR_MUTE_BITPOS 15
                             2643 ; 457  |
                             2644 ; 458  |#define HW_MIXLINE1INVR_GR_WIDTH 5
                             2645 ; 459  |#define HW_MIXLINE1INVR_RSVD1_WIDTH 3
                             2646 ; 460  |#define HW_MIXLINE1INVR_GL_WIDTH 5
                             2647 ; 461  |#define HW_MIXLINE1INVR_RSVD2_WIDTH 2
                             2648 ; 462  |#define HW_MIXLINE1INVR_MUTE_WIDTH 1
                             2649 ; 463  |#define HW_MIXLINE1INVR_RSVD3_WIDTH 8
                             2650 ; 464  |
                             2651 ; 465  |#define HW_MIXLINE1INVR_GR_SETMASK 0x1F<<HW_MIXLINE1INVR_GR_BITPOS
                             2652 ; 466  |#define HW_MIXLINE1INVR_GL_SETMASK 0x1F<<HW_MIXLINE1INVR_GL_BITPOS
                             2653 ; 467  |#define HW_MIXLINE1INVR_MUTE_SETMASK 1<<HW_MIXLINE1INVR_MUTE_BITPOS
                             2654 ; 468  |
                             2655 ; 469  |#define HW_MIXLINE1INVR_GR_CLRMASK ~(WORD)HW_MIXLINE1INVR_GR_SETMASK
                             2656 ; 470  |#define HW_MIXLINE1INVR_GL_CLRMASK ~(WORD)HW_MIXLINE1INVR_GL_SETMASK
                             2657 ; 471  |#define HW_MIXLINE1INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE1INVR_MUTE_SETMASK
                             2658 ; 472  |
                             2659 ; 473  |typedef union               
                             2660 ; 474  |{
                             2661 ; 475  |    struct {
                             2662 ; 476  |        int GR          : HW_MIXLINE1INVR_GR_WIDTH;
                             2663 ; 477  |        int RSVD1       : HW_MIXLINE1INVR_RSVD1_WIDTH;
                             2664 ; 478  |        int GL          : HW_MIXLINE1INVR_GL_WIDTH;
                             2665 ; 479  |        int RSVD2       : HW_MIXLINE1INVR_RSVD2_WIDTH;
                             2666 ; 480  |        int MUTE        : HW_MIXLINE1INVR_MUTE_WIDTH;
                             2667 ; 481  |        int RSVD3       : HW_MIXLINE1INVR_RSVD3_WIDTH;
                             2668 ; 482  |    } B;
                             2669 ; 483  |    int I;
                             2670 ; 484  |    unsigned int U;
                             2671 ; 485  |} mix_line1invr_type;
                             2672 ; 486  |#define HW_MIXLINE1INVR (*(volatile mix_line1invr_type _X*) (HW_CODEC_BASEADDR+6))
                             2673 ; 487  |
                             2674 ; 488  |
                             2675 ; 489  |
                             2676 ; 490  |/////////////////////////////////////////////////////////////////////////////////
                             2677 ; 491  |//   Mixer Line2 In Volume Register (HW_MIXLINE2INVR) Bit Definitions
                             2678 ; 492  |#define HW_MIXLINE2INVR_GR_BITPOS 0
                             2679 ; 493  |#define HW_MIXLINE2INVR_GL_BITPOS 8
                             2680 ; 494  |#define HW_MIXLINE2INVR_MUTE_BITPOS 15
                             2681 ; 495  |
                             2682 ; 496  |#define HW_MIXLINE2INVR_GR_WIDTH 5
                             2683 ; 497  |#define HW_MIXLINE2INVR_RSVD1_WIDTH 3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  45

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2684 ; 498  |#define HW_MIXLINE2INVR_GL_WIDTH 5
                             2685 ; 499  |#define HW_MIXLINE2INVR_RSVD2_WIDTH 2
                             2686 ; 500  |#define HW_MIXLINE2INVR_MUTE_WIDTH 1
                             2687 ; 501  |#define HW_MIXLINE2INVR_RSVD3_WIDTH 8
                             2688 ; 502  |
                             2689 ; 503  |
                             2690 ; 504  |#define HW_MIXLINE2INVR_GR_SETMASK 0x1F<<HW_MIXLINE2INVR_GR_BITPOS
                             2691 ; 505  |#define HW_MIXLINE2INVR_GL_SETMASK 0x1F<<HW_MIXLINE2INVR_GL_BITPOS
                             2692 ; 506  |#define HW_MIXLINE2INVR_MUTE_SETMASK 1<<HW_MIXLINE2INVR_MUTE_BITPOS
                             2693 ; 507  |
                             2694 ; 508  |#define HW_MIXLINE2INVR_GR_CLRMASK ~(WORD)HW_MIXLINE2INVR_GR_SETMASK
                             2695 ; 509  |#define HW_MIXLINE2INVR_GL_CLRMASK ~(WORD)HW_MIXLINE2INVR_GL_SETMASK
                             2696 ; 510  |#define HW_MIXLINE2INVR_MUTE_CLRMASK ~(WORD)HW_MIXLINE2INVR_MUTE_SETMASK
                             2697 ; 511  |
                             2698 ; 512  |typedef union               
                             2699 ; 513  |{
                             2700 ; 514  |    struct {
                             2701 ; 515  |        int GR          : HW_MIXLINE2INVR_GR_WIDTH;
                             2702 ; 516  |        int RSVD1       : HW_MIXLINE2INVR_RSVD1_WIDTH;
                             2703 ; 517  |        int GL          : HW_MIXLINE2INVR_GL_WIDTH;
                             2704 ; 518  |        int RSVD2       : HW_MIXLINE2INVR_RSVD2_WIDTH;
                             2705 ; 519  |        int MUTE        : HW_MIXLINE2INVR_MUTE_WIDTH;
                             2706 ; 520  |        int RSVD3       : HW_MIXLINE2INVR_RSVD3_WIDTH;
                             2707 ; 521  |    } B;
                             2708 ; 522  |    int I;
                             2709 ; 523  |    unsigned int U;
                             2710 ; 524  |} mix_line2invr_type;
                             2711 ; 525  |#define HW_MIXLINE2INVR (*(volatile mix_line2invr_type _X*) (HW_CODEC_BASEADDR+7))
                             2712 ; 526  |
                             2713 ; 527  |
                             2714 ; 528  |
                             2715 ; 529  |/////////////////////////////////////////////////////////////////////////////////
                             2716 ; 530  |//   Mixer DAC In Volume Register (HW_MIXDACINVR) Bit Definitions
                             2717 ; 531  |#define HW_MIXDACINVR_MR_BITPOS 0
                             2718 ; 532  |#define HW_MIXDACINVR_ML_BITPOS 8
                             2719 ; 533  |#define HW_MIXDACINVR_MUTE_BITPOS 15
                             2720 ; 534  |
                             2721 ; 535  |#define HW_MIXDACINVR_MR_WIDTH (5)
                             2722 ; 536  |#define HW_MIXDACINVR_ML_WIDTH (5)
                             2723 ; 537  |#define HW_MIXDACINVR_MUTE_WIDTH (1)
                             2724 ; 538  |
                             2725 ; 539  |#define HW_MIXDACINVR_MR_SETMASK 0x1F<<HW_MIXDACINVR_MR_BITPOS
                             2726 ; 540  |#define HW_MIXDACINVR_ML_SETMASK 0x1F<<HW_MIXDACINVR_ML_BITPOS
                             2727 ; 541  |#define HW_MIXDACINVR_MUTE_SETMASK 1<<HW_MIXDACINVR_MUTE_BITPOS
                             2728 ; 542  |
                             2729 ; 543  |#define HW_MIXDACINVR_MR_CLRMASK ~(WORD)HW_MIXDACINVR_MR_SETMASK
                             2730 ; 544  |#define HW_MIXDACINVR_ML_CLRMASK ~(WORD)HW_MIXDACINVR_ML_SETMASK
                             2731 ; 545  |#define HW_MIXDACINVR_MUTE_CLRMASK ~(WORD)HW_MIXDACINVR_MUTE_SETMASK
                             2732 ; 546  |
                             2733 ; 547  |typedef union               
                             2734 ; 548  |{
                             2735 ; 549  |    struct {
                             2736 ; 550  |        int MR   : HW_MIXDACINVR_MR_WIDTH;
                             2737 ; 551  |        int ML   : HW_MIXDACINVR_ML_WIDTH;
                             2738 ; 552  |        int MUTE : HW_MIXDACINVR_MUTE_WIDTH;
                             2739 ; 553  |    } B;
                             2740 ; 554  |    int I;
                             2741 ; 555  |    unsigned int U;
                             2742 ; 556  |} mix_dacinvr_type;
                             2743 ; 557  |#define HW_MIXDACINVR (*(volatile mix_dacinvr_type _X*) (HW_CODEC_BASEADDR+8))
                             2744 ; 558  |
                             2745 ; 559  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  46

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2746 ; 560  |/////////////////////////////////////////////////////////////////////////////////
                             2747 ; 561  |//   Mixer Record Select Register (HW_MIXRECSELR) Bit Definitions
                             2748 ; 562  |#define HW_MIXRECSELR_SR_BITPOS 0
                             2749 ; 563  |#define HW_MIXRECSELR_SL_BITPOS 8
                             2750 ; 564  |#define HW_MIXRECSELR_X_BITPOS 11
                             2751 ; 565  |
                             2752 ; 566  |#define HW_MIXRECSELR_SR_WIDTH 3
                             2753 ; 567  |#define HW_MIXRECSELR_RSVD1_WIDTH 5
                             2754 ; 568  |#define HW_MIXRECSELR_SL_WIDTH 3
                             2755 ; 569  |#define HW_MIXRECSELR_X_WIDTH 1
                             2756 ; 570  |#define HW_MIXRECSELR_RSVD2_WIDTH 12
                             2757 ; 571  |
                             2758 ; 572  |#define HW_MIXRECSELR_SR_SETMASK 7<<HW_MIXRECSELR_SR_BITPOS
                             2759 ; 573  |#define HW_MIXRECSELR_SL_SETMASK 7<<HW_MIXRECSELR_SL_BITPOS
                             2760 ; 574  |#define HW_MIXRECSELR_X_SETMASK 1<<HW_MIXRECSELR_X_BITPOS
                             2761 ; 575  |
                             2762 ; 576  |#define HW_MIXRECSELR_SR_MIC_SETMASK 0<<HW_MIXRECSELR_SR_BITPOS
                             2763 ; 577  |#define HW_MIXRECSELR_SR_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SR_BITPOS
                             2764 ; 578  |#define HW_MIXRECSELR_SR_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SR_BITPOS
                             2765 ; 579  |#define HW_MIXRECSELR_SR_MIX_SETMASK 5<<HW_MIXRECSELR_SR_BITPOS
                             2766 ; 580  |
                             2767 ; 581  |#define HW_MIXRECSELR_SL_MIC_SETMASK 0<<HW_MIXRECSELR_SL_BITPOS
                             2768 ; 582  |#define HW_MIXRECSELR_SL_LINEIN2_SETMASK 3<<HW_MIXRECSELR_SL_BITPOS
                             2769 ; 583  |#define HW_MIXRECSELR_SL_LINEIN1_SETMASK 4<<HW_MIXRECSELR_SL_BITPOS
                             2770 ; 584  |#define HW_MIXRECSELR_SL_MIX_SETMASK 5<<HW_MIXRECSELR_SL_BITPOS
                             2771 ; 585  |
                             2772 ; 586  |#define HW_MIXRECSELR_SR_CLRMASK ~(WORD)HW_MIXRECSELR_SR_SETMASK
                             2773 ; 587  |#define HW_MIXRECSELR_SL_CLRMASK ~(WORD)HW_MIXRECSELR_SL_SETMASK
                             2774 ; 588  |#define HW_MIXRECSELR_SR_SL_CLRMASK ~(WORD)(HW_MIXRECSELR_SR_SETMASK|HW_MIXRECSELR_SL_SETM
                                  ASK)
                             2775 ; 589  |#define HW_MIXRECSELR_X_CLRMASK ~(WORD)HW_MIXRECSELR_X_SETMASK
                             2776 ; 590  |
                             2777 ; 591  |typedef union               
                             2778 ; 592  |{
                             2779 ; 593  |    struct {
                             2780 ; 594  |        int SR          : HW_MIXRECSELR_SR_WIDTH;
                             2781 ; 595  |        int RSVD1       : HW_MIXRECSELR_RSVD1_WIDTH;
                             2782 ; 596  |        int SL          : HW_MIXRECSELR_SL_WIDTH;
                             2783 ; 597  |        int X           : HW_MIXRECSELR_X_WIDTH;
                             2784 ; 598  |        int RSVD2       : HW_MIXRECSELR_RSVD2_WIDTH;
                             2785 ; 599  |    } B;
                             2786 ; 600  |    int I;
                             2787 ; 601  |    unsigned int U;
                             2788 ; 602  |} mix_recselr_type;
                             2789 ; 603  |#define HW_MIXRECSELR (*(volatile mix_recselr_type _X*) (HW_CODEC_BASEADDR+9))
                             2790 ; 604  |
                             2791 ; 605  |
                             2792 ; 606  |
                             2793 ; 607  |/////////////////////////////////////////////////////////////////////////////////
                             2794 ; 608  |//   Mixer ADC In Gain Register (HW_MIXADCGAINR) Bit Definitions
                             2795 ; 609  |#define HW_MIXADCGAINR_GR_BITPOS 0
                             2796 ; 610  |#define HW_MIXADCGAINR_GL_BITPOS 8
                             2797 ; 611  |#define HW_MIXADCGAINR_MUTE_BITPOS 15
                             2798 ; 612  |
                             2799 ; 613  |#define HW_MIXADCGAINR_GR_WIDTH 4
                             2800 ; 614  |#define HW_MIXADCGAINR_RSVD1_WIDTH 4
                             2801 ; 615  |#define HW_MIXADCGAINR_GL_WIDTH 4
                             2802 ; 616  |#define HW_MIXADCGAINR_RSVD2_WIDTH 3
                             2803 ; 617  |#define HW_MIXADCGAINR_MUTE_WIDTH 1
                             2804 ; 618  |#define HW_MIXADCGAINR_RSVD3_WIDTH 8
                             2805 ; 619  |
                             2806 ; 620  |#define HW_MIXADCGAINR_GR_SETMASK 0x1F<<HW_MIXADCGAINR_GR_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  47

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2807 ; 621  |#define HW_MIXADCGAINR_GL_SETMASK 0x1F<<HW_MIXADCGAINR_GL_BITPOS
                             2808 ; 622  |#define HW_MIXADCGAINR_MUTE_SETMASK 1<<HW_MIXADCGAINR_MUTE_BITPOS
                             2809 ; 623  |
                             2810 ; 624  |#define HW_MIXADCGAINR_GR_CLRMASK ~(WORD)HW_MIXADCGAINR_GR_SETMASK
                             2811 ; 625  |#define HW_MIXADCGAINR_GL_CLRMASK ~(WORD)HW_MIXADCGAINR_GL_SETMASK
                             2812 ; 626  |#define HW_MIXADCGAINR_MUTE_CLRMASK ~(WORD)HW_MIXADCGAINR_MUTE_SETMASK
                             2813 ; 627  |
                             2814 ; 628  |#define HW_MIXADCGAINR_GL_00P0_SETMASK 0<<HW_MIXADCGAINR_GL_BITPOS
                             2815 ; 629  |#define HW_MIXADCGAINR_GL_01P5_SETMASK 1<<HW_MIXADCGAINR_GL_BITPOS
                             2816 ; 630  |#define HW_MIXADCGAINR_GL_03P0_SETMASK 2<<HW_MIXADCGAINR_GL_BITPOS
                             2817 ; 631  |#define HW_MIXADCGAINR_GL_04P5_SETMASK 3<<HW_MIXADCGAINR_GL_BITPOS
                             2818 ; 632  |#define HW_MIXADCGAINR_GL_06P0_SETMASK 4<<HW_MIXADCGAINR_GL_BITPOS
                             2819 ; 633  |#define HW_MIXADCGAINR_GL_07P5_SETMASK 5<<HW_MIXADCGAINR_GL_BITPOS
                             2820 ; 634  |#define HW_MIXADCGAINR_GL_09P0_SETMASK 6<<HW_MIXADCGAINR_GL_BITPOS
                             2821 ; 635  |#define HW_MIXADCGAINR_GL_10P5_SETMASK 7<<HW_MIXADCGAINR_GL_BITPOS
                             2822 ; 636  |#define HW_MIXADCGAINR_GL_12P0_SETMASK 8<<HW_MIXADCGAINR_GL_BITPOS
                             2823 ; 637  |#define HW_MIXADCGAINR_GL_13P5_SETMASK 9<<HW_MIXADCGAINR_GL_BITPOS
                             2824 ; 638  |#define HW_MIXADCGAINR_GL_15P0_SETMASK 10<<HW_MIXADCGAINR_GL_BITPOS
                             2825 ; 639  |#define HW_MIXADCGAINR_GL_16P5_SETMASK 11<<HW_MIXADCGAINR_GL_BITPOS
                             2826 ; 640  |#define HW_MIXADCGAINR_GL_18P0_SETMASK 12<<HW_MIXADCGAINR_GL_BITPOS
                             2827 ; 641  |#define HW_MIXADCGAINR_GL_19P5_SETMASK 13<<HW_MIXADCGAINR_GL_BITPOS
                             2828 ; 642  |#define HW_MIXADCGAINR_GL_21P0_SETMASK 14<<HW_MIXADCGAINR_GL_BITPOS
                             2829 ; 643  |#define HW_MIXADCGAINR_GL_22P5_SETMASK 15<<HW_MIXADCGAINR_GL_BITPOS
                             2830 ; 644  |
                             2831 ; 645  |#define HW_MIXADCGAINR_GR_00P0_SETMASK 0
                             2832 ; 646  |#define HW_MIXADCGAINR_GR_01P5_SETMASK 1
                             2833 ; 647  |#define HW_MIXADCGAINR_GR_03P0_SETMASK 2
                             2834 ; 648  |#define HW_MIXADCGAINR_GR_04P5_SETMASK 3
                             2835 ; 649  |#define HW_MIXADCGAINR_GR_06P0_SETMASK 4
                             2836 ; 650  |#define HW_MIXADCGAINR_GR_07P5_SETMASK 5
                             2837 ; 651  |#define HW_MIXADCGAINR_GR_09P0_SETMASK 6
                             2838 ; 652  |#define HW_MIXADCGAINR_GR_10P5_SETMASK 7
                             2839 ; 653  |#define HW_MIXADCGAINR_GR_12P0_SETMASK 8
                             2840 ; 654  |#define HW_MIXADCGAINR_GR_13P5_SETMASK 9
                             2841 ; 655  |#define HW_MIXADCGAINR_GR_15P0_SETMASK 10
                             2842 ; 656  |#define HW_MIXADCGAINR_GR_16P5_SETMASK 11
                             2843 ; 657  |#define HW_MIXADCGAINR_GR_18P0_SETMASK 12
                             2844 ; 658  |#define HW_MIXADCGAINR_GR_19P5_SETMASK 13
                             2845 ; 659  |#define HW_MIXADCGAINR_GR_21P0_SETMASK 14
                             2846 ; 660  |#define HW_MIXADCGAINR_GR_22P5_SETMASK 15
                             2847 ; 661  |
                             2848 ; 662  |typedef union               
                             2849 ; 663  |{
                             2850 ; 664  |    struct {
                             2851 ; 665  |        int GR          : HW_MIXADCGAINR_GR_WIDTH;
                             2852 ; 666  |        int RSVD1       : HW_MIXADCGAINR_RSVD1_WIDTH;
                             2853 ; 667  |        int GL          : HW_MIXADCGAINR_GL_WIDTH;
                             2854 ; 668  |        int RSVD2       : HW_MIXADCGAINR_RSVD2_WIDTH;
                             2855 ; 669  |        int MUTE        : HW_MIXADCGAINR_MUTE_WIDTH;
                             2856 ; 670  |        int RSVD3       : HW_MIXADCGAINR_RSVD3_WIDTH;
                             2857 ; 671  |    } B;
                             2858 ; 672  |    int I;
                             2859 ; 673  |    unsigned int U;
                             2860 ; 674  |} mix_adcgainr_type;
                             2861 ; 675  |#define HW_MIXADCGAINR (*(volatile mix_adcgainr_type _X*) (HW_CODEC_BASEADDR+10))
                             2862 ; 676  |
                             2863 ; 677  |
                             2864 ; 678  |
                             2865 ; 679  |/////////////////////////////////////////////////////////////////////////////////
                             2866 ; 680  |//   Mixer Power Down Register (HW_MIXPWRDNR) Bit Definitions
                             2867 ; 681  |#define HW_MIXPWRDNR_PR0_BITPOS 9
                             2868 ; 682  |#define HW_MIXPWRDNR_PR1_BITPOS 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  48

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2869 ; 683  |#define HW_MIXPWRDNR_PR2_BITPOS 11
                             2870 ; 684  |
                             2871 ; 685  |#define HW_MIXPWRDNR_PR0_WIDTH (1)
                             2872 ; 686  |#define HW_MIXPWRDNR_PR1_WIDTH (1)
                             2873 ; 687  |#define HW_MIXPWRDNR_PR2_WIDTH (1)
                             2874 ; 688  |#define HW_MIXPWRDNR_RSVD_WIDTH (12)
                             2875 ; 689  |
                             2876 ; 690  |#define HW_MIXPWRDNR_PR_SETMASK 7<<HW_MIXPWRDNR_PR0_BITPOS
                             2877 ; 691  |
                             2878 ; 692  |#define HW_MIXPWRDNR_PR_CLRMASK ~(WORD)HW_MIXPWRDNR_PR_SETMASK
                             2879 ; 693  |
                             2880 ; 694  |typedef union               
                             2881 ; 695  |{
                             2882 ; 696  |    struct {
                             2883 ; 697  |                int                     : 9;
                             2884 ; 698  |       int PR0          : HW_MIXPWRDNR_PR0_WIDTH;
                             2885 ; 699  |       int PR1          : HW_MIXPWRDNR_PR1_WIDTH;
                             2886 ; 700  |       int PR2          : HW_MIXPWRDNR_PR2_WIDTH;
                             2887 ; 701  |       int RSVD         : HW_MIXPWRDNR_RSVD_WIDTH;
                             2888 ; 702  |    } B;
                             2889 ; 703  |    int I;
                             2890 ; 704  |    unsigned int U;
                             2891 ; 705  |} mix_pwrdnr_type;
                             2892 ; 706  |#define HW_MIXPWRDNR (*(volatile mix_pwrdnr_type _X*) (HW_CODEC_BASEADDR+11))
                             2893 ; 707  |
                             2894 ; 708  |
                             2895 ; 709  |/////////////////////////////////////////////////////////////////////////////////
                             2896 ; 710  |
                             2897 ; 711  |//  Mixer Test Register (HW_MIX_TEST) Bit Definitions
                             2898 ; 712  |
                             2899 ; 713  |#define HW_MIX_TEST_DAC_CHOP_CLK_WIDTH (2)
                             2900 ; 714  |
                             2901 ; 715  |#define HW_MIX_TEST_RSVD0_WIDTH (2)
                             2902 ; 716  |
                             2903 ; 717  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH (1)
                             2904 ; 718  |
                             2905 ; 719  |#define HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH (1)
                             2906 ; 720  |
                             2907 ; 721  |#define HW_MIX_TEST_RSVD1_WIDTH (2)
                             2908 ; 722  |
                             2909 ; 723  |#define HW_MIX_TEST_TMP_CFG_WIDTH (4)
                             2910 ; 724  |
                             2911 ; 725  |#define HW_MIX_TEST_TMPPWD_WIDTH (1)
                             2912 ; 726  |
                             2913 ; 727  |#define HW_MIX_TEST_RSVD2_WIDTH (11)
                             2914 ; 728  |
                             2915 ; 729  |
                             2916 ; 730  |
                             2917 ; 731  |#define HW_MIX_TEST_DAC_CHOP_CLK_BITPOS (0)
                             2918 ; 732  |
                             2919 ; 733  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_BITPOS (4)
                             2920 ; 734  |
                             2921 ; 735  |#define HW_MIX_TEST_DAC_MORE_AMP_I_BITPOS (5)
                             2922 ; 736  |
                             2923 ; 737  |#define HW_MIX_TEST_TMP_CFG_BITPOS (8)
                             2924 ; 738  |
                             2925 ; 739  |#define HW_MIX_TEST_TMPPWD_BITPOS (12)
                             2926 ; 740  |
                             2927 ; 741  |
                             2928 ; 742  |
                             2929 ; 743  |#define HW_MIX_TEST_DAC_CHOP_CLK_SETMASK (((1<<HW_MIX_TEST_DAC_CHOP_CLK_WIDTH)-1)<<HW_MIX_
                                  TEST_DAC_CHOP_CLK_BITPOS)        
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  49

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2930 ; 744  |
                             2931 ; 745  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK (((1<<HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH)-1)<<H
                                  W_MIX_TEST_DAC_DISABLE_RTZ_BITPOS)        
                             2932 ; 746  |
                             2933 ; 747  |#define HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK (((1<<HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH)-1)<<HW_
                                  MIX_TEST_DAC_MORE_AMP_I_BITPOS) 
                             2934 ; 748  |
                             2935 ; 749  |#define HW_MIX_TEST_TMP_CFG_SETMASK (((1<<HW_MIX_TEST_TMP_CFG_WIDTH)-1)<<HW_MIX_TEST_TMP_C
                                  FG_BITPOS) 
                             2936 ; 750  |
                             2937 ; 751  |#define HW_MIX_TEST_TMPPWD_SETMASK (((1<<HW_MIX_TEST_TMPPWD_WIDTH)-1)<<HW_MIX_TEST_TMPPWD_
                                  BITPOS) 
                             2938 ; 752  |
                             2939 ; 753  |
                             2940 ; 754  |#define HW_MIX_TEST_DAC_CHOP_CLK_CLRMASK (~(WORD)HW_MIX_TEST_DAC_CHOP_CLK_SETMASK)     
                             2941 ; 755  |
                             2942 ; 756  |#define HW_MIX_TEST_DAC_DISABLE_RTZ_CLRMASK (~(WORD)HW_MIX_TEST_DAC_DISABLE_RTZ_SETMASK)  
                                     
                             2943 ; 757  |
                             2944 ; 758  |#define HW_MIX_TEST_DAC_MORE_AMP_I_CLRMASK (~(WORD)HW_MIX_TEST_DAC_MORE_AMP_I_SETMASK) 
                             2945 ; 759  |
                             2946 ; 760  |#define HW_MIX_TEST_TMP_CFG_CLRMASK (~(WORD)HW_MIX_TEST_TMP_CFG_SETMASK) 
                             2947 ; 761  |
                             2948 ; 762  |#define HW_MIX_TEST_TMPPWD_CLRMASK (~(WORD)HW_MIX_TEST_TMPPWD_SETMASK) 
                             2949 ; 763  |
                             2950 ; 764  |
                             2951 ; 765  |typedef union               
                             2952 ; 766  |{
                             2953 ; 767  |    struct {
                             2954 ; 768  |        int DAC_CHOP_CLK                   : HW_MIX_TEST_DAC_CHOP_CLK_WIDTH;
                             2955 ; 769  |        int RSVD0                          : HW_MIX_TEST_RSVD0_WIDTH;
                             2956 ; 770  |        int DAC_DISABLE_RTZ                : HW_MIX_TEST_DAC_DISABLE_RTZ_WIDTH;
                             2957 ; 771  |        int DAC_MORE_AMP_I                 : HW_MIX_TEST_DAC_MORE_AMP_I_WIDTH;
                             2958 ; 772  |        int RSVD1                          : HW_MIX_TEST_RSVD1_WIDTH;
                             2959 ; 773  |        int TMP_CFG                        : HW_MIX_TEST_TMP_CFG_WIDTH;
                             2960 ; 774  |        int TMPPWD                         : HW_MIX_TEST_TMPPWD_WIDTH;
                             2961 ; 775  |        int RSVD2                          : HW_MIX_TEST_RSVD2_WIDTH;
                             2962 ; 776  |    } B;
                             2963 ; 777  |    int I;
                             2964 ; 778  |    unsigned int U;
                             2965 ; 779  |} mix_test_type;
                             2966 ; 780  |#define HW_MIX_TEST      (*(volatile mix_test_type _X*) (HW_CODEC_BASEADDR+28))    /* Anal
                                  og Persistent Config Register */
                             2967 ; 781  |
                             2968 ; 782  |
                             2969 ; 783  |/////////////////////////////////////////////////////////////////////////////////
                             2970 ; 784  |//   Reference Control Register (HW_REF_CTRL) Bit Definitions
                             2971 ; 785  |#define HW_REF_CTRL_DACVBGVAL_BITPOS 0
                             2972 ; 786  |#define HW_REF_CTRL_ADJDAC_BITPOS 4
                             2973 ; 787  |#define HW_REF_CTRL_VAGVAL_BITPOS 5
                             2974 ; 788  |#define HW_REF_CTRL_ADJV_BITPOS 9
                             2975 ; 789  |#define HW_REF_CTRL_ADCREFV_BITPOS 10
                             2976 ; 790  |#define HW_REF_CTRL_ADJADC_BITPOS 14
                             2977 ; 791  |#define HW_REF_CTRL_PWRDWNS_BITPOS 15
                             2978 ; 792  |#define HW_REF_CTRL_BIASC_BITPOS 16
                             2979 ; 793  |#define HW_REF_CTRL_LWREF_BITPOS 18
                             2980 ; 794  |#define HW_REF_CTRL_LOW_PWR_BITPOS 19 
                             2981 ; 795  |
                             2982 ; 796  |#define HW_REF_CTRL_DACVBGVAL_WIDTH (4)
                             2983 ; 797  |#define HW_REF_CTRL_ADJDAC_WIDTH (1)
                             2984 ; 798  |#define HW_REF_CTRL_VAGVAL_WIDTH (4)
                             2985 ; 799  |#define HW_REF_CTRL_ADJV_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  50

M:ADDR CODE           CYCLES LINE SOURCELINE
                             2986 ; 800  |#define HW_REF_CTRL_ADCREFV_WIDTH (4)
                             2987 ; 801  |#define HW_REF_CTRL_ADJADC_WIDTH (1)
                             2988 ; 802  |#define HW_REF_CTRL_PWRDWNS_WIDTH (1)
                             2989 ; 803  |#define HW_REF_CTRL_BIASC_WIDTH (2)
                             2990 ; 804  |#define HW_REF_CTRL_LWREF_WIDTH (1)
                             2991 ; 805  |#define HW_REF_CTRL_LOW_PWR_WIDTH (1) 
                             2992 ; 806  |#define HW_REF_CTRL_RSVD_WIDTH (4)
                             2993 ; 807  |
                             2994 ; 808  |#define HW_REF_CTRL_DACVBGVAL_SETMASK (((1<<HW_REF_CTRL_DACVBGVAL_WIDTH)-1)<<HW_REF_CTRL_D
                                  ACVBGVAL_BITPOS)
                             2995 ; 809  |#define HW_REF_CTRL_ADJDAC_SETMASK (((1<<HW_REF_CTRL_ADJDAC_WIDTH)-1)<<HW_REF_CTRL_ADJDAC_
                                  BITPOS)
                             2996 ; 810  |#define HW_REF_CTRL_VAGVAL_SETMASK (((1<<HW_REF_CTRL_VAGVAL_WIDTH)-1)<<HW_REF_CTRL_VAGVAL_
                                  BITPOS)
                             2997 ; 811  |#define HW_REF_CTRL_ADJV_SETMASK (((1<<HW_REF_CTRL_ADJV_WIDTH)-1)<<HW_REF_CTRL_ADJV_BITPOS
                                  )
                             2998 ; 812  |#define HW_REF_CTRL_ADCREFV_SETMASK (((1<<HW_REF_CTRL_ADCREFV_WIDTH)-1)<<HW_REF_CTRL_ADCRE
                                  FV_BITPOS)
                             2999 ; 813  |#define HW_REF_CTRL_ADJADC_SETMASK (((1<<HW_REF_CTRL_ADJADC_WIDTH)-1)<<HW_REF_CTRL_ADJADC_
                                  BITPOS)
                             3000 ; 814  |#define HW_REF_CTRL_PWRDWNS_SETMASK (((1<<HW_REF_CTRL_PWRDWNS_WIDTH)-1)<<HW_REF_CTRL_PWRDW
                                  NS_BITPOS)
                             3001 ; 815  |#define HW_REF_CTRL_BIASC_SETMASK (((1<<HW_REF_CTRL_BIASC_WIDTH)-1)<<HW_REF_CTRL_BIASC_BIT
                                  POS)
                             3002 ; 816  |#define HW_REF_CTRL_LWREF_SETMASK (((1<<HW_REF_CTRL_LWREF_WIDTH)-1)<<HW_REF_CTRL_LWREF_BIT
                                  POS)
                             3003 ; 817  |#define HW_REF_CTRL_LOW_PWR_SETMASK (((1<<HW_REF_CTRL_LOW_PWR_WIDTH)-1)<<HW_REF_CTRL_LOW_P
                                  WR_BITPOS)
                             3004 ; 818  |
                             3005 ; 819  |#define HW_REF_CTRL_DACVBGVAL_CLRMASK ~(WORD)HW_REF_CTRL_DACVBGVAL_SETMASK
                             3006 ; 820  |#define HW_REF_CTRL_ADJDAC_CLRMASK ~(WORD)HW_REF_CTRL_ADJDAC_SETMASK
                             3007 ; 821  |#define HW_REF_CTRL_VAGVAL_CLRMASK ~(WORD)HW_REF_CTRL_VAGVAL_SETMASK
                             3008 ; 822  |#define HW_REF_CTRL_ADJV_CLRMASK ~(WORD)HW_REF_CTRL_ADJV_SETMASK
                             3009 ; 823  |#define HW_REF_CTRL_ADCREFV_CLRMASK ~(WORD)HW_REF_CTRL_ADCREFV_SETMASK
                             3010 ; 824  |#define HW_REF_CTRL_ADJADC_CLRMASK ~(WORD)HW_REF_CTRL_ADJADC_SETMASK
                             3011 ; 825  |#define HW_REF_CTRL_PWRDWNS_CLRMASK ~(WORD)HW_REF_CTRL_PWRDWNS_SETMASK
                             3012 ; 826  |#define HW_REF_CTRL_BIASC_CLRMASK ~(WORD)HW_REF_CTRL_BIASC_SETMASK
                             3013 ; 827  |#define HW_REF_CTRL_LWREF_CLRMASK ~(WORD)HW_REF_CTRL_LWREF_SETMASK
                             3014 ; 828  |#define HW_REF_CTRL_LOW_PWR_CLRMASK ~(WORD)HW_REF_CTRL_LOW_PWR_SETMASK
                             3015 ; 829  |
                             3016 ; 830  |typedef union               
                             3017 ; 831  |{
                             3018 ; 832  |    struct {
                             3019 ; 833  |        int DACVBGVAL      : HW_REF_CTRL_DACVBGVAL_WIDTH;
                             3020 ; 834  |        int ADJDAC                 : HW_REF_CTRL_ADJDAC_WIDTH;
                             3021 ; 835  |        int VAGVAL                 : HW_REF_CTRL_VAGVAL_WIDTH;
                             3022 ; 836  |        int ADJV                   : HW_REF_CTRL_ADJV_WIDTH;
                             3023 ; 837  |        int ADCREFV       : HW_REF_CTRL_ADCREFV_WIDTH;
                             3024 ; 838  |        int ADJADC                 : HW_REF_CTRL_ADJADC_WIDTH;
                             3025 ; 839  |        int PWRDWNS       : HW_REF_CTRL_PWRDWNS_WIDTH;
                             3026 ; 840  |        int BIASC         : HW_REF_CTRL_BIASC_WIDTH;
                             3027 ; 841  |        int LWREF         : HW_REF_CTRL_LWREF_WIDTH;
                             3028 ; 842  |        int LOW_PWR       : HW_REF_CTRL_LOW_PWR_WIDTH;
                             3029 ; 843  |        int RSVD               : HW_REF_CTRL_RSVD_WIDTH;
                             3030 ; 844  |    } B;
                             3031 ; 845  |    int I;
                             3032 ; 846  |    unsigned int U;
                             3033 ; 847  |} ref_ctrl_type;
                             3034 ; 848  |#define HW_REF_CTRL (*(volatile ref_ctrl_type _X*) (HW_CODEC_BASEADDR+25))
                             3035 ; 849  |
                             3036 ; 850  |
                             3037 ; 851  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  51

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3038 ; 852  |/////////////////////////////////////////////////////////////////////////////////
                             3039 ; 853  |/////////////////////////////////////////////////////////////////////////////////
                             3040 ; 854  |/////////////////////////////////////////////////////////////////////////////////
                             3041 ; 855  |//////  DAC Registers
                             3042 ; 856  |/////////////////////////////////////////////////////////////////////////////////
                             3043 ; 857  |/////////////////////////////////////////////////////////////////////////////////
                             3044 ; 858  |/////////////////////////////////////////////////////////////////////////////////
                             3045 ; 859  |#define HW_DAC_BASEADDR 0xF800
                             3046 ; 860  |
                             3047 ; 861  |
                             3048 ; 862  |
                             3049 ; 863  |/////////////////////////////////////////////////////////////////////////////////
                             3050 ; 864  |//  DAC Control Status Register (HW_DACCSR) Bit Definitions
                             3051 ; 865  |#define HW_DACCSR_TXEN_BITPOS 0
                             3052 ; 866  |#define HW_DACCSR_TXIEN_BITPOS 1
                             3053 ; 867  |#define HW_DACCSR_TXI_BITPOS 2
                             3054 ; 868  |#define HW_DACCSR_TXEXC_BITPOS 3
                             3055 ; 869  |#define HW_DACCSR_LPBK_BITPOS 4
                             3056 ; 870  |#define HW_DACCSR_DMASEL_BITPOS 5
                             3057 ; 871  |#define HW_DACCSR_DAC_HIPPOP_EN_BITPOS 7
                             3058 ; 872  |#define HW_DACCSR_LVUP_BITPOS 8
                             3059 ; 873  |#define HW_DACCSR_RVUP_BITPOS 9
                             3060 ; 874  |#define HW_DACCSR_VUP_BITPOS 10
                             3061 ; 875  |#define HW_DACCSR_RSRVD_BITPOS 11
                             3062 ; 876  |#define HW_DACCSR_CLKGT_BITPOS 23
                             3063 ; 877  |
                             3064 ; 878  |#define HW_DACCSR_TXEN_WIDTH (1)
                             3065 ; 879  |#define HW_DACCSR_TXIEN_WIDTH (1)
                             3066 ; 880  |#define HW_DACCSR_TXI_WIDTH (1)
                             3067 ; 881  |#define HW_DACCSR_TXEXC_WIDTH (1)
                             3068 ; 882  |#define HW_DACCSR_LPBK_WIDTH (1)
                             3069 ; 883  |#define HW_DACCSR_DMASEL_WIDTH (2)
                             3070 ; 884  |#define HW_DACCSR_DAC_HIPPOP_EN_WIDTH (1)
                             3071 ; 885  |#define HW_DACCSR_LVUP_WIDTH (1)
                             3072 ; 886  |#define HW_DACCSR_RVUP_WIDTH (1)
                             3073 ; 887  |#define HW_DACCSR_VUP_WIDTH (1)
                             3074 ; 888  |#define HW_DACCSR_RSRVD_WIDTH (12)
                             3075 ; 889  |#define HW_DACCSR_CLKGT_WIDTH (1)
                             3076 ; 890  |
                             3077 ; 891  |#define HW_DACCSR_TXEN_SETMASK 1<<HW_DACCSR_TXEN_BITPOS
                             3078 ; 892  |#define HW_DACCSR_TXIEN_SETMASK 1<<HW_DACCSR_TXIEN_BITPOS
                             3079 ; 893  |#define HW_DACCSR_TXI_SETMASK 1<<HW_DACCSR_TXI_BITPOS
                             3080 ; 894  |#define HW_DACCSR_TXEXC_SETMASK 1<<HW_DACCSR_TXEXC_BITPOS
                             3081 ; 895  |#define HW_DACCSR_LPBK_SETMASK 1<<HW_DACCSR_LPBK_BITPOS
                             3082 ; 896  |#define HW_DACCSR_DMASEL_P_SETMASK ((2)<<(HW_DACCSR_DMASEL_BITPOS))
                             3083 ; 897  |#define HW_DACCSR_DMASEL_Y_SETMASK (1<<(HW_DACCSR_DMASEL_BITPOS))
                             3084 ; 898  |//         DMASEL_X has no asm setmask since X config value is 00 binary.
                             3085 ; 899  |#define HW_DACCSR_DAC_HIPPOP_EN_SETMASK (1<<HW_DACCSR_DAC_HIPPOP_EN_BITPOS)
                             3086 ; 900  |#define HW_DACCSR_LVUP_SETMASK (1<<HW_DACCSR_LVUP_BITPOS)
                             3087 ; 901  |#define HW_DACCSR_RVUP_SETMASK (1<<HW_DACCSR_RVUP_BITPOS)
                             3088 ; 902  |#define HW_DACCSR_VUP_SETMASK (1<<HW_DACCSR_VUP_BITPOS)
                             3089 ; 903  |#define HW_DACCSR_CLKGT_SETMASK (1<<HW_DACCSR_CLKGT_BITPOS)
                             3090 ; 904  |
                             3091 ; 905  |#define HW_DACCSR_TXEN_CLRMASK ~(WORD)HW_DACCSR_TXEN_SETMASK
                             3092 ; 906  |#define HW_DACCSR_TXIEN_CLRMASK ~(WORD)HW_DACCSR_TXIEN_SETMASK
                             3093 ; 907  |#define HW_DACCSR_TXI_CLRMASK ~(WORD)HW_DACCSR_TXI_SETMASK
                             3094 ; 908  |#define HW_DACCSR_TXEXC_CLRMASK ~(WORD)HW_DACCSR_TXEXC_SETMASK
                             3095 ; 909  |#define HW_DACCSR_LPBK_CLRMASK ~(WORD)HW_DACCSR_LPBK_SETMASK
                             3096 ; 910  |// No asm clrmask for 2 bit bitfield DMASEL
                             3097 ; 911  |#define HW_DACCSR_DAC_HIPPOP_EN_CLRMASK ~(WORD)HW_DACCSR_DAC_HIPPOP_EN_SETMASK
                             3098 ; 912  |#define HW_DACCSR_LVUP_CLRMASK ~(WORD)HW_DACCSR_LVUP_SETMASK
                             3099 ; 913  |#define HW_DACCSR_RVUP_CLRMASK ~(WORD)HW_DACCSR_RVUP_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  52

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3100 ; 914  |#define HW_DACCSR_VUP_CLRMASK ~(WORD)HW_DACCSR_VUP_SETMASK
                             3101 ; 915  |#define HW_DACCSR_CLKGT_CLRMASK ~(WORD)HW_DACCSR_CLKGT_SETMASK 
                             3102 ; 916  |
                             3103 ; 917  |
                             3104 ; 918  |typedef union               
                             3105 ; 919  |{
                             3106 ; 920  |    struct {
                             3107 ; 921  |        int TXEN                        : HW_DACCSR_TXEN_WIDTH;
                             3108 ; 922  |        int TXIEN                       : HW_DACCSR_TXIEN_WIDTH;
                             3109 ; 923  |        int TXI                         : HW_DACCSR_TXI_WIDTH;
                             3110 ; 924  |        int TXEXC                       : HW_DACCSR_TXEXC_WIDTH;
                             3111 ; 925  |        int LPBK                        : HW_DACCSR_LPBK_WIDTH;
                             3112 ; 926  |        int DMASEL                      : HW_DACCSR_DMASEL_WIDTH;
                             3113 ; 927  |             #define HW_DACCSR_DMASEL_X_BITFIELD_VAL    0
                             3114 ; 928  |             #define HW_DACCSR_DMASEL_Y_BITFIELD_VAL    1
                             3115 ; 929  |             #define HW_DACCSR_DMASEL_P_BITFIELD_VAL    2       
                             3116 ; 930  |        int DAC_HIPPOP_EN               : HW_DACCSR_DAC_HIPPOP_EN_WIDTH;
                             3117 ; 931  |        int LVUP                        : HW_DACCSR_LVUP_WIDTH;
                             3118 ; 932  |        int RVUP                        : HW_DACCSR_RVUP_WIDTH;
                             3119 ; 933  |        int VUP                         : HW_DACCSR_VUP_WIDTH;
                             3120 ; 934  |        int RSVD                        : HW_DACCSR_RSRVD_WIDTH;
                             3121 ; 935  |        int CLKGT                       : HW_DACCSR_CLKGT_WIDTH;
                             3122 ; 936  |    } B;
                             3123 ; 937  |    int I;
                             3124 ; 938  |    unsigned int U;
                             3125 ; 939  |} dac_csr_type;
                             3126 ; 940  |#define HW_DACCSR      (*(volatile dac_csr_type _X*) (HW_DAC_BASEADDR))
                             3127 ; 941  |
                             3128 ; 942  |
                             3129 ; 943  |
                             3130 ; 944  |/////////////////////////////////////////////////////////////////////////////////
                             3131 ; 945  |//  DAC Sample Rate Register (HW_DACSRR) Bit Definitions
                             3132 ; 946  |#define HW_DACSRR_SR_BITPOS 0
                             3133 ; 947  |
                             3134 ; 948  |#define HW_DACSRR_SR_WIDTH (23)
                             3135 ; 949  |#define HW_DACSRR_RSVD_WIDTH (1)
                             3136 ; 950  |
                             3137 ; 951  |//HW_DACSRR_SR_SETMASK                    equ     $FFFFFF<<HW_DACSRR_SR_BITPOS
                             3138 ; 952  |#define HW_DACSRR_SR_SETMASK (((1<<HW_DACSRR_SR_WIDTH)-1)<<HW_DACSRR_SR_BITPOS)        
                             3139 ; 953  |
                             3140 ; 954  |#define HW_DACSRR_SR_CLRMASK ~(WORD)HW_DACSRR_SR_SETMASK
                             3141 ; 955  |
                             3142 ; 956  |typedef union               
                             3143 ; 957  |{
                             3144 ; 958  |    struct {
                             3145 ; 959  |        int SR                          : HW_DACSRR_SR_WIDTH;
                             3146 ; 960  |        int RSVD                        : HW_DACSRR_RSVD_WIDTH;
                             3147 ; 961  |    } B;
                             3148 ; 962  |    int I;
                             3149 ; 963  |    unsigned int U;
                             3150 ; 964  |} dac_srr_type;
                             3151 ; 965  |#define HW_DACSRR      (*(volatile dac_srr_type _X*) (HW_DAC_BASEADDR+1))
                             3152 ; 966  |
                             3153 ; 967  |
                             3154 ; 968  |
                             3155 ; 969  |/////////////////////////////////////////////////////////////////////////////////
                             3156 ; 970  |//  DAC Word Count Register (HW_DACWCR) Bit Definitions
                             3157 ; 971  |#define HW_DACWCR_WCR_BITPOS 0
                             3158 ; 972  |
                             3159 ; 973  |#define HW_DACWCR_WCR_WIDTH (10)
                             3160 ; 974  |#define HW_DACWCR_RSVD_WIDTH (12)
                             3161 ; 975  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  53

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3162 ; 976  |//HW_DACWCR_WCR_SETMASK                   equ     $3FF<<HW_DACWCR_WCR_BITPOS
                             3163 ; 977  |#define HW_DACWCR_WCR_SETMASK (((1<<HW_DACWCR_WCR_WIDTH)-1)<<HW_DACWCR_WCR_BITPOS)        
                                  
                             3164 ; 978  |
                             3165 ; 979  |#define HW_DACWCR_WCR_CLRMASK ~(WORD)HW_DACWCR_WCR_SETMASK
                             3166 ; 980  |
                             3167 ; 981  |typedef union               
                             3168 ; 982  |{
                             3169 ; 983  |    struct {
                             3170 ; 984  |        int WCR                         : HW_DACWCR_WCR_WIDTH;
                             3171 ; 985  |        int RSVD                        : HW_DACWCR_RSVD_WIDTH;
                             3172 ; 986  |    } B;
                             3173 ; 987  |    int I;
                             3174 ; 988  |    unsigned int U;
                             3175 ; 989  |} dac_wcr_type;
                             3176 ; 990  |#define HW_DACWCR      (*(volatile dac_wcr_type _X*) (HW_DAC_BASEADDR+2))
                             3177 ; 991  |
                             3178 ; 992  |
                             3179 ; 993  |
                             3180 ; 994  |/////////////////////////////////////////////////////////////////////////////////
                             3181 ; 995  |//  DAC Current Position Register (HW_DACCPR) Bit Definitions
                             3182 ; 996  |#define HW_DACCPR_CPR_BITPOS 0
                             3183 ; 997  |
                             3184 ; 998  |#define HW_DACCPR_CPR_WIDTH (10)
                             3185 ; 999  |#define HW_DACCPR_RSVD_WIDTH (14)
                             3186 ; 1000 |
                             3187 ; 1001 |//HW_DACCPR_CPR_SETMASK                   equ     $3FF<<HW_DACCPR_CPR_BITPOS
                             3188 ; 1002 |#define HW_DACCPR_CPR_SETMASK (((1<<HW_DACCPR_CPR_WIDTH)-1)<<HW_DACCPR_CPR_BITPOS)        
                                  
                             3189 ; 1003 |
                             3190 ; 1004 |#define HW_DACCPR_CPR_CLRMASK ~(WORD)HW_DACCPR_CPR_SETMASK
                             3191 ; 1005 |
                             3192 ; 1006 |typedef union               
                             3193 ; 1007 |{
                             3194 ; 1008 |    struct {
                             3195 ; 1009 |        int CPR                         : HW_DACCPR_CPR_WIDTH;
                             3196 ; 1010 |        int RSVD                        : HW_DACCPR_RSVD_WIDTH;
                             3197 ; 1011 |    } B;
                             3198 ; 1012 |    int I;
                             3199 ; 1013 |    unsigned int U;
                             3200 ; 1014 |} dac_cpr_type;
                             3201 ; 1015 |#define HW_DACCPR      (*(volatile dac_cpr_type _X*) (HW_DAC_BASEADDR+3))
                             3202 ; 1016 |
                             3203 ; 1017 |
                             3204 ; 1018 |
                             3205 ; 1019 |/////////////////////////////////////////////////////////////////////////////////
                             3206 ; 1020 |//  DAC Modulo Register (HW_DACMR) Bit Definitions
                             3207 ; 1021 |#define HW_DACMR_MR_BITPOS 0
                             3208 ; 1022 |#define HW_DACMR_MR_WIDTH (10)
                             3209 ; 1023 |#define HW_DACMR_RSVD_WIDTH (14)
                             3210 ; 1024 |
                             3211 ; 1025 |//HW_DACMR_MR_SETMASK                     equ     $3FF<<HW_DACMR_MR_BITPOS
                             3212 ; 1026 |#define HW_DACMR_MR_SETMASK (((1<<HW_DACMR_MR_WIDTH)-1)<<HW_DACMR_MR_BITPOS)        
                             3213 ; 1027 |
                             3214 ; 1028 |#define HW_DACMR_MR_CLRMASK ~(WORD)HW_DACMR_MR_SETMASK
                             3215 ; 1029 |
                             3216 ; 1030 |typedef union               
                             3217 ; 1031 |{
                             3218 ; 1032 |    struct {
                             3219 ; 1033 |        int MR                         : HW_DACMR_MR_WIDTH;
                             3220 ; 1034 |        int RSVD                       : HW_DACMR_RSVD_WIDTH;
                             3221 ; 1035 |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  54

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3222 ; 1036 |    int I;
                             3223 ; 1037 |    unsigned int U;
                             3224 ; 1038 |} dac_mr_type;
                             3225 ; 1039 |#define HW_DACMR      (*(volatile dac_mr_type _X*) (HW_DAC_BASEADDR+4))
                             3226 ; 1040 |
                             3227 ; 1041 |
                             3228 ; 1042 |
                             3229 ; 1043 |/////////////////////////////////////////////////////////////////////////////////
                             3230 ; 1044 |//   DAC Base Address Register (HW_DACBAR) Bit Definitions
                             3231 ; 1045 |#define HW_DACBAR_BAR_BITPOS 0
                             3232 ; 1046 |#define HW_DACBAR_BAR_WIDTH (16)
                             3233 ; 1047 |#define HW_DACBAR_RSVD_WIDTH (8)
                             3234 ; 1048 |
                             3235 ; 1049 |//HW_DACBAR_BAR_SETMASK                   equ     $FFFF<<HW_DACBAR_BAR_BITPOS
                             3236 ; 1050 |#define HW_DACBAR_BAR_SETMASK (((1<<HW_DACBAR_BAR_WIDTH)-1)<<HW_DACBAR_BAR_BITPOS)        
                                  
                             3237 ; 1051 |
                             3238 ; 1052 |#define HW_DACBAR_BAR_CLRMASK ~(WORD)HW_DACBAR_BAR_SETMASK
                             3239 ; 1053 |
                             3240 ; 1054 |typedef union               
                             3241 ; 1055 |{
                             3242 ; 1056 |    struct {
                             3243 ; 1057 |        int BAR                        : HW_DACBAR_BAR_WIDTH;
                             3244 ; 1058 |        int RSVD                       : HW_DACBAR_RSVD_WIDTH;
                             3245 ; 1059 |    } B;
                             3246 ; 1060 |    int I;
                             3247 ; 1061 |    unsigned int U;
                             3248 ; 1062 |} dac_bar_type;
                             3249 ; 1063 |#define HW_DACBAR      (*(volatile dac_bar_type _X*) (HW_DAC_BASEADDR+5))
                             3250 ; 1064 |
                             3251 ; 1065 |
                             3252 ; 1066 |
                             3253 ; 1067 |/////////////////////////////////////////////////////////////////////////////////
                             3254 ; 1068 |//  DAC Interrupt Control Register (HW_DACICR) Bit Definitions
                             3255 ; 1069 |#define HW_DACICR_IPT_BITPOS 0
                             3256 ; 1070 |
                             3257 ; 1071 |#define HW_DACICR_IPT_WIDTH (10)
                             3258 ; 1072 |#define HW_DACICR_RSVD_WIDTH (12)
                             3259 ; 1073 |
                             3260 ; 1074 |#define HW_DACICR_IPT_SETMASK (((1<<HW_DACICR_IPT_WIDTH)-1)<<HW_DACICR_IPT_BITPOS)        
                                  
                             3261 ; 1075 |
                             3262 ; 1076 |#define HW_DACICR_IPT_CLRMASK ~(WORD)HW_DACICR_IPT_SETMASK
                             3263 ; 1077 |
                             3264 ; 1078 |typedef union               
                             3265 ; 1079 |{
                             3266 ; 1080 |    struct {
                             3267 ; 1081 |        int IPT                         : HW_DACICR_IPT_WIDTH;
                             3268 ; 1082 |        int RSVD                        : HW_DACICR_RSVD_WIDTH;
                             3269 ; 1083 |    } B;
                             3270 ; 1084 |    int I;
                             3271 ; 1085 |    unsigned int U;
                             3272 ; 1086 |} dac_icr_type;
                             3273 ; 1087 |#define HW_DACICR      (*(volatile dac_icr_type _X*) (HW_DAC_BASEADDR+6))
                             3274 ; 1088 |
                             3275 ; 1089 |
                             3276 ; 1090 |
                             3277 ; 1091 |
                             3278 ; 1092 |
                             3279 ; 1093 |/////////////////////////////////////////////////////////////////////////////////
                             3280 ; 1094 |/////////////////////////////////////////////////////////////////////////////////
                             3281 ; 1095 |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  55

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3282 ; 1096 |//////  ADC Registers
                             3283 ; 1097 |/////////////////////////////////////////////////////////////////////////////////
                             3284 ; 1098 |/////////////////////////////////////////////////////////////////////////////////
                             3285 ; 1099 |/////////////////////////////////////////////////////////////////////////////////
                             3286 ; 1100 |#define HW_ADC_BASEADDR 0xFB00
                             3287 ; 1101 |
                             3288 ; 1102 |
                             3289 ; 1103 |
                             3290 ; 1104 |/////////////////////////////////////////////////////////////////////////////////
                             3291 ; 1105 |//  ADC Control Status Register (HW_ADCCSR) Bit Definitions
                             3292 ; 1106 |#define HW_ADCCSR_TXEN_BITPOS 0
                             3293 ; 1107 |#define HW_ADCCSR_TXIEN_BITPOS 1
                             3294 ; 1108 |#define HW_ADCCSR_TXI_BITPOS 2
                             3295 ; 1109 |#define HW_ADCCSR_TXEXC_BITPOS 3
                             3296 ; 1110 |#define HW_ADCCSR_LPBK_BITPOS 4
                             3297 ; 1111 |#define HW_ADCCSR_DMASEL_BITPOS 5
                             3298 ; 1112 |#define HW_ADCCSR_LPFMODE_BITPOS 8
                             3299 ; 1113 |#define HW_ADCCSR_CLKGT_BITPOS 23
                             3300 ; 1114 |
                             3301 ; 1115 |#define HW_ADCCSR_TXEN_WIDTH (1)
                             3302 ; 1116 |#define HW_ADCCSR_TXIEN_WIDTH (1)
                             3303 ; 1117 |#define HW_ADCCSR_TXI_WIDTH (1)
                             3304 ; 1118 |#define HW_ADCCSR_TXEXC_WIDTH (1)
                             3305 ; 1119 |#define HW_ADCCSR_LPBK_WIDTH (1)
                             3306 ; 1120 |#define HW_ADCCSR_DMASEL_WIDTH (2)
                             3307 ; 1121 |#define HW_ADCCSR_RSVD1_WIDTH (1)
                             3308 ; 1122 |#define HW_ADCCSR_LPFMODE_WIDTH (4)
                             3309 ; 1123 |#define HW_ADCCSR_RSVD2_WIDTH (11)
                             3310 ; 1124 |#define HW_ADCCSR_CLKGT_WIDTH (1)
                             3311 ; 1125 |
                             3312 ; 1126 |#define HW_ADCCSR_TXEN_SETMASK 1<<HW_ADCCSR_TXEN_BITPOS
                             3313 ; 1127 |#define HW_ADCCSR_TXIEN_SETMASK 1<<HW_ADCCSR_TXIEN_BITPOS
                             3314 ; 1128 |#define HW_ADCCSR_TXI_SETMASK 1<<HW_ADCCSR_TXI_BITPOS
                             3315 ; 1129 |#define HW_ADCCSR_TXEXC_SETMASK 1<<HW_ADCCSR_TXEXC_BITPOS
                             3316 ; 1130 |#define HW_ADCCSR_LPBK_SETMASK 1<<HW_ADCCSR_LPBK_BITPOS
                             3317 ; 1131 |#define HW_ADCCSR_DMASEL_SETMASK (((1<<HW_ADCCSR_DMASEL_WIDTH)-1)<<HW_ADCCSR_DMASEL_BITPOS
                                  )        
                             3318 ; 1132 |#define HW_ADCCSR_LPFMODE_SETMASK (((1<<HW_ADCCSR_LPFMODE_WIDTH)-1)<<HW_ADCCSR_LPFMODE_BIT
                                  POS)        
                             3319 ; 1133 |#define HW_ADCCSR_CLKGT_SETMASK 1<<HW_ADCCSR_CLKGT_BITPOS
                             3320 ; 1134 |
                             3321 ; 1135 |#define HW_ADCCSR_TXEN_CLRMASK ~(WORD)HW_ADCCSR_TXEN_SETMASK
                             3322 ; 1136 |#define HW_ADCCSR_TXIEN_CLRMASK ~(WORD)HW_ADCCSR_TXIEN_SETMASK
                             3323 ; 1137 |#define HW_ADCCSR_TXI_CLRMASK ~(WORD)HW_ADCCSR_TXI_SETMASK
                             3324 ; 1138 |#define HW_ADCCSR_TXEXC_CLRMASK ~(WORD)HW_ADCCSR_TXEXC_SETMASK
                             3325 ; 1139 |#define HW_ADCCSR_LPBK_CLRMASK ~(WORD)HW_ADCCSR_LPBK_SETMASK
                             3326 ; 1140 |#define HW_ADCCSR_DMASEL_CLRMASK ~(WORD)HW_ADCCSR_DMASEL_SETMASK
                             3327 ; 1141 |#define HW_ADCCSR_LPFMODE_CLRMASK ~(WORD)HW_ADCCSR_LPFMODE_SETMASK
                             3328 ; 1142 |#define HW_ADCCSR_CLKGT_CLRMASK ~(WORD)HW_ADCCSR_CLKGT_SETMASK
                             3329 ; 1143 |
                             3330 ; 1144 |typedef union               
                             3331 ; 1145 |{
                             3332 ; 1146 |    struct {
                             3333 ; 1147 |        int TXEN                        : HW_ADCCSR_TXEN_WIDTH;
                             3334 ; 1148 |        int TXIEN                       : HW_ADCCSR_TXIEN_WIDTH;
                             3335 ; 1149 |        int TXI                         : HW_ADCCSR_TXI_WIDTH;
                             3336 ; 1150 |        int TXEXC                       : HW_ADCCSR_TXEXC_WIDTH;
                             3337 ; 1151 |        int LPBK                        : HW_ADCCSR_LPBK_WIDTH;
                             3338 ; 1152 |        int RSVD1                       : HW_ADCCSR_RSVD1_WIDTH;
                             3339 ; 1153 |        int DMASEL                      : HW_ADCCSR_DMASEL_WIDTH;
                             3340 ; 1154 |        int LPFMODE                     : HW_ADCCSR_LPFMODE_WIDTH;
                             3341 ; 1155 |        int RSVD2                       : HW_ADCCSR_RSVD2_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  56

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3342 ; 1156 |        int CLKGT                       : HW_ADCCSR_CLKGT_WIDTH;
                             3343 ; 1157 |    } B;
                             3344 ; 1158 |    int I;
                             3345 ; 1159 |    unsigned int U;
                             3346 ; 1160 |} adc_csr_type;
                             3347 ; 1161 |#define HW_ADCCSR (*(volatile adc_csr_type _X*) (HW_ADC_BASEADDR+0))
                             3348 ; 1162 |
                             3349 ; 1163 |
                             3350 ; 1164 |/////////////////////////////////////////////////////////////////////////////////
                             3351 ; 1165 |//  ADC Word Count Register (HW_ADCWCR) Bit Definitions
                             3352 ; 1166 |#define HW_ADCWCR_WCR_BITPOS 0
                             3353 ; 1167 |
                             3354 ; 1168 |#define HW_ADCWCR_WCR_WIDTH (10)
                             3355 ; 1169 |#define HW_ADCWCR_RSVD_WIDTH (14)
                             3356 ; 1170 |
                             3357 ; 1171 |#define HW_ADCWCR_WCR_SETMASK (((1<<HW_ADCWCR_WCR_WIDTH)-1)<<HW_ADCWCR_WCR_BITPOS)        
                                  
                             3358 ; 1172 |
                             3359 ; 1173 |#define HW_ADCWCR_WCR_CLRMASK ~(WORD)HW_ADCWCR_WCR_SETMASK
                             3360 ; 1174 |
                             3361 ; 1175 |typedef union               
                             3362 ; 1176 |{
                             3363 ; 1177 |    struct {
                             3364 ; 1178 |        int WCR                         : HW_ADCWCR_WCR_WIDTH;
                             3365 ; 1179 |        int RSVD                        : HW_ADCWCR_RSVD_WIDTH;
                             3366 ; 1180 |    } B;
                             3367 ; 1181 |    int I;
                             3368 ; 1182 |    unsigned int U;
                             3369 ; 1183 |} adc_wcr_type;
                             3370 ; 1184 |#define HW_ADCWCR (*(volatile adc_wcr_type _X*) (HW_ADC_BASEADDR+2))
                             3371 ; 1185 |
                             3372 ; 1186 |
                             3373 ; 1187 |
                             3374 ; 1188 |/////////////////////////////////////////////////////////////////////////////////
                             3375 ; 1189 |//   ADC Base Address Register (HW_ADCBAR) Bit Definitions
                             3376 ; 1190 |#define HW_ADCBAR_BAR_BITPOS 0
                             3377 ; 1191 |#define HW_ADCBAR_BAR_WIDTH (16)
                             3378 ; 1192 |#define HW_ADCBAR_RSVD_WIDTH (8)
                             3379 ; 1193 |
                             3380 ; 1194 |//HW_ADCBAR_BAR_SETMASK                   equ     $FFFF<<HW_ADCBAR_BAR_BITPOS
                             3381 ; 1195 |#define HW_ADCBAR_BAR_SETMASK (((1<<HW_ADCBAR_BAR_WIDTH)-1)<<HW_ADCBAR_BAR_BITPOS)        
                                  
                             3382 ; 1196 |
                             3383 ; 1197 |#define HW_ADCBAR_BAR_CLRMASK ~(WORD)HW_ADCBAR_BAR_SETMASK
                             3384 ; 1198 |
                             3385 ; 1199 |typedef union               
                             3386 ; 1200 |{
                             3387 ; 1201 |    struct {
                             3388 ; 1202 |        int BAR                        : HW_ADCBAR_BAR_WIDTH;
                             3389 ; 1203 |        int RSVD                       : HW_ADCBAR_RSVD_WIDTH;
                             3390 ; 1204 |    } B;
                             3391 ; 1205 |    int I;
                             3392 ; 1206 |    unsigned int U;
                             3393 ; 1207 |} adc_bar_type;
                             3394 ; 1208 |#define HW_ADCBAR (*(volatile adc_bar_type _X*) (HW_ADC_BASEADDR+5))
                             3395 ; 1209 |
                             3396 ; 1210 |
                             3397 ; 1211 |
                             3398 ; 1212 |
                             3399 ; 1213 |
                             3400 ; 1214 |/////////////////////////////////////////////////////////////////////////////////
                             3401 ; 1215 |//  DAC Current Position Register (HW_ADCCPR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  57

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3402 ; 1216 |#define HW_ADCCPR_CPR_BITPOS 0
                             3403 ; 1217 |
                             3404 ; 1218 |#define HW_ADCCPR_CPR_WIDTH (10)
                             3405 ; 1219 |#define HW_ADCCPR_RSVD_WIDTH (14)
                             3406 ; 1220 |
                             3407 ; 1221 |#define HW_ADCCPR_CPR_SETMASK (((1<<HW_ADCCPR_CPR_WIDTH)-1)<<HW_ADCCPR_CPR_BITPOS)        
                                  
                             3408 ; 1222 |
                             3409 ; 1223 |#define HW_ADCCPR_CPR_CLRMASK ~(WORD)HW_ADCCPR_CPR_SETMASK
                             3410 ; 1224 |
                             3411 ; 1225 |typedef union               
                             3412 ; 1226 |{
                             3413 ; 1227 |    struct {
                             3414 ; 1228 |        int CPR                         : HW_ADCCPR_CPR_WIDTH;
                             3415 ; 1229 |        int RSVD                        : HW_ADCCPR_RSVD_WIDTH;
                             3416 ; 1230 |    } B;
                             3417 ; 1231 |    int I;
                             3418 ; 1232 |    unsigned int U;
                             3419 ; 1233 |} adc_cpr_type;
                             3420 ; 1234 |#define HW_ADCCPR (*(volatile adc_cpr_type _X*) (HW_ADC_BASEADDR+3))
                             3421 ; 1235 |
                             3422 ; 1236 |
                             3423 ; 1237 |/////////////////////////////////////////////////////////////////////////////////
                             3424 ; 1238 |//  ADC Modulo Register (HW_ADCMR) Bit Definitions
                             3425 ; 1239 |#define HW_ADCMR_MR_BITPOS 0
                             3426 ; 1240 |#define HW_ADCMR_MR_WIDTH (10)
                             3427 ; 1241 |#define HW_ADCMR_RSVD_WIDTH (14)
                             3428 ; 1242 |
                             3429 ; 1243 |//HW_ADCMR_MR_SETMASK                     equ     $3FF<<HW_ADCMR_MR_BITPOS
                             3430 ; 1244 |#define HW_ADCMR_MR_SETMASK (((1<<HW_ADCMR_MR_WIDTH)-1)<<HW_ADCMR_MR_BITPOS)        
                             3431 ; 1245 |
                             3432 ; 1246 |#define HW_ADCMR_MR_CLRMASK ~(WORD)HW_ADCMR_MR_SETMASK
                             3433 ; 1247 |
                             3434 ; 1248 |typedef union               
                             3435 ; 1249 |{
                             3436 ; 1250 |    struct {
                             3437 ; 1251 |        int MR                         : HW_ADCMR_MR_WIDTH;
                             3438 ; 1252 |        int RSVD                       : HW_ADCMR_RSVD_WIDTH;
                             3439 ; 1253 |    } B;
                             3440 ; 1254 |    int I;
                             3441 ; 1255 |    unsigned int U;
                             3442 ; 1256 |} adc_mr_type;
                             3443 ; 1257 |#define HW_ADCMR (*(volatile adc_mr_type _X*) (HW_ADC_BASEADDR+4))
                             3444 ; 1258 |
                             3445 ; 1259 |/////////////////////////////////////////////////////////////////////////////////
                             3446 ; 1260 |//  ADC Sample Rate Register (HW_ADCSRR) Bit Definitions
                             3447 ; 1261 |#define HW_ADCSRR_SR_BITPOS 0
                             3448 ; 1262 |
                             3449 ; 1263 |#define HW_ADCSRR_SR_WIDTH (23)
                             3450 ; 1264 |#define HW_ADCSRR_RSVD_WIDTH (1)
                             3451 ; 1265 |
                             3452 ; 1266 |//HW_ADCSRR_SR_SETMASK                    equ     $FFFFFF<<HW_ADCSRR_SR_BITPOS
                             3453 ; 1267 |#define HW_ADCSRR_SR_SETMASK (((1<<HW_ADCSRR_SR_WIDTH)-1)<<HW_ADCSRR_SR_BITPOS)        
                             3454 ; 1268 |
                             3455 ; 1269 |#define HW_ADCSRR_SR_CLRMASK ~(WORD)HW_ADCSRR_SR_SETMASK
                             3456 ; 1270 |
                             3457 ; 1271 |typedef union               
                             3458 ; 1272 |{
                             3459 ; 1273 |    struct {
                             3460 ; 1274 |        int SR                          : HW_ADCSRR_SR_WIDTH;
                             3461 ; 1275 |        int RSVD                        : HW_ADCSRR_RSVD_WIDTH;
                             3462 ; 1276 |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  58

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3463 ; 1277 |    int I;
                             3464 ; 1278 |    unsigned int U;
                             3465 ; 1279 |} adc_srr_type;
                             3466 ; 1280 |#define HW_ADCSRR (*(volatile adc_srr_type _X*) (HW_ADC_BASEADDR+1))
                             3467 ; 1281 |
                             3468 ; 1282 |/////////////////////////////////////////////////////////////////////////////////
                             3469 ; 1283 |//  ADC Interrupt Control Register (HW_ADCICR) Bit Definitions
                             3470 ; 1284 |#define HW_ADCICR_IPT_BITPOS 0
                             3471 ; 1285 |
                             3472 ; 1286 |#define HW_ADCICR_IPT_WIDTH (10)
                             3473 ; 1287 |#define HW_ADCICR_RSVD_WIDTH (12)
                             3474 ; 1288 |
                             3475 ; 1289 |#define HW_ADCICR_IPT_SETMASK (((1<<HW_ADCICR_IPT_WIDTH)-1)<<HW_ADCICR_IPT_BITPOS)        
                                  
                             3476 ; 1290 |
                             3477 ; 1291 |#define HW_ADCICR_IPT_CLRMASK ~(WORD)HW_ADCICR_IPT_SETMASK
                             3478 ; 1292 |
                             3479 ; 1293 |typedef union               
                             3480 ; 1294 |{
                             3481 ; 1295 |    struct {
                             3482 ; 1296 |        int IPT                         : HW_ADCICR_IPT_WIDTH;
                             3483 ; 1297 |        int RSVD                        : HW_ADCICR_RSVD_WIDTH;
                             3484 ; 1298 |    } B;
                             3485 ; 1299 |    int I;
                             3486 ; 1300 |    unsigned int U;
                             3487 ; 1301 |} adc_icr_type;
                             3488 ; 1302 |#define HW_ADCICR (*(volatile adc_icr_type _X*) (HW_ADC_BASEADDR+6))
                             3489 ; 1303 |
                             3490 ; 1304 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             3491 ; 1305 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             3492 ; 1306 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             3493 ; 1307 |
                             3494 ; 1308 |#define HW_MIXTBR_PW_ADC_RIGHT_CH_BITPOS 16
                             3495 ; 1309 |
                             3496 ; 1310 |#define HW_MIXLINE1INVR_GN_ZERO_SETMASK 0x808
                             3497 ; 1311 |
                             3498 ; 1312 |#endif
                             3499 ; 1313 |
                             3500 
                             3502 
                             3503 ; 20   |#include "regsdcdc.h"
                             3504 
                             3506 
                             3507 ; 1    |#if !(defined(regsdcdcinc))
                             3508 ; 2    |
                             3509 ; 3    |#define regssysteminc 1
                             3510 ; 4    |
                             3511 ; 5    |
                             3512 ; 6    |
                             3513 ; 7    |#include "types.h"
                             3514 
                             3516 
                             3517 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             3518 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             3519 ; 3    |//
                             3520 ; 4    |// Filename: types.h
                             3521 ; 5    |// Description: Standard data types
                             3522 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             3523 ; 7    |
                             3524 ; 8    |#ifndef _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  59

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3525 ; 9    |#define _TYPES_H
                             3526 ; 10   |
                             3527 ; 11   |// TODO:  move this outta here!
                             3528 ; 12   |#if !defined(NOERROR)
                             3529 ; 13   |#define NOERROR 0
                             3530 ; 14   |#define SUCCESS 0
                             3531 ; 15   |#endif 
                             3532 ; 16   |#if !defined(SUCCESS)
                             3533 ; 17   |#define SUCCESS  0
                             3534 ; 18   |#endif
                             3535 ; 19   |#if !defined(ERROR)
                             3536 ; 20   |#define ERROR   -1
                             3537 ; 21   |#endif
                             3538 ; 22   |#if !defined(FALSE)
                             3539 ; 23   |#define FALSE 0
                             3540 ; 24   |#endif
                             3541 ; 25   |#if !defined(TRUE)
                             3542 ; 26   |#define TRUE  1
                             3543 ; 27   |#endif
                             3544 ; 28   |
                             3545 ; 29   |#if !defined(NULL)
                             3546 ; 30   |#define NULL 0
                             3547 ; 31   |#endif
                             3548 ; 32   |
                             3549 ; 33   |#define MAX_INT     0x7FFFFF
                             3550 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             3551 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             3552 ; 36   |#define MAX_ULONG   (-1) 
                             3553 ; 37   |
                             3554 ; 38   |#define WORD_SIZE   24              // word size in bits
                             3555 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             3556 ; 40   |
                             3557 ; 41   |
                             3558 ; 42   |#define BYTE    unsigned char       // btVarName
                             3559 ; 43   |#define CHAR    signed char         // cVarName
                             3560 ; 44   |#define USHORT  unsigned short      // usVarName
                             3561 ; 45   |#define SHORT   unsigned short      // sVarName
                             3562 ; 46   |#define WORD    unsigned int        // wVarName
                             3563 ; 47   |#define INT     signed int          // iVarName
                             3564 ; 48   |#define DWORD   unsigned long       // dwVarName
                             3565 ; 49   |#define LONG    signed long         // lVarName
                             3566 ; 50   |#define BOOL    unsigned int        // bVarName
                             3567 ; 51   |#define FRACT   _fract              // frVarName
                             3568 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             3569 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             3570 ; 54   |#define FLOAT   float               // fVarName
                             3571 ; 55   |#define DBL     double              // dVarName
                             3572 ; 56   |#define ENUM    enum                // eVarName
                             3573 ; 57   |#define CMX     _complex            // cmxVarName
                             3574 ; 58   |typedef WORD UCS3;                   // 
                             3575 ; 59   |
                             3576 ; 60   |#define UINT16  unsigned short
                             3577 ; 61   |#define UINT8   unsigned char   
                             3578 ; 62   |#define UINT32  unsigned long
                             3579 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             3580 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             3581 ; 65   |#define WCHAR   UINT16
                             3582 ; 66   |
                             3583 ; 67   |//UINT128 is 16 bytes or 6 words
                             3584 ; 68   |typedef struct UINT128_3500 {   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  60

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3585 ; 69   |    int val[6];     
                             3586 ; 70   |} UINT128_3500;
                             3587 ; 71   |
                             3588 ; 72   |#define UINT128   UINT128_3500
                             3589 ; 73   |
                             3590 ; 74   |// Little endian word packed byte strings:   
                             3591 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             3592 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             3593 ; 77   |// Little endian word packed byte strings:   
                             3594 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             3595 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             3596 ; 80   |
                             3597 ; 81   |// Declare Memory Spaces To Use When Coding
                             3598 ; 82   |// A. Sector Buffers
                             3599 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             3600 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             3601 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             3602 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             3603 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             3604 ; 88   |// B. Media DDI Memory
                             3605 ; 89   |#define MEDIA_DDI_MEM _Y
                             3606 ; 90   |
                             3607 ; 91   |
                             3608 ; 92   |
                             3609 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             3610 ; 94   |// Examples of circular pointers:
                             3611 ; 95   |//    INT CIRC cpiVarName
                             3612 ; 96   |//    DWORD CIRC cpdwVarName
                             3613 ; 97   |
                             3614 ; 98   |#define RETCODE INT                 // rcVarName
                             3615 ; 99   |
                             3616 ; 100  |// generic bitfield structure
                             3617 ; 101  |struct Bitfield {
                             3618 ; 102  |    unsigned int B0  :1;
                             3619 ; 103  |    unsigned int B1  :1;
                             3620 ; 104  |    unsigned int B2  :1;
                             3621 ; 105  |    unsigned int B3  :1;
                             3622 ; 106  |    unsigned int B4  :1;
                             3623 ; 107  |    unsigned int B5  :1;
                             3624 ; 108  |    unsigned int B6  :1;
                             3625 ; 109  |    unsigned int B7  :1;
                             3626 ; 110  |    unsigned int B8  :1;
                             3627 ; 111  |    unsigned int B9  :1;
                             3628 ; 112  |    unsigned int B10 :1;
                             3629 ; 113  |    unsigned int B11 :1;
                             3630 ; 114  |    unsigned int B12 :1;
                             3631 ; 115  |    unsigned int B13 :1;
                             3632 ; 116  |    unsigned int B14 :1;
                             3633 ; 117  |    unsigned int B15 :1;
                             3634 ; 118  |    unsigned int B16 :1;
                             3635 ; 119  |    unsigned int B17 :1;
                             3636 ; 120  |    unsigned int B18 :1;
                             3637 ; 121  |    unsigned int B19 :1;
                             3638 ; 122  |    unsigned int B20 :1;
                             3639 ; 123  |    unsigned int B21 :1;
                             3640 ; 124  |    unsigned int B22 :1;
                             3641 ; 125  |    unsigned int B23 :1;
                             3642 ; 126  |};
                             3643 ; 127  |
                             3644 ; 128  |union BitInt {
                             3645 ; 129  |        struct Bitfield B;
                             3646 ; 130  |        int        I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  61

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3647 ; 131  |};
                             3648 ; 132  |
                             3649 ; 133  |#define MAX_MSG_LENGTH 10
                             3650 ; 134  |struct CMessage
                             3651 ; 135  |{
                             3652 ; 136  |        unsigned int m_uLength;
                             3653 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             3654 ; 138  |};
                             3655 ; 139  |
                             3656 ; 140  |typedef struct {
                             3657 ; 141  |    WORD m_wLength;
                             3658 ; 142  |    WORD m_wMessage;
                             3659 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             3660 ; 144  |} Message;
                             3661 ; 145  |
                             3662 ; 146  |struct MessageQueueDescriptor
                             3663 ; 147  |{
                             3664 ; 148  |        int *m_pBase;
                             3665 ; 149  |        int m_iModulo;
                             3666 ; 150  |        int m_iSize;
                             3667 ; 151  |        int *m_pHead;
                             3668 ; 152  |        int *m_pTail;
                             3669 ; 153  |};
                             3670 ; 154  |
                             3671 ; 155  |struct ModuleEntry
                             3672 ; 156  |{
                             3673 ; 157  |    int m_iSignaledEventMask;
                             3674 ; 158  |    int m_iWaitEventMask;
                             3675 ; 159  |    int m_iResourceOfCode;
                             3676 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             3677 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             3678 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             3679 ; 163  |    int m_uTimeOutHigh;
                             3680 ; 164  |    int m_uTimeOutLow;
                             3681 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             3682 ; 166  |};
                             3683 ; 167  |
                             3684 ; 168  |union WaitMask{
                             3685 ; 169  |    struct B{
                             3686 ; 170  |        unsigned int m_bNone     :1;
                             3687 ; 171  |        unsigned int m_bMessage  :1;
                             3688 ; 172  |        unsigned int m_bTimer    :1;
                             3689 ; 173  |        unsigned int m_bButton   :1;
                             3690 ; 174  |    } B;
                             3691 ; 175  |    int I;
                             3692 ; 176  |} ;
                             3693 ; 177  |
                             3694 ; 178  |
                             3695 ; 179  |struct Button {
                             3696 ; 180  |        WORD wButtonEvent;
                             3697 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             3698 ; 182  |};
                             3699 ; 183  |
                             3700 ; 184  |struct Message {
                             3701 ; 185  |        WORD wMsgLength;
                             3702 ; 186  |        WORD wMsgCommand;
                             3703 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             3704 ; 188  |};
                             3705 ; 189  |
                             3706 ; 190  |union EventTypes {
                             3707 ; 191  |        struct CMessage msg;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  62

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3708 ; 192  |        struct Button Button ;
                             3709 ; 193  |        struct Message Message;
                             3710 ; 194  |};
                             3711 ; 195  |
                             3712 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             3713 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             3714 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             3715 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             3716 ; 200  |
                             3717 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             3718 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             3719 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             3720 ; 204  |
                             3721 ; 205  |#if DEBUG
                             3722 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             3723 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             3724 ; 208  |#else 
                             3725 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             3726 ; 210  |#define DebugBuildAssert(x)    
                             3727 ; 211  |#endif
                             3728 ; 212  |
                             3729 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             3730 ; 214  |//  #pragma asm
                             3731 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             3732 ; 216  |//  #pragma endasm
                             3733 ; 217  |
                             3734 ; 218  |
                             3735 ; 219  |#ifdef COLOR_262K
                             3736 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             3737 ; 221  |#elif defined(COLOR_65K)
                             3738 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             3739 ; 223  |#else
                             3740 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             3741 ; 225  |#endif
                             3742 ; 226  |    
                             3743 ; 227  |#endif // #ifndef _TYPES_H
                             3744 
                             3746 
                             3747 ; 8    |
                             3748 ; 9    |
                             3749 ; 10   |
                             3750 ; 11   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             3751 ; 12   |
                             3752 ; 13   |//   SYSTEM STMP Registers 
                             3753 ; 14   |//      Last Edited 2.19.2003 M. May
                             3754 ; 15   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             3755 ; 16   |
                             3756 ; 17   |#define HW_DCDC_BASEADDR (0xFA0C)
                             3757 ; 18   |
                             3758 ; 19   |
                             3759 ; 20   |
                             3760 ; 21   |
                             3761 ; 22   |
                             3762 ; 23   |
                             3763 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                             3764 ; 25   |
                             3765 ; 26   |//  DcDc#1 Control Register (HW_DCDC1_CTRL0) Bit Definitions
                             3766 ; 27   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  63

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3767 ; 28   |#define HW_DCDC1_CTRL0_PLEVBU_WIDTH (5)
                             3768 ; 29   |#define HW_DCDC1_CTRL0_RSVD0_WIDTH (3)
                             3769 ; 30   |#define HW_DCDC1_CTRL0_PLEVBO_WIDTH (5)
                             3770 ; 31   |#define HW_DCDC1_CTRL0_RSVD1_WIDTH (3)
                             3771 ; 32   |#define HW_DCDC1_CTRL0_NLEV_WIDTH (5)
                             3772 ; 33   |
                             3773 ; 34   |#define HW_DCDC1_CTRL0_RSVD2_WIDTH (3)
                             3774 ; 35   |
                             3775 ; 36   |
                             3776 ; 37   |
                             3777 ; 38   |#define HW_DCDC1_CTRL0_PLEVBU_BITPOS (0)
                             3778 ; 39   |#define HW_DCDC1_CTRL0_PLEVBO_BITPOS (8)
                             3779 ; 40   |#define HW_DCDC1_CTRL0_NLEV_BITPOS (16)
                             3780 ; 41   |
                             3781 ; 42   |
                             3782 ; 43   |
                             3783 ; 44   |#define HW_DCDC1_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBU_BITPOS)        
                             3784 ; 45   |#define HW_DCDC1_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC1_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC1_CTRL
                                  0_PLEVBO_BITPOS) 
                             3785 ; 46   |#define HW_DCDC1_CTRL0_NLEV_SETMASK (((1<<HW_DCDC1_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC1_CTRL0_NL
                                  EV_BITPOS)  
                             3786 ; 47   |
                             3787 ; 48   |
                             3788 ; 49   |
                             3789 ; 50   |#define HW_DCDC1_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBU_SETMASK)     
                             3790 ; 51   |#define HW_DCDC1_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC1_CTRL0_PLEVBO_SETMASK) 
                             3791 ; 52   |#define HW_DCDC1_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC1_CTRL0_NLEV_SETMASK)  
                             3792 ; 53   |
                             3793 ; 54   |
                             3794 ; 55   |
                             3795 ; 56   |
                             3796 ; 57   |
                             3797 ; 58   |typedef union               
                             3798 ; 59   |{
                             3799 ; 60   |    struct {
                             3800 ; 61   |        unsigned int PLEVBU           : HW_DCDC1_CTRL0_PLEVBU_WIDTH;
                             3801 ; 62   |        unsigned int RSVD0            : HW_DCDC1_CTRL0_RSVD0_WIDTH;
                             3802 ; 63   |        unsigned int PLEVBO           : HW_DCDC1_CTRL0_PLEVBO_WIDTH;
                             3803 ; 64   |        unsigned int RSVD1            : HW_DCDC1_CTRL0_RSVD1_WIDTH;
                             3804 ; 65   |        unsigned int NLEV             : HW_DCDC1_CTRL0_NLEV_WIDTH;
                             3805 ; 66   |        unsigned int RSVD2            : HW_DCDC1_CTRL0_RSVD2_WIDTH;
                             3806 ; 67   |    } B;
                             3807 ; 68   |    unsigned int I;
                             3808 ; 69   |} dcdc1_ctrl0_type;
                             3809 ; 70   |#define HW_DCDC1_CTRL0      (*(volatile dcdc1_ctrl0_type _X*) (HW_DCDC_BASEADDR))    /* Dc
                                  Dc#1 Limit Level Register */
                             3810 ; 71   |
                             3811 ; 72   |
                             3812 ; 73   |
                             3813 ; 74   |
                             3814 ; 75   |/////////////////////////////////////////////////////////////////////////////////
                             3815 ; 76   |
                             3816 ; 77   |//  DCDc#1 Control Register1 (HW_DCDC1_CTRL1) Bit Definitions
                             3817 ; 78   |
                             3818 ; 79   |#define HW_DCDC1_CTRL1_C_WIDTH (4)
                             3819 ; 80   |#define HW_DCDC1_CTRL1_R_WIDTH (4)
                             3820 ; 81   |#define HW_DCDC1_CTRL1_FFOR_WIDTH (3)
                             3821 ; 82   |#define HW_DCDC1_CTRL1_RSVD0_WIDTH (1)
                             3822 ; 83   |#define HW_DCDC1_CTRL1_PFMCTRL_WIDTH (12)
                             3823 ; 84   |
                             3824 ; 85   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  64

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3825 ; 86   |
                             3826 ; 87   |#define HW_DCDC1_CTRL1_C_BITPOS (0)
                             3827 ; 88   |#define HW_DCDC1_CTRL1_R_BITPOS (4)
                             3828 ; 89   |#define HW_DCDC1_CTRL1_FFOR_BITPOS (8)
                             3829 ; 90   |#define HW_DCDC1_CTRL1_PFMCTRL_BITPOS (12) 
                             3830 ; 91   |
                             3831 ; 92   |#define HW_DCDC1_CTRL1_C_SETMASK (((1<<HW_DCDC1_CTRL1_C_WIDTH)-1)<<HW_DCDC1_CTRL1_C_BITPOS
                                  )        
                             3832 ; 93   |#define HW_DCDC1_CTRL1_R_SETMASK (((1<<HW_DCDC1_CTRL1_R_WIDTH)-1)<<HW_DCDC1_CTRL1_R_BITPOS
                                  ) 
                             3833 ; 94   |#define HW_DCDC1_CTRL1_FFOR_SETMASK (((1<<HW_DCDC1_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC1_CTRL1_FF
                                  OR_BITPOS)  
                             3834 ; 95   |#define HW_DCDC1_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC1_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC1_CT
                                  RL1_PFMCTRL_BITPOS)   
                             3835 ; 96   |
                             3836 ; 97   |#define HW_DCDC1_CTRL1_C_CLRMASK (~(WORD)HW_DCDC1_CTRL1_C_SETMASK)     
                             3837 ; 98   |#define HW_DCDC1_CTRL1_R_CLRMASK (~(WORD)HW_DCDC1_CTRL1_R_SETMASK) 
                             3838 ; 99   |#define HW_DCDC1_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC1_CTRL1_FFOR_SETMASK)  
                             3839 ; 100  |#define HW_DCDC1_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC1_CTRL1_PFMCTRL_SETMASK)  
                             3840 ; 101  |
                             3841 ; 102  |
                             3842 ; 103  |typedef union               
                             3843 ; 104  |{
                             3844 ; 105  |    struct {
                             3845 ; 106  |        unsigned int C       : HW_DCDC1_CTRL1_C_WIDTH;
                             3846 ; 107  |        unsigned int R                : HW_DCDC1_CTRL1_R_WIDTH;
                             3847 ; 108  |        unsigned int FFOR             : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             3848 ; 109  |        unsigned int RSVD0            : HW_DCDC1_CTRL1_RSVD0_WIDTH;
                             3849 ; 110  |        unsigned int PFMCTRL          : HW_DCDC1_CTRL1_FFOR_WIDTH;
                             3850 ; 111  |    } B;
                             3851 ; 112  |    unsigned int I;
                             3852 ; 113  |} dcdc1_ctrl1_type;
                             3853 ; 114  |#define HW_DCDC1_CTRL1      (*(volatile dcdc1_ctrl1_type _X*) (HW_DCDC_BASEADDR+1))    /* 
                                  DcDc#1 Ctrl #1 Register */
                             3854 ; 115  |
                             3855 ; 116  |
                             3856 ; 117  |
                             3857 ; 118  |
                             3858 ; 119  |/////////////////////////////////////////////////////////////////////////////////
                             3859 ; 120  |
                             3860 ; 121  |//  DcDc VDDIO Register (HW_DCDC_VDDIO) Bit Definitions
                             3861 ; 122  |
                             3862 ; 123  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH (5)
                             3863 ; 124  |#define HW_DCDC_VDDIO_RSVD0_WIDTH (3)
                             3864 ; 125  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH (5)
                             3865 ; 126  |#define HW_DCDC_VDDIO_RSVD1_WIDTH (3)
                             3866 ; 127  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH (1)
                             3867 ; 128  |#define HW_DCDC_VDDIO_RSVD2_WIDTH (3)
                             3868 ; 129  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH (1)
                             3869 ; 130  |#define HW_DCDC_VDDIO_OK_WIDTH (1)
                             3870 ; 131  |#define HW_DCDC_VDDIO_RSVD3_WIDTH (2)
                             3871 ; 132  |
                             3872 ; 133  |
                             3873 ; 134  |
                             3874 ; 135  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS (0)
                             3875 ; 136  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS (8)
                             3876 ; 137  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS (16)
                             3877 ; 138  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS (20)
                             3878 ; 139  |#define HW_DCDC_VDDIO_OK_BITPOS (21)
                             3879 ; 140  |
                             3880 ; 141  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  65

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3881 ; 142  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDIO_VOLTAGE_LEVEL_BITPOS)        
                             3882 ; 143  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH)-1)<
                                  <HW_DCDC_VDDIO_BROWNOUT_LEVEL_BITPOS) 
                             3883 ; 144  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_ENABLE_BITPOS)  
                             3884 ; 145  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH)-1
                                  )<<HW_DCDC_VDDIO_BROWNOUT_STATUS_BITPOS)  
                             3885 ; 146  |
                             3886 ; 147  |
                             3887 ; 148  |
                             3888 ; 149  |#define HW_DCDC_VDDIO_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_VOLTAGE_LEVEL_SETMASK)  
                                     
                             3889 ; 150  |#define HW_DCDC_VDDIO_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_LEVEL_SETMASK)
                                   
                             3890 ; 151  |#define HW_DCDC_VDDIO_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_ENABLE_SETMAS
                                  K)  
                             3891 ; 152  |#define HW_DCDC_VDDIO_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDIO_BROWNOUT_STATUS_SETMAS
                                  K)  
                             3892 ; 153  |
                             3893 ; 154  |
                             3894 ; 155  |typedef union               
                             3895 ; 156  |{
                             3896 ; 157  |    struct {
                             3897 ; 158  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDIO_VOLTAGE_LEVEL_WIDTH;
                             3898 ; 159  |        unsigned int RSVD0            : HW_DCDC_VDDIO_RSVD0_WIDTH;
                             3899 ; 160  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDIO_BROWNOUT_LEVEL_WIDTH;
                             3900 ; 161  |        unsigned int RSVD1            : HW_DCDC_VDDIO_RSVD1_WIDTH;
                             3901 ; 162  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDIO_BROWNOUT_ENABLE_WIDTH;
                             3902 ; 163  |        unsigned int RSVD2            : HW_DCDC_VDDIO_RSVD2_WIDTH;
                             3903 ; 164  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDIO_BROWNOUT_STATUS_WIDTH;
                             3904 ; 165  |                 unsigned int VDDIO_OK        : HW_DCDC_VDDIO_OK_WIDTH;
                             3905 ; 166  |        unsigned int RSVD3            : HW_DCDC_VDDIO_RSVD3_WIDTH;
                             3906 ; 167  |    } B;
                             3907 ; 168  |    unsigned int I;
                             3908 ; 169  |} dcdc_vddio_type;
                             3909 ; 170  |#define HW_DCDC_VDDIO      (*(volatile dcdc_vddio_type _X*) (HW_DCDC_BASEADDR+2))    /* Dc
                                  Dc VDDIO Register */
                             3910 ; 171  |
                             3911 ; 172  |
                             3912 ; 173  |
                             3913 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                             3914 ; 175  |//  DcDc VDDD Register (HW_DCDC_VDDD) Bit Definitions
                             3915 ; 176  |
                             3916 ; 177  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH (5)
                             3917 ; 178  |#define HW_DCDC_VDDD_RSVD0_WIDTH (3)
                             3918 ; 179  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH (5)
                             3919 ; 180  |#define HW_DCDC_VDDD_RSVD1_WIDTH (3)
                             3920 ; 181  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH (1)
                             3921 ; 182  |#define HW_DCDC_VDDD_RSVD2_WIDTH (3)
                             3922 ; 183  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH (1)
                             3923 ; 184  |#define HW_DCDC_VDDD_OK_WIDTH (1)
                             3924 ; 185  |#define HW_DCDC_VDDD_RSVD3_WIDTH (2)
                             3925 ; 186  |
                             3926 ; 187  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS (0)
                             3927 ; 188  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS (8)
                             3928 ; 189  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS (16)
                             3929 ; 190  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS (20)
                             3930 ; 191  |#define HW_DCDC_VDDD_OK_BITPOS (21)
                             3931 ; 192  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)        
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  66

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3932 ; 193  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDD_BROWNOUT_LEVEL_BITPOS) 
                             3933 ; 194  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_ENABLE_BITPOS)  
                             3934 ; 195  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDD_BROWNOUT_STATUS_BITPOS)  
                             3935 ; 196  |
                             3936 ; 197  |#define HW_DCDC_VDDD_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_VOLTAGE_LEVEL_SETMASK)    
                                   
                             3937 ; 198  |#define HW_DCDC_VDDD_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_LEVEL_SETMASK) 
                             3938 ; 199  |#define HW_DCDC_VDDD_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_ENABLE_SETMASK)
                                    
                             3939 ; 200  |#define HW_DCDC_VDDD_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDD_BROWNOUT_STATUS_SETMASK)
                                    
                             3940 ; 201  |
                             3941 ; 202  |typedef union               
                             3942 ; 203  |{
                             3943 ; 204  |    struct {
                             3944 ; 205  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDD_VOLTAGE_LEVEL_WIDTH;
                             3945 ; 206  |        unsigned int RSVD0            : HW_DCDC_VDDD_RSVD0_WIDTH;
                             3946 ; 207  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDD_BROWNOUT_LEVEL_WIDTH;
                             3947 ; 208  |        unsigned int RSVD1            : HW_DCDC_VDDD_RSVD1_WIDTH;
                             3948 ; 209  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDD_BROWNOUT_ENABLE_WIDTH;
                             3949 ; 210  |        unsigned int RSVD2            : HW_DCDC_VDDD_RSVD2_WIDTH;
                             3950 ; 211  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDD_BROWNOUT_STATUS_WIDTH;
                             3951 ; 212  |                 unsigned int VDD_OK           : HW_DCDC_VDDD_OK_WIDTH;
                             3952 ; 213  |        unsigned int RSVD3            : HW_DCDC_VDDD_RSVD3_WIDTH;
                             3953 ; 214  |    } B;
                             3954 ; 215  |   unsigned int I;
                             3955 ; 216  |        unsigned U;
                             3956 ; 217  |} dcdc_vddd_type;
                             3957 ; 218  |#define HW_DCDC_VDDD      (*(volatile dcdc_vddd_type _X*) (HW_DCDC_BASEADDR+3))    /* DcDc
                                   VDDD Register */
                             3958 ; 219  |
                             3959 ; 220  |
                             3960 ; 221  |
                             3961 ; 222  |
                             3962 ; 223  |/////////////////////////////////////////////////////////////////////////////////
                             3963 ; 224  |
                             3964 ; 225  |//  DcDc Vdda Register (HW_DCDC_VDDA) Bit Definitions
                             3965 ; 226  |
                             3966 ; 227  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH (5)
                             3967 ; 228  |#define HW_DCDC_VDDA_RSVD0_WIDTH (3)
                             3968 ; 229  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH (5)
                             3969 ; 230  |#define HW_DCDC_VDDA_RSVD1_WIDTH (3)
                             3970 ; 231  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH (1)
                             3971 ; 232  |#define HW_DCDC_VDDA_RSVD2_WIDTH (3)
                             3972 ; 233  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH (1)
                             3973 ; 234  |#define HW_DCDC_VDDA_OK_WIDTH (1)
                             3974 ; 235  |#define HW_DCDC_VDDA_RSVD3_WIDTH (2)
                             3975 ; 236  |
                             3976 ; 237  |
                             3977 ; 238  |
                             3978 ; 239  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_BITPOS (0)
                             3979 ; 240  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS (8)
                             3980 ; 241  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS (16)
                             3981 ; 242  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS (20)
                             3982 ; 243  |#define HW_DCDC_VDDA_OK_BITPOS (21)
                             3983 ; 244  |
                             3984 ; 245  |
                             3985 ; 246  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH)-1)<<HW_
                                  DCDC_VDDA_VOLTAGE_LEVEL_BITPOS)        
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  67

M:ADDR CODE           CYCLES LINE SOURCELINE
                             3986 ; 247  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH)-1)<<H
                                  W_DCDC_VDDA_BROWNOUT_LEVEL_BITPOS) 
                             3987 ; 248  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_ENABLE_BITPOS)  
                             3988 ; 249  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK (((1<<HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH)-1)<
                                  <HW_DCDC_VDDA_BROWNOUT_STATUS_BITPOS)  
                             3989 ; 250  |
                             3990 ; 251  |
                             3991 ; 252  |
                             3992 ; 253  |#define HW_DCDC_VDDA_VOLTAGE_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_VOLTAGE_LEVEL_SETMASK)    
                                   
                             3993 ; 254  |#define HW_DCDC_VDDA_BROWNOUT_LEVEL_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_LEVEL_SETMASK) 
                             3994 ; 255  |#define HW_DCDC_VDDA_BROWNOUT_ENABLE_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_ENABLE_SETMASK)
                                    
                             3995 ; 256  |#define HW_DCDC_VDDA_BROWNOUT_STATUS_CLRMASK (~(WORD)HW_DCDC_VDDA_BROWNOUT_STATUS_SETMASK)
                                    
                             3996 ; 257  |
                             3997 ; 258  |
                             3998 ; 259  |typedef union               
                             3999 ; 260  |{
                             4000 ; 261  |    struct {
                             4001 ; 262  |        unsigned int VOLTAGE_LEVEL    : HW_DCDC_VDDA_VOLTAGE_LEVEL_WIDTH;
                             4002 ; 263  |        unsigned int RSVD0            : HW_DCDC_VDDA_RSVD0_WIDTH;
                             4003 ; 264  |        unsigned int BROWNOUT_LEVEL   : HW_DCDC_VDDA_BROWNOUT_LEVEL_WIDTH;
                             4004 ; 265  |        unsigned int RSVD1            : HW_DCDC_VDDA_RSVD1_WIDTH;
                             4005 ; 266  |        unsigned int BROWNOUT_ENABLE  : HW_DCDC_VDDA_BROWNOUT_ENABLE_WIDTH;
                             4006 ; 267  |        unsigned int RSVD2            : HW_DCDC_VDDA_RSVD2_WIDTH;
                             4007 ; 268  |        unsigned int BROWNOUT_STATUS  : HW_DCDC_VDDA_BROWNOUT_STATUS_WIDTH;
                             4008 ; 269  |             unsigned int VDDA_OK          : HW_DCDC_VDDA_OK_WIDTH;
                             4009 ; 270  |        unsigned int RSVD3            : HW_DCDC_VDDA_RSVD3_WIDTH;
                             4010 ; 271  |    } B;
                             4011 ; 272  |    unsigned int I;
                             4012 ; 273  |} dcdc_vdda_type;
                             4013 ; 274  |#define HW_DCDC_VDDA      (*(volatile dcdc_vdda_type _X*) (HW_DCDC_BASEADDR+4))    /* DcDc
                                   VDDA Register */
                             4014 ; 275  |
                             4015 ; 276  |
                             4016 ; 277  |
                             4017 ; 278  |
                             4018 ; 279  |/////////////////////////////////////////////////////////////////////////////////
                             4019 ; 280  |
                             4020 ; 281  |//  DcDc#2 Control Register 0 (HW_DCDC2_CTRL0) Bit Definitions
                             4021 ; 282  |
                             4022 ; 283  |#define HW_DCDC2_CTRL0_PLEVBU_WIDTH (5)
                             4023 ; 284  |#define HW_DCDC2_CTRL0_RSVD0_WIDTH (3)
                             4024 ; 285  |#define HW_DCDC2_CTRL0_PLEVBO_WIDTH (5)
                             4025 ; 286  |#define HW_DCDC2_CTRL0_RSVD1_WIDTH (3)
                             4026 ; 287  |#define HW_DCDC2_CTRL0_NLEV_WIDTH (5)
                             4027 ; 288  |#define HW_DCDC2_CTRL0_RSVD2_WIDTH (3)
                             4028 ; 289  |
                             4029 ; 290  |
                             4030 ; 291  |
                             4031 ; 292  |#define HW_DCDC2_CTRL0_PLEVBU_BITPOS (0)
                             4032 ; 293  |#define HW_DCDC2_CTRL0_PLEVBO_BITPOS (8)
                             4033 ; 294  |#define HW_DCDC2_CTRL0_NLEV_BITPOS (16)
                             4034 ; 295  |
                             4035 ; 296  |#define HW_DCDC2_CTRL0_PLEVBU_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBU_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBU_BITPOS)        
                             4036 ; 297  |#define HW_DCDC2_CTRL0_PLEVBO_SETMASK (((1<<HW_DCDC2_CTRL0_PLEVBO_WIDTH)-1)<<HW_DCDC2_CTRL
                                  0_PLEVBO_BITPOS) 
                             4037 ; 298  |#define HW_DCDC2_CTRL0_NLEV_SETMASK (((1<<HW_DCDC2_CTRL0_NLEV_WIDTH)-1)<<HW_DCDC2_CTRL0_NL
                                  EV_BITPOS)  
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  68

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4038 ; 299  |
                             4039 ; 300  |#define HW_DCDC2_CTRL0_PLEVBU_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBU_SETMASK)     
                             4040 ; 301  |#define HW_DCDC2_CTRL0_PLEVBO_CLRMASK (~(WORD)HW_DCDC2_CTRL0_PLEVBO_SETMASK) 
                             4041 ; 302  |#define HW_DCDC2_CTRL0_NLEV_CLRMASK (~(WORD)HW_DCDC2_CTRL0_NLEV_SETMASK)  
                             4042 ; 303  |
                             4043 ; 304  |
                             4044 ; 305  |typedef union               
                             4045 ; 306  |{
                             4046 ; 307  |    struct {
                             4047 ; 308  |        unsigned int PLEVBU           : HW_DCDC2_CTRL0_PLEVBU_WIDTH;
                             4048 ; 309  |        unsigned int RSVD0            : HW_DCDC2_CTRL0_RSVD0_WIDTH;
                             4049 ; 310  |        unsigned int PLEVBO           : HW_DCDC2_CTRL0_PLEVBO_WIDTH;
                             4050 ; 311  |        unsigned int RSVD1            : HW_DCDC2_CTRL0_RSVD1_WIDTH;
                             4051 ; 312  |        unsigned int NLEV             : HW_DCDC2_CTRL0_NLEV_WIDTH;
                             4052 ; 313  |        unsigned int RSVD2            : HW_DCDC2_CTRL0_RSVD2_WIDTH;
                             4053 ; 314  |    } B;
                             4054 ; 315  |    unsigned int I;
                             4055 ; 316  |} dcdc2_ctrl0_type; 
                             4056 ; 317  |#define HW_DCDC2_CTRL0      (*(volatile dcdc2_ctrl0_type _X*) (HW_DCDC_BASEADDR+5))    /* 
                                  DcDc#2 Limit Level Register */
                             4057 ; 318  |
                             4058 ; 319  |
                             4059 ; 320  |
                             4060 ; 321  |
                             4061 ; 322  |/////////////////////////////////////////////////////////////////////////////////
                             4062 ; 323  |
                             4063 ; 324  |//  DcDc#2 Control Register #1 (HW_DCDC2_CTRL1) Bit Definitions
                             4064 ; 325  |
                             4065 ; 326  |#define HW_DCDC2_CTRL1_C_WIDTH (4)
                             4066 ; 327  |#define HW_DCDC2_CTRL1_R_WIDTH (4)
                             4067 ; 328  |#define HW_DCDC2_CTRL1_FFOR_WIDTH (3)
                             4068 ; 329  |#define HW_DCDC2_CTRL1_RSVD0_WIDTH (1)
                             4069 ; 330  |#define HW_DCDC2_CTRL1_PFMCTRL_WIDTH (12)
                             4070 ; 331  |
                             4071 ; 332  |
                             4072 ; 333  |#define HW_DCDC2_CTRL1_C_BITPOS (0)
                             4073 ; 334  |#define HW_DCDC2_CTRL1_R_BITPOS (4)
                             4074 ; 335  |#define HW_DCDC2_CTRL1_FFOR_BITPOS (8)
                             4075 ; 336  |#define HW_DCDC2_CTRL1_PFMCTRL_BITPOS (12)
                             4076 ; 337  |
                             4077 ; 338  |
                             4078 ; 339  |
                             4079 ; 340  |#define HW_DCDC2_CTRL1_C_SETMASK (((1<<HW_DCDC2_CTRL1_C_WIDTH)-1)<<HW_DCDC2_CTRL1_C_BITPOS
                                  )        
                             4080 ; 341  |#define HW_DCDC2_CTRL1_R_SETMASK (((1<<HW_DCDC2_CTRL1_R_WIDTH)-1)<<HW_DCDC2_CTRL1_R_BITPOS
                                  ) 
                             4081 ; 342  |#define HW_DCDC2_CTRL1_FFOR_SETMASK (((1<<HW_DCDC2_CTRL1_FFOR_WIDTH)-1)<<HW_DCDC2_CTRL1_FF
                                  OR_BITPOS)  
                             4082 ; 343  |#define HW_DCDC2_CTRL1_PFMCTRL_SETMASK (((1<<HW_DCDC2_CTRL1_PFMCTRL_WIDTH)-1)<<HW_DCDC2_CT
                                  RL1_PFMCTRL_BITPOS)  
                             4083 ; 344  |
                             4084 ; 345  |
                             4085 ; 346  |
                             4086 ; 347  |#define HW_DCDC2_CTRL1_C_CLRMASK (~(WORD)HW_DCDC2_CTRL1_C_SETMASK)     
                             4087 ; 348  |#define HW_DCDC2_CTRL1_R_CLRMASK (~(WORD)HW_DCDC2_CTRL1_R_SETMASK) 
                             4088 ; 349  |#define HW_DCDC2_CTRL1_FFOR_CLRMASK (~(WORD)HW_DCDC2_CTRL1_FFOR_SETMASK)  
                             4089 ; 350  |#define HW_DCDC2_CTRL1_PFMCTRL_CLRMASK (~(WORD)HW_DCDC2_CTRL1_PFMCTRL_SETMASK)  
                             4090 ; 351  |
                             4091 ; 352  |
                             4092 ; 353  |typedef union               
                             4093 ; 354  |{
                             4094 ; 355  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  69

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4095 ; 356  |        unsigned int C                : HW_DCDC2_CTRL1_C_WIDTH;
                             4096 ; 357  |        unsigned int R                : HW_DCDC2_CTRL1_R_WIDTH;
                             4097 ; 358  |        unsigned int FFOR             : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             4098 ; 359  |        unsigned int RSVD0            : HW_DCDC2_CTRL1_RSVD0_WIDTH;
                             4099 ; 360  |        unsigned int PFMCTRL          : HW_DCDC2_CTRL1_FFOR_WIDTH;
                             4100 ; 361  |    } B;
                             4101 ; 362  |    unsigned int I;
                             4102 ; 363  |} dcdc2_ctrl1_type;
                             4103 ; 364  |#define HW_DCDC2_CTRL1      (*(volatile dcdc2_ctrl1_type _X*) (HW_DCDC_BASEADDR+6))    /* 
                                  DcDc#2 Ctrl Register #1 */
                             4104 ; 365  |
                             4105 ; 366  |
                             4106 ; 367  |
                             4107 ; 368  |
                             4108 ; 369  |/////////////////////////////////////////////////////////////////////////////////
                             4109 ; 370  |
                             4110 ; 371  |//  Speed Monitoring Register (HW_SPEED) Bit Definitions
                             4111 ; 372  |
                             4112 ; 373  |#define HW_SPEED_OSC1_PWRUP_WIDTH (1)
                             4113 ; 374  |#define HW_SPEED_OSC1_START_COUNT_WIDTH (1)
                             4114 ; 375  |#define HW_SPEED_RSVD0_WIDTH (2)
                             4115 ; 376  |#define HW_SPEED_RINGOSC1_WIDTH (7)
                             4116 ; 377  |#define HW_SPEED_RSVD1_WIDTH (1)
                             4117 ; 378  |#define HW_SPEED_OSC2_PWRUP_WIDTH (1)
                             4118 ; 379  |#define HW_SPEED_OSC2_START_COUNT_WIDTH (1)
                             4119 ; 380  |#define HW_SPEED_RSVD2_WIDTH (2)
                             4120 ; 381  |#define HW_SPEED_RINGOSC2_WIDTH (7)
                             4121 ; 382  |#define HW_SPEED_RSVD3_WIDTH (1)
                             4122 ; 383  |
                             4123 ; 384  |
                             4124 ; 385  |
                             4125 ; 386  |#define HW_SPEED_OSC1_PWRUP_BITPOS (0)
                             4126 ; 387  |#define HW_SPEED_OSC1_START_COUNT_BITPOS (1)
                             4127 ; 388  |#define HW_SPEED_RINGOSC1_BITPOS (4)
                             4128 ; 389  |#define HW_SPEED_OSC2_PWRUP_BITPOS (12)
                             4129 ; 390  |#define HW_SPEED_OSC2_START_COUNT_BITPOS (13)
                             4130 ; 391  |#define HW_SPEED_RINGOSC2_BITPOS (16)
                             4131 ; 392  |
                             4132 ; 393  |
                             4133 ; 394  |#define HW_SPEED_OSC1_PWRUP_SETMASK (((1<<HW_SPEED_OSC1_PWRUP_WIDTH)-1)<<HW_SPEED_OSC1_PWR
                                  UP_BITPOS)        
                             4134 ; 395  |#define HW_SPEED_OSC1_START_COUNT_SETMASK (((1<<HW_SPEED_OSC1_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC1_START_COUNT_BITPOS)        
                             4135 ; 396  |#define HW_SPEED_RINGOSC1_SETMASK (((1<<HW_SPEED_RINGOSC1_WIDTH)-1)<<HW_SPEED_RINGOSC1_BIT
                                  POS) 
                             4136 ; 397  |#define HW_SPEED_OSC2_PWRUP_SETMASK (((1<<HW_SPEED_OSC2_PWRUP_WIDTH)-1)<<HW_SPEED_OSC2_PWR
                                  UP_BITPOS)        
                             4137 ; 398  |
                             4138 ; 399  |#define HW_SPEED_OSC2_START_COUNT_SETMASK (((1<<HW_SPEED_OSC2_START_COUNT_WIDTH)-1)<<HW_SP
                                  EED_OSC2_START_COUNT_BITPOS)        
                             4139 ; 400  |#define HW_SPEED_RINGOSC2_SETMASK (((1<<HW_SPEED_RINGOSC2_WIDTH)-1)<<HW_SPEED_RINGOSC2_BIT
                                  POS) 
                             4140 ; 401  |
                             4141 ; 402  |
                             4142 ; 403  |
                             4143 ; 404  |#define HW_SPEED_OSC1_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC1_PWRUP_SETMASK)     
                             4144 ; 405  |#define HW_SPEED_OSC1_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC1_START_COUNT_SETMASK)     
                             4145 ; 406  |#define HW_SPEED_RINGOSC1_CLRMASK (~(WORD)HW_SPEED_RINGOSC1_SETMASK) 
                             4146 ; 407  |#define HW_SPEED_OSC2_PWRUP_CLRMASK (~(WORD)HW_SPEED_OSC2_PWRUP_SETMASK)   
                             4147 ; 408  |#define HW_SPEED_OSC2_START_COUNT_CLRMASK (~(WORD)HW_SPEED_OSC2_START_COUNT_SETMASK)     
                             4148 ; 409  |#define HW_SPEED_RINGOSC2_CLRMASK (~(WORD)HW_SPEED_RINGOSC2_SETMASK) 
                             4149 ; 410  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  70

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4150 ; 411  |
                             4151 ; 412  |typedef union               
                             4152 ; 413  |{
                             4153 ; 414  |    struct {
                             4154 ; 415  |        unsigned int OSC1_PWRUP          : HW_SPEED_OSC1_PWRUP_WIDTH;
                             4155 ; 416  |        unsigned int OSC1_START_COUNT    : HW_SPEED_OSC1_START_COUNT_WIDTH;
                             4156 ; 417  |        unsigned int RSVD0               : HW_SPEED_RSVD0_WIDTH;
                             4157 ; 418  |        unsigned int RINGOSC1            : HW_SPEED_RINGOSC1_WIDTH;
                             4158 ; 419  |        unsigned int RSVD1               : HW_SPEED_RSVD1_WIDTH;
                             4159 ; 420  |        unsigned int OSC2_PWRUP          : HW_SPEED_OSC2_PWRUP_WIDTH;
                             4160 ; 421  |        unsigned int OSC2_START_COUNT    : HW_SPEED_OSC2_START_COUNT_WIDTH;
                             4161 ; 422  |        unsigned int RSVD2               : HW_SPEED_RSVD2_WIDTH;
                             4162 ; 423  |        unsigned int RINGOSC2            : HW_SPEED_RINGOSC2_WIDTH;
                             4163 ; 424  |        unsigned int RSVD3               : HW_SPEED_RSVD3_WIDTH;
                             4164 ; 425  |    } B;
                             4165 ; 426  |    unsigned int I;
                             4166 ; 427  |} speed_type;
                             4167 ; 428  |#define HW_SPEED      (*(volatile speed_type _X*) (HW_DCDC_BASEADDR+7))    /* Speed Measur
                                  ement Register */
                             4168 ; 429  |
                             4169 ; 430  |
                             4170 ; 431  |
                             4171 ; 432  |
                             4172 ; 433  |
                             4173 ; 434  |
                             4174 ; 435  |
                             4175 ; 436  |// DC DC Test Bit Register (HW_DCDCTBR) Definitions
                             4176 ; 437  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH 4
                             4177 ; 438  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH 1
                             4178 ; 439  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH 1
                             4179 ; 440  |#define HW_DCDC_TBR_DCDC1_CLK4X_WIDTH 1
                             4180 ; 441  |#define HW_DCDC_TBR_DCDC1_CLK2X_WIDTH 1
                             4181 ; 442  |#define HW_DCDC_TBR_DCDC1_NOZERO_WIDTH 1
                             4182 ; 443  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH 1
                             4183 ; 444  |#define HW_DCDC_TBR_DCDC1_PFM_WIDTH 1
                             4184 ; 445  |#define HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH 1
                             4185 ; 446  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH 1
                             4186 ; 447  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH 1
                             4187 ; 448  |#define HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH 1
                             4188 ; 449  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH 1
                             4189 ; 450  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH 1
                             4190 ; 451  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH 1
                             4191 ; 452  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH 1
                             4192 ; 453  |#define HW_DCDC_TBR_DCDC2_CLK4X_WIDTH 1
                             4193 ; 454  |#define HW_DCDC_TBR_DCDC2_CLK2X_WIDTH 1
                             4194 ; 455  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH 1
                             4195 ; 456  |#define HW_DCDC_TBR_DCDC2_PFM_WIDTH 1
                             4196 ; 457  |#define HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH 1
                             4197 ; 458  |
                             4198 ; 459  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS (0)
                             4199 ; 460  |#define HW_DCDC_TBR_DCDC1_DIS_5BIT_BITPOS (4)
                             4200 ; 461  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS (5)
                             4201 ; 462  |#define HW_DCDC_TBR_DCDC1_CLK4X_BITPOS (6)
                             4202 ; 463  |#define HW_DCDC_TBR_DCDC1_CLK2X_BITPOS (7)
                             4203 ; 464  |#define HW_DCDC_TBR_DCDC1_NOZERO_BITPOS (8)
                             4204 ; 465  |#define HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_BITPOS (9)
                             4205 ; 466  |#define HW_DCDC_TBR_DCDC1_PFM_BITPOS (10)
                             4206 ; 467  |#define HW_DCDC_TBR_DCDC1_STOPCLK_BITPOS (11)
                             4207 ; 468  |#define HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_BITPOS (12)
                             4208 ; 469  |#define HW_DCDC_TBR_DCDC_ANA_LESSI_BITPOS (13)
                             4209 ; 470  |#define HW_DCDC_TBR_DCDC_MORE_CAP_BITPOS (14)
                             4210 ; 471  |#define HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS (15)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  71

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4211 ; 472  |#define HW_DCDC_TBR_DCDC1_NEW_SCHEME_BITPOS (16)
                             4212 ; 473  |#define HW_DCDC_TBR_DCDC1_HALF_FETS_BITPOS (17)
                             4213 ; 474  |#define HW_DCDC_TBR_DCDC2_DIS_5BIT_BITPOS (18)
                             4214 ; 475  |#define HW_DCDC_TBR_DCDC2_CLK4X_BITPOS (19)
                             4215 ; 476  |#define HW_DCDC_TBR_DCDC2_CLK2X_BITPOS (20)
                             4216 ; 477  |#define HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_BITPOS (21)
                             4217 ; 478  |#define HW_DCDC_TBR_DCDC2_PFM_BITPOS (22)
                             4218 ; 479  |#define HW_DCDC_TBR_DCDC2_STOPCLK_BITPOS (23)
                             4219 ; 480  |
                             4220 ; 481  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK (((1<<HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH)-1)<<HW_DCDC
                                  _TBR_DCDC1_ADJ_TN_BITPOS)
                             4221 ; 482  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK (((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH)-1)<<HW_DC
                                  DC_TBR_DCDC1_BAT_ADJ_BITPOS)
                             4222 ; 483  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMASK (((1<<HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH)-1
                                  )<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)
                             4223 ; 484  |
                             4224 ; 485  |#define HW_DCDC_TBR_DCDC1_ADJ_TN_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_ADJ_TN_SETMASK)
                             4225 ; 486  |#define HW_DCDC_TBR_DCDC1_BAT_ADJ_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK)
                             4226 ; 487  |#define HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_CLRMASK (~(WORD)HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_SETMAS
                                  K)
                             4227 ; 488  |
                             4228 ; 489  |// Defines for What needs to change to be able to use a higher Core voltage and when the c
                                  hange should happen
                             4229 ; 490  |#define HW_DCDC_VDDD_CHANGE_TBR_CUTOFF_VALUE ((18<<HW_DCDC_VDDD_VOLTAGE_LEVEL_BITPOS)&HW_D
                                  CDC_VDDD_VOLTAGE_LEVEL_SETMASK)
                             4230 ; 491  |#define HW_DCDC_TBR_VDDD_HI_VALUE ((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC_
                                  TBR_DCDC_ANA_BGR_BIAS_SETMASK)
                             4231 ; 492  |#define HW_DCDC_TBR_VDDD_LO_VALUE (((1<<HW_DCDC_TBR_DCDC_DCDC_ANA_BGR_BIAS_BITPOS)&HW_DCDC
                                  _TBR_DCDC_ANA_BGR_BIAS_SETMASK)+((2<<HW_DCDC_TBR_DCDC1_ADJ_TN_BITPOS)&HW_DCDC_TBR_DCDC1_ADJ_TN_SET
                                  MASK)+((1<<HW_DCDC_TBR_DCDC1_BAT_ADJ_BITPOS)&HW_DCDC_TBR_DCDC1_BAT_ADJ_SETMASK))
                             4232 ; 493  |
                             4233 ; 494  |typedef union               
                             4234 ; 495  |{
                             4235 ; 496  |    struct {
                             4236 ; 497  |        unsigned int DCDC1_ADJ_TN               : HW_DCDC_TBR_DCDC1_ADJ_TN_WIDTH;
                             4237 ; 498  |        unsigned int DCDC1_DIS_5BIT             : HW_DCDC_TBR_DCDC1_DIS_5BIT_WIDTH;
                             4238 ; 499  |        unsigned int DCDC1_BAT_ADJ              : HW_DCDC_TBR_DCDC1_BAT_ADJ_WIDTH;
                             4239 ; 500  |        unsigned int DCDC1_CLK4X                : HW_DCDC_TBR_DCDC1_CLK4X_WIDTH;
                             4240 ; 501  |        unsigned int DCDC1_CLK2X                : HW_DCDC_TBR_DCDC1_CLK2X_WIDTH;
                             4241 ; 502  |        unsigned int DCDC1_NOZERO               : HW_DCDC_TBR_DCDC1_NOZERO_WIDTH;
                             4242 ; 503  |        unsigned int DCDC1_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC1_VDD5V_ACTIVE_WIDTH;
                             4243 ; 504  |        unsigned int DCDC1_PFM                  : HW_DCDC_TBR_DCDC1_PFM_WIDTH;
                             4244 ; 505  |        unsigned int DCDC1_STOPCLK              : HW_DCDC_TBR_DCDC1_STOPCLK_WIDTH;
                             4245 ; 506  |        unsigned int PWRUP_VDDIO_BRNOUT         : HW_DCDC_TBR_PWRUP_VDDIO_BRNOUT_WIDTH;
                             4246 ; 507  |        unsigned int DCDC_ANA_LESSI             : HW_DCDC_TBR_DCDC_ANA_LESSI_WIDTH;
                             4247 ; 508  |        unsigned int DCDC_MORE_CAP              : HW_DCDC_TBR_DCDC_MORE_CAP_WIDTH;
                             4248 ; 509  |        unsigned int DCDC_ANA_BGR_BIAS          : HW_DCDC_TBR_DCDC_ANA_BGR_BIAS_WIDTH;
                             4249 ; 510  |        unsigned int DCDC1_NEW_SCHEME           : HW_DCDC_TBR_DCDC1_NEW_SCHEME_WIDTH;
                             4250 ; 511  |        unsigned int DCDC1_HALF_FETS            : HW_DCDC_TBR_DCDC1_HALF_FETS_WIDTH;
                             4251 ; 512  |        unsigned int DCDC2_DIS_5BIT             : HW_DCDC_TBR_DCDC2_DIS_5BIT_WIDTH;
                             4252 ; 513  |        unsigned int DCDC2_CLK4X                : HW_DCDC_TBR_DCDC2_CLK4X_WIDTH;
                             4253 ; 514  |        unsigned int DCDC2_CLK2X                : HW_DCDC_TBR_DCDC2_CLK2X_WIDTH;
                             4254 ; 515  |        unsigned int DCDC2_VDD5V_ACTIVE         : HW_DCDC_TBR_DCDC2_VDD5V_ACTIVE_WIDTH;
                             4255 ; 516  |        unsigned int DCDC2_PFM                  : HW_DCDC_TBR_DCDC2_PFM_WIDTH;
                             4256 ; 517  |        unsigned int DCDC2_STOPCLK              : HW_DCDC_TBR_DCDC2_STOPCLK_WIDTH;
                             4257 ; 518  |    } B;
                             4258 ; 519  |    unsigned int I;
                             4259 ; 520  |} usb_dcdctbr_type;
                             4260 ; 521  |#define HW_DCDC_TBR                     (*(volatile usb_dcdctbr_type _X*) (HW_DCDC_BASEADD
                                  R+8))    /* Analog test bit register*/
                             4261 ; 522  |
                             4262 ; 523  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  72

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4263 ; 524  |/////////////////////////////////////////////////////////////////////////////////
                             4264 ; 525  |
                             4265 ; 526  |//  Analog Persistent Config (HW_VDD5V_PWR_CHARGE) Bit Definitions
                             4266 ; 527  |
                             4267 ; 528  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH (6)
                             4268 ; 529  |#define HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH (2)
                             4269 ; 530  |#define HW_VDD5V_PWR_CHARGE_PWD_WIDTH (1)
                             4270 ; 531  |#define HW_VDD5V_PWR_CHARGE_RES_WIDTH (1)
                             4271 ; 532  |#define HW_VDD5V_PWR_CHARGE_NIMH_WIDTH (1)
                             4272 ; 533  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH (1)
                             4273 ; 534  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH (1)
                             4274 ; 535  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WIDTH (1)
                             4275 ; 536  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH (1)
                             4276 ; 537  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH (1)
                             4277 ; 538  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH (1)
                             4278 ; 539  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH (1)
                             4279 ; 540  |#define HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH (2)
                             4280 ; 541  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH (1)
                             4281 ; 542  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH (2)
                             4282 ; 543  |#define HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH (3)
                             4283 ; 544  |
                             4284 ; 545  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS (0)
                             4285 ; 546  |#define HW_VDD5V_PWR_CHARGE_PWD_BITPOS (8)
                             4286 ; 547  |#define HW_VDD5V_PWR_CHARGE_RES_BITPOS (9)
                             4287 ; 548  |#define HW_VDD5V_PWR_CHARGE_NIMH_BITPOS (10)
                             4288 ; 549  |
                             4289 ; 550  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS (11)
                             4290 ; 551  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS (12)
                             4291 ; 552  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS (13)
                             4292 ; 553  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS (14)
                             4293 ; 554  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS (15)
                             4294 ; 555  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS (16)
                             4295 ; 556  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS (17)
                             4296 ; 557  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS (20)
                             4297 ; 558  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS (21)
                             4298 ; 559  |
                             4299 ; 560  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_BATT_CURRENT_BITPOS)        
                             4300 ; 561  |#define HW_VDD5V_PWR_CHARGE_PWD_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWD_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_PWD_BITPOS)        
                             4301 ; 562  |#define HW_VDD5V_PWR_CHARGE_RES_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_RES_WIDTH)-1)<<HW_VDD5V_
                                  PWR_CHARGE_RES_BITPOS) 
                             4302 ; 563  |#define HW_VDD5V_PWR_CHARGE_NIMH_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_NIMH_WIDTH)-1)<<HW_VDD5
                                  V_PWR_CHARGE_NIMH_BITPOS) 
                             4303 ; 564  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH)-1)<<H
                                  W_VDD5V_PWR_CHARGE_LI_TYPE_BITPOS) 
                             4304 ; 565  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMI
                                  T_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_BITPOS)        
                             4305 ; 566  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOB
                                  RNOUT_WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_BITPOS)        
                             4306 ; 567  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DCANA_LP_BITPOS) 
                             4307 ; 568  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WI
                                  DTH)-1)<<HW_VDD5V_PWR_CHARGE_TEST_USBREGS_BITPOS) 
                             4308 ; 569  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH)-1)<
                                  <HW_VDD5V_PWR_CHARGE_DRV_BATT_BITPOS) 
                             4309 ; 570  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH)
                                  -1)<<HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_BITPOS) 
                             4310 ; 571  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_
                                  WIDTH)-1)<<HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_BITPOS) 
                             4311 ; 572  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMASK (((1<<HW_VDD5V_PWR_CHARGE_BATT_INFO_WIDTH)-1
                                  )<<HW_VDD5V_PWR_CHARGE_BATT_INFO_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  73

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4312 ; 573  |
                             4313 ; 574  |
                             4314 ; 575  |#define HW_VDD5V_PWR_CHARGE_BATT_CURRENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_CURRENT_
                                  SETMASK)     
                             4315 ; 576  |#define HW_VDD5V_PWR_CHARGE_PWD_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWD_SETMASK)     
                             4316 ; 577  |#define HW_VDD5V_PWR_CHARGE_RES_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_RES_SETMASK) 
                             4317 ; 578  |#define HW_VDD5V_PWR_CHARGE_NIMH_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_NIMH_SETMASK) 
                             4318 ; 579  |#define HW_VDD5V_PWR_CHARGE_LI_TYPE_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_LI_TYPE_SETMASK) 
                             4319 ; 580  |#define HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DISABLE_ILI
                                  MIT_SETMASK)     
                             4320 ; 581  |#define HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_PWDN_ON_I
                                  OBRNOUT_SETMASK)     
                             4321 ; 582  |#define HW_VDD5V_PWR_CHARGE_DCANA_LP_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DCANA_LP_SETMASK)
                                   
                             4322 ; 583  |#define HW_VDD5V_PWR_CHARGE_TEST_USBREGS_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_TEST_USBREGS_
                                  SETMASK) 
                             4323 ; 584  |#define HW_VDD5V_PWR_CHARGE_DRV_BATT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_DRV_BATT_SETMASK)
                                   
                             4324 ; 585  |#define HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_SETM
                                  ASK) 
                             4325 ; 586  |#define HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_VDD5V_PRESEN
                                  T_SETMASK) 
                             4326 ; 587  |#define HW_VDD5V_PWR_CHARGE_BATT_INFO_CLRMASK (~(WORD)HW_VDD5V_PWR_CHARGE_BATT_INFO_SETMAS
                                  K) 
                             4327 ; 588  |
                             4328 ; 589  |typedef union               
                             4329 ; 590  |{
                             4330 ; 591  |    struct {
                             4331 ; 592  |        unsigned int BATT_CURRENT               : HW_VDD5V_PWR_CHARGE_BATT_CURRENT_WIDTH;
                             4332 ; 593  |        unsigned int RSVD0                      : HW_VDD5V_PWR_CHARGE_RSVD0_WIDTH;
                             4333 ; 594  |        unsigned int PWD                        : HW_VDD5V_PWR_CHARGE_PWD_WIDTH;
                             4334 ; 595  |        unsigned int RES                        : HW_VDD5V_PWR_CHARGE_RES_WIDTH;
                             4335 ; 596  |        unsigned int NIMH                       : HW_VDD5V_PWR_CHARGE_NIMH_WIDTH;
                             4336 ; 597  |        unsigned int LI_TYPE                    : HW_VDD5V_PWR_CHARGE_LI_TYPE_WIDTH;
                             4337 ; 598  |        unsigned int DISABLE_ILIMIT             : HW_VDD5V_PWR_CHARGE_DISABLE_ILIMIT_WIDTH
                                  ;
                             4338 ; 599  |        unsigned int PWDN_ON_IOBRNOUT           : HW_VDD5V_PWR_CHARGE_PWDN_ON_IOBRNOUT_WID
                                  TH;
                             4339 ; 600  |        unsigned int DCANA_LP                   : HW_VDD5V_PWR_CHARGE_DCANA_LP_WIDTH;
                             4340 ; 601  |        unsigned int TEST_USBREGS               : HW_VDD5V_PWR_CHARGE_TEST_USBREGS_WIDTH;
                             4341 ; 602  |        unsigned int DRV_BATT                   : HW_VDD5V_PWR_CHARGE_DRV_BATT_WIDTH;
                             4342 ; 603  |        unsigned int SWCHRG_BAT                 : HW_VDD5V_PWR_CHARGE_SWCHRG_BAT_WIDTH;
                             4343 ; 604  |        unsigned int RSVD1                      : HW_VDD5V_PWR_CHARGE_RSVD1_WIDTH;
                             4344 ; 605  |        unsigned int VDD5V_PRESENT              : HW_VDD5V_PWR_CHARGE_VDD5V_PRESENT_WIDTH;
                                  
                             4345 ; 606  |        unsigned int RSVD2                      : HW_VDD5V_PWR_CHARGE_RSVD2_WIDTH;
                             4346 ; 607  |    } B;
                             4347 ; 608  |    unsigned int I;
                             4348 ; 609  |} usb_pwr_charge_type;
                             4349 ; 610  |#define HW_VDD5V_PWR_CHARGE      (*(volatile usb_pwr_charge_type _X*) (HW_DCDC_BASEADDR+17
                                  ))    /* Analog Persistent Config Register */
                             4350 ; 611  |
                             4351 ; 612  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH 1
                             4352 ; 613  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH 1
                             4353 ; 614  |#define HW_DCDC_PERSIST_UPDATE_WIDTH 1
                             4354 ; 615  |#define HW_DCDC_PERSIST_AUTO_RESTART_WIDTH 1
                             4355 ; 616  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH 1
                             4356 ; 617  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH 1
                             4357 ; 618  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH 1
                             4358 ; 619  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH 1
                             4359 ; 620  |#define HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH 1
                             4360 ; 621  |#define HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  74

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4361 ; 622  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH 1
                             4362 ; 623  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH 1
                             4363 ; 624  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH 1
                             4364 ; 625  |#define HW_DCDC_PERSIST_RSRVD_WIDTH 2
                             4365 ; 626  |
                             4366 ; 627  |#define HW_DCDC_PERSIST_AUTO_RESTART_STAT_BITPOS 12
                             4367 ; 628  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_BITPOS 11
                             4368 ; 629  |#define HW_DCDC_PERSIST_UPDATE_BITPOS 10
                             4369 ; 630  |#define HW_DCDC_PERSIST_AUTO_RESTART_BITPOS 9
                             4370 ; 631  |#define HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_BITPOS 8 
                             4371 ; 632  |#define HW_DCDC_PERSIST_LOW_BATT_TYPE_BITPOS 7
                             4372 ; 633  |#define HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_BITPOS 6
                             4373 ; 634  |#define HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_BITPOS 5
                             4374 ; 635  |#define HW_DCDC_PERSIST_XTAL_TRIM1_BITPOS 4
                             4375 ; 636  |#define HW_DCDC_PERSIST_XTAL_TRIM0_BITPOS 3
                             4376 ; 637  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_BITPOS 2
                             4377 ; 638  |#define HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_BITPOS 1
                             4378 ; 639  |#define HW_DCDC_PERSIST_XTAL_TRM_ENABLE_BITPOS 0
                             4379 ; 640  |
                             4380 ; 641  |typedef union               
                             4381 ; 642  |{
                             4382 ; 643  |    struct {       
                             4383 ; 644  |       int XTAL_TRM_ENABLE             : HW_DCDC_PERSIST_XTAL_TRM_ENABLE_WIDTH;
                             4384 ; 645  |       int XTAL_BIAS_DOWN0             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN0_WIDTH;
                             4385 ; 646  |       int XTAL_BIAS_DOWN1             : HW_DCDC_PERSIST_XTAL_BIAS_DOWN1_WIDTH;
                             4386 ; 647  |       int XTAL_TRIM0                  : HW_DCDC_PERSIST_XTAL_TRIM0_WIDTH;
                             4387 ; 648  |       int XTAL_TRIM1                  : HW_DCDC_PERSIST_XTAL_TRIM1_WIDTH;
                             4388 ; 649  |       int SLEEP_XTAL_ENABLE           : HW_DCDC_PERSIST_SLEEP_XTAL_ENABLE_WIDTH;
                             4389 ; 650  |       int LOW_BATTERY_ENABLE          : HW_DCDC_PERSIST_LOW_BATTERY_ENABLE_WIDTH;
                             4390 ; 651  |       int LOW_BATT_TYPE               : HW_DCDC_PERSIST_LOW_BATT_TYPE_WIDTH;
                             4391 ; 652  |       int DELAY_5V_AUTO_RESTART       : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_WIDTH;
                             4392 ; 653  |       int AUTO_RESTART                : HW_DCDC_PERSIST_AUTO_RESTART_WIDTH;
                             4393 ; 654  |       int UPDATE                      : HW_DCDC_PERSIST_UPDATE_WIDTH;
                             4394 ; 655  |       int DELAY_5V_AUTO_RESTART_STAT  : HW_DCDC_PERSIST_DELAY_5V_AUTO_RESTART_STAT_WIDTH;
                                  
                             4395 ; 656  |       int AUTO_RESTART_STAT           : HW_DCDC_PERSIST_AUTO_RESTART_STAT_WIDTH;
                             4396 ; 657  |       int RSRVD                       : HW_DCDC_PERSIST_RSRVD_WIDTH;
                             4397 ; 658  |    } B;
                             4398 ; 659  |    int I;
                             4399 ; 660  |} usb_dcdcpersist_type;
                             4400 ; 661  |#define HW_DCDC_PERSIST                (*(volatile usb_dcdcpersist_type _X*) (HW_DCDC_BASE
                                  ADDR+15))    /* Analog test bit register*/
                             4401 ; 662  |
                             4402 ; 663  |
                             4403 ; 664  |
                             4404 ; 665  |#endif
                             4405 ; 666  |
                             4406 ; 667  |
                             4407 ; 668  |
                             4408 
                             4410 
                             4411 ; 21   |#include "regsemc.h"
                             4412 
                             4414 
                             4415 ; 1    |#if !(defined(__REGS_EMC_INC))
                             4416 ; 2    |#define __REGS_EMC_INC 1
                             4417 ; 3    |
                             4418 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             4419 ; 5    |//   Module base addresses
                             4420 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             4421 ; 7    |#define HW_EMC_BASEADDR 0xF000
                             4422 ; 8    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  75

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4423 ; 9    |/////////////////////////////////////////////////////////////////////////////////
                             4424 ; 10   |//  EMC Registers
                             4425 ; 11   |/////////////////////////////////////////////////////////////////////////////////
                             4426 ; 12   |
                             4427 ; 13   |
                             4428 ; 14   |/////////////////////////////////////////////////////////////////////////////////
                             4429 ; 15   |//  Flash Control Register (HW_FLCR) Bit Definitions
                             4430 ; 16   |
                             4431 ; 17   |typedef union               /*Flash Control Register*/
                             4432 ; 18   |{
                             4433 ; 19   |    struct
                             4434 ; 20   |    {
                             4435 ; 21   |    int KICK        :1;
                             4436 ; 22   |    int RW          :1;
                             4437 ; 23   |    int TCIE        :1;
                             4438 ; 24   |    int IRQP        :1;
                             4439 ; 25   |    unsigned MMD    :2;
                             4440 ; 26   |    unsigned NB     :11;
                             4441 ; 27   |    unsigned RSVD   :4;
                             4442 ; 28   |    int SRST        :1;
                             4443 ; 29   |    } B;
                             4444 ; 30   |    int I;
                             4445 ; 31   |} flcr_type;
                             4446 ; 32   |
                             4447 ; 33   |#define HW_FLCR_KICK_BITPOS 0
                             4448 ; 34   |#define HW_FLCR_RW_BITPOS 1
                             4449 ; 35   |#define HW_FLCR_TCIE_BITPOS 2
                             4450 ; 36   |#define HW_FLCR_IRQP_BITPOS 3
                             4451 ; 37   |#define HW_FLCR_MMD_BITPOS 4
                             4452 ; 38   |#define HW_FLCR_NB_BITPOS 6
                             4453 ; 39   |#define HW_FLCR_SRST_BITPOS 21
                             4454 ; 40   |
                             4455 ; 41   |#define HW_FLCR_KICK_SETMASK 1<<HW_FLCR_KICK_BITPOS
                             4456 ; 42   |#define HW_FLCR_RW_SETMASK 1<<HW_FLCR_RW_BITPOS
                             4457 ; 43   |#define HW_FLCR_READ_KICK_SETMASK HW_FLCR_KICK_SETMASK|HW_FLCR_RW_SETMASK
                             4458 ; 44   |#define HW_FLCR_WRITE_KICK_SETMASK HW_FLCR_KICK_SETMASK
                             4459 ; 45   |#define HW_FLCR_TCIE_SETMASK 1<<HW_FLCR_TCIE_BITPOS
                             4460 ; 46   |#define HW_FLCR_IRQP_SETMASK 1<<HW_FLCR_IRQP_BITPOS
                             4461 ; 47   |#define HW_FLCR_MMD_SETMASK 3<<HW_FLCR_MMD_BITPOS
                             4462 ; 48   |#define HW_FLCR_NB_SETMASK 0x7FF<<HW_FLCR_NB_BITPOS
                             4463 ; 49   |#define HW_FLCR_SRST_SETMASK 1<<HW_FLCR_SRST_BITPOS
                             4464 ; 50   |
                             4465 ; 51   |#define HW_FLCR_KICK_CLRMASK ~(WORD)HW_FLCR_KICK_SETMASK
                             4466 ; 52   |#define HW_FLCR_RW_CLRMASK ~(WORD)HW_FLCR_RW_SETMASK
                             4467 ; 53   |#define HW_FLCR_TCIE_CLRMASK ~(WORD)HW_FLCR_TCIE_SETMASK
                             4468 ; 54   |#define HW_FLCR_IRQP_CLRMASK ~(WORD)HW_FLCR_IRQP_SETMASK
                             4469 ; 55   |#define HW_FLCR_MMD_CLRMASK ~(WORD)HW_FLCR_MMD_SETMASK
                             4470 ; 56   |#define HW_FLCR_NB_CLRMASK ~(WORD)HW_FLCR_NB_SETMASK
                             4471 ; 57   |#define HW_FLCR_SRST_CLRMASK ~(WORD)HW_FLCR_SRST_SETMASK
                             4472 ; 58   |
                             4473 ; 59   |
                             4474 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                             4475 ; 61   |//  Flash Start Address Low Register (HW_FLSALR) Bit Definitions
                             4476 ; 62   |
                             4477 ; 63   |typedef union           /* Flash Start Address Low*/
                             4478 ; 64   |{
                             4479 ; 65   |    struct
                             4480 ; 66   |    {
                             4481 ; 67   |    unsigned XA     : 24;
                             4482 ; 68   |    } B;
                             4483 ; 69   |    int I;
                             4484 ; 70   |} flsalr_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  76

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4485 ; 71   |
                             4486 ; 72   |#define HW_FLSALR_XA_BITPOS 0
                             4487 ; 73   |
                             4488 ; 74   |#define HW_FLSALR_XA_SETMASK 0xFFFFFF<<HW_FLSALR_XA_BITPOS
                             4489 ; 75   |
                             4490 ; 76   |#define HW_FLSALR_XA_CLRMASK ~(WORD)HW_FLSALR_XA_SETMASK
                             4491 ; 77   |
                             4492 ; 78   |
                             4493 ; 79   |/////////////////////////////////////////////////////////////////////////////////
                             4494 ; 80   |//  Flash Start Address High Register (HW_FLSAHR) Bit Definitions
                             4495 ; 81   |
                             4496 ; 82   |typedef union           /* Flash Start Address High*/
                             4497 ; 83   |{
                             4498 ; 84   |    struct
                             4499 ; 85   |    {
                             4500 ; 86   |    unsigned XA     :8;
                             4501 ; 87   |    unsigned DA     :16;
                             4502 ; 88   |    } B;
                             4503 ; 89   |    int I;
                             4504 ; 90   |} flsahr_type;
                             4505 ; 91   |
                             4506 ; 92   |#define HW_FLSAHR_XA_BITPOS 0
                             4507 ; 93   |
                             4508 ; 94   |#define HW_FLSAHR_XA_SETMASK 0xFFFFFF<<HW_FLSAHR_XA_BITPOS
                             4509 ; 95   |
                             4510 ; 96   |#define HW_FLSAHR_XA_CLRMASK ~(WORD)HW_FLSAHR_XA_SETMASK
                             4511 ; 97   |
                             4512 ; 98   |
                             4513 ; 99   |/////////////////////////////////////////////////////////////////////////////////
                             4514 ; 100  |//  EMC Flash CompactFlash Control Register (HW_FLCFCR) Bit Definitions
                             4515 ; 101  |
                             4516 ; 102  |typedef union           /* Flash CompactFlash Control Register*/
                             4517 ; 103  |{
                             4518 ; 104  |    struct
                             4519 ; 105  |    {
                             4520 ; 106  |        int WP          :1;
                             4521 ; 107  |        int CDP         :1;
                             4522 ; 108  |        unsigned SM     :2;
                             4523 ; 109  |        int XATTR       :1;
                             4524 ; 110  |        int CRST        :1;
                             4525 ; 111  |        int XWT         :1;
                             4526 ; 112  |        int RI          :1;
                             4527 ; 113  |        int IFCE        :1;
                             4528 ; 114  |        int ISCE        :1;
                             4529 ; 115  |        int INCE        :1;
                             4530 ; 116  |        int IFCS        :1;
                             4531 ; 117  |        int ISCS        :1;
                             4532 ; 118  |        int INCS        :1;
                             4533 ; 119  |        unsigned CFAI   :2;
                             4534 ; 120  |        int XDDI        :1;
                             4535 ; 121  |        unsigned CS     :2;
                             4536 ; 122  |        int CRE         :1;
                             4537 ; 123  |        unsigned VS     :2;
                             4538 ; 124  |        int DASP        :1;
                             4539 ; 125  |        int MODE16      :1; 
                             4540 ; 126  |    } B;
                             4541 ; 127  |    int I;
                             4542 ; 128  |} flcfcr_type;
                             4543 ; 129  |
                             4544 ; 130  |#define HW_FLCFCR_WP_BITPOS 0
                             4545 ; 131  |#define HW_FLCFCR_CDP_BITPOS 1
                             4546 ; 132  |#define HW_FLCFCR_SM_BITPOS 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  77

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4547 ; 133  |#define HW_FLCFCR_XATTR_BITPOS 4
                             4548 ; 134  |#define HW_FLCFCR_CRST_BITPOS 5
                             4549 ; 135  |#define HW_FLCFCR_XWT_BITPOS 6
                             4550 ; 136  |#define HW_FLCFCR_RI_BITPOS 7
                             4551 ; 137  |#define HW_FLCFCR_IFCE_BITPOS 8
                             4552 ; 138  |#define HW_FLCFCR_ISCE_BITPOS 9
                             4553 ; 139  |#define HW_FLCFCR_INCE_BITPOS 10
                             4554 ; 140  |#define HW_FLCFCR_IFCS_BITPOS 11
                             4555 ; 141  |#define HW_FLCFCR_ISCS_BITPOS 12
                             4556 ; 142  |#define HW_FLCFCR_INCS_BITPOS 13
                             4557 ; 143  |#define HW_FLCFCR_CFAI_BITPOS 14
                             4558 ; 144  |#define HW_FLCFCR_XDDI_BITPOS 16
                             4559 ; 145  |#define HW_FLCFCR_CS_BITPOS 17
                             4560 ; 146  |#define HW_FLCFCR_CRE_BITPOS 19
                             4561 ; 147  |#define HW_FLCFCR_VS_BITPOS 20
                             4562 ; 148  |#define HW_FLCFCR_DASP_BITPOS 22
                             4563 ; 149  |
                             4564 ; 150  |#define HW_FLCFCR_WP_SETMASK 1<<HW_FLCFCR_WP_BITPOS
                             4565 ; 151  |#define HW_FLCFCR_CDP_SETMASK 1<<HW_FLCFCR_CDP_BITPOS
                             4566 ; 152  |#define HW_FLCFCR_SM_SETMASK 3<<HW_FLCFCR_SM_BITPOS
                             4567 ; 153  |#define HW_FLCFCR_XATTR_SETMASK 1<<HW_FLCFCR_XATTR_BITPOS
                             4568 ; 154  |#define HW_FLCFCR_CRST_SETMASK 1<<HW_FLCFCR_CRST_BITPOS
                             4569 ; 155  |#define HW_FLCFCR_XWT_SETMASK 1<<HW_FLCFCR_XWT_BITPOS
                             4570 ; 156  |#define HW_FLCFCR_RI_SETMASK 1<<HW_FLCFCR_RI_BITPOS
                             4571 ; 157  |#define HW_FLCFCR_IFCE_SETMASK 1<<HW_FLCFCR_IFCE_BITPOS
                             4572 ; 158  |#define HW_FLCFCR_ISCE_SETMASK 1<<HW_FLCFCR_ISCE_BITPOS
                             4573 ; 159  |#define HW_FLCFCR_INCE_SETMASK 1<<HW_FLCFCR_INCE_BITPOS
                             4574 ; 160  |#define HW_FLCFCR_IFCS_SETMASK 1<<HW_FLCFCR_IFCS_BITPOS
                             4575 ; 161  |#define HW_FLCFCR_ISCS_SETMASK 1<<HW_FLCFCR_ISCS_BITPOS
                             4576 ; 162  |#define HW_FLCFCR_INCS_SETMASK 1<<HW_FLCFCR_INCS_BITPOS
                             4577 ; 163  |#define HW_FLCFCR_CFAI_SETMASK 3<<HW_FLCFCR_CFAI_BITPOS
                             4578 ; 164  |#define HW_FLCFCR_XDDI_SETMASK 1<<HW_FLCFCR_XDDI_BITPOS
                             4579 ; 165  |#define HW_FLCFCR_CS_SETMASK 3<<HW_FLCFCR_CS_BITPOS
                             4580 ; 166  |#define HW_FLCFCR_CRE_SETMASK 1<<HW_FLCFCR_CRE_BITPOS
                             4581 ; 167  |#define HW_FLCFCR_VS_SETMASK 3<<HW_FLCFCR_VS_BITPOS
                             4582 ; 168  |#define HW_FLCFCR_DASP_SETMASK 1<<HW_FLCFCR_DASP_BITPOS
                             4583 ; 169  |
                             4584 ; 170  |#define HW_FLCFCR_WP_CLRMASK ~(WORD)HW_FLCFCR_WP_SETMASK
                             4585 ; 171  |#define HW_FLCFCR_CDP_CLRMASK ~(WORD)HW_FLCFCR_CDP_SETMASK
                             4586 ; 172  |#define HW_FLCFCR_SM_CLRMASK ~(WORD)HW_FLCFCR_SM_SETMASK
                             4587 ; 173  |#define HW_FLCFCR_XATTR_CLRMASK ~(WORD)HW_FLCFCR_XATTR_SETMASK
                             4588 ; 174  |#define HW_FLCFCR_CRST_CLRMASK ~(WORD)HW_FLCFCR_CRST_SETMASK
                             4589 ; 175  |#define HW_FLCFCR_XWT_CLRMASK ~(WORD)HW_FLCFCR_XWT_SETMASK
                             4590 ; 176  |#define HW_FLCFCR_RI_CLRMASK ~(WORD)HW_FLCFCR_RI_SETMASK
                             4591 ; 177  |#define HW_FLCFCR_IFCE_CLRMASK ~(WORD)HW_FLCFCR_IFCE_SETMASK
                             4592 ; 178  |#define HW_FLCFCR_ISCE_CLRMASK ~(WORD)HW_FLCFCR_ISCE_SETMASK
                             4593 ; 179  |#define HW_FLCFCR_INCE_CLRMASK ~(WORD)HW_FLCFCR_INCE_SETMASK
                             4594 ; 180  |#define HW_FLCFCR_IFCS_CLRMASK ~(WORD)HW_FLCFCR_IFCS_SETMASK
                             4595 ; 181  |#define HW_FLCFCR_ISCS_CLRMASK ~(WORD)HW_FLCFCR_ISCS_SETMASK
                             4596 ; 182  |#define HW_FLCFCR_INCS_CLRMASK ~(WORD)HW_FLCFCR_INCS_SETMASK
                             4597 ; 183  |#define HW_FLCFCR_CFAI_CLRMASK ~(WORD)HW_FLCFCR_CFAI_SETMASK
                             4598 ; 184  |#define HW_FLCFCR_XDDI_CLRMASK ~(WORD)HW_FLCFCR_XDDI_SETMASK
                             4599 ; 185  |#define HW_FLCFCR_CS_CLRMASK ~(WORD)HW_FLCFCR_CS_SETMASK
                             4600 ; 186  |#define HW_FLCFCR_CRE_CLRMASK ~(WORD)HW_FLCFCR_CRE_SETMASK
                             4601 ; 187  |#define HW_FLCFCR_VS_CLRMASK ~(WORD)HW_FLCFCR_VS_SETMASK
                             4602 ; 188  |#define HW_FLCFCR_DASP_CLRMASK ~(WORD)HW_FLCFCR_DASP_SETMASK
                             4603 ; 189  |
                             4604 ; 190  |
                             4605 ; 191  |/////////////////////////////////////////////////////////////////////////////////
                             4606 ; 192  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR1R) Bit Definitions
                             4607 ; 193  |
                             4608 ; 194  |typedef union           /* Flash CompactFlash Timer1 Register*/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  78

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4609 ; 195  |{
                             4610 ; 196  |    struct
                             4611 ; 197  |    {
                             4612 ; 198  |        unsigned TRWSU  :5;
                             4613 ; 199  |        unsigned TRPW   :7;
                             4614 ; 200  |        unsigned TWPW   :7;
                             4615 ; 201  |        unsigned TRWH   :5;
                             4616 ; 202  |    } B;
                             4617 ; 203  |    int I;
                             4618 ; 204  |} flcftmr1r_type;
                             4619 ; 205  |
                             4620 ; 206  |#define HW_FLCFTMR1R_TRWSU_BITPOS 0
                             4621 ; 207  |#define HW_FLCFTMR1R_TRPW_BITPOS 5
                             4622 ; 208  |#define HW_FLCFTMR1R_TWPW_BITPOS 12
                             4623 ; 209  |#define HW_FLCFTMR1R_TRWH_BITPOS 19
                             4624 ; 210  |
                             4625 ; 211  |#define HW_FLCFTMR1R_TRWSU_SETMASK 0x1F<<HW_FLCFTMR1R_TRWSU_BITPOS
                             4626 ; 212  |#define HW_FLCFTMR1R_TRPW_SETMASK 0x7F<<HW_FLCFTMR1R_TRPW_BITPOS
                             4627 ; 213  |#define HW_FLCFTMR1R_TWPW_SETMASK 0x7F<<HW_FLCFTMR1R_TWPW_BITPOS
                             4628 ; 214  |#define HW_FLCFTMR1R_TRWH_SETMASK 0x1F<<HW_FLCFTMR1R_TRWH_BITPOS
                             4629 ; 215  |
                             4630 ; 216  |#define HW_FLCFTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWSU_SETMASK
                             4631 ; 217  |#define HW_FLCFTMR1R_TRPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TRPW_SETMASK
                             4632 ; 218  |#define HW_FLCFTMR1R_TWPW_CLRMASK ~(WORD)HW_FLCFTMR1R_TWPW_SETMASK
                             4633 ; 219  |#define HW_FLCFTMR1R_TRWH_CLRMASK ~(WORD)HW_FLCFTMR1R_TRWH_SETMASK
                             4634 ; 220  |
                             4635 ; 221  |
                             4636 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                             4637 ; 223  |//  EMC Flash Compact Flash Timer1 Register (HW_FLCFTMR2R) Bit Definitions
                             4638 ; 224  |
                             4639 ; 225  |typedef union           /* Flash CompactFlash Timer2 Register*/
                             4640 ; 226  |{
                             4641 ; 227  |    struct
                             4642 ; 228  |    {
                             4643 ; 229  |        unsigned TWW    :4;
                             4644 ; 230  |        unsigned TWTO   :10;
                             4645 ; 231  |        unsigned THW    :5; 
                             4646 ; 232  |        unsigned TRAQ   :5;
                             4647 ; 233  |    } B;
                             4648 ; 234  |    int I;
                             4649 ; 235  |} flcftmr2r_type;
                             4650 ; 236  |
                             4651 ; 237  |#define HW_FLCFTMR2R_TWW_BITPOS 0
                             4652 ; 238  |#define HW_FLCFTMR2R_TWTO_BITPOS 4
                             4653 ; 239  |#define HW_FLCFTMR2R_THW_BITPOS 14
                             4654 ; 240  |#define HW_FLCFTMR2R_TRAQ_BITPOS 19
                             4655 ; 241  |
                             4656 ; 242  |#define HW_FLCFTMR2R_TWW_SETMASK 0xF<<HW_FLCFTMR2R_TWW_BITPOS
                             4657 ; 243  |#define HW_FLCFTMR2R_TWTO_SETMASK 0x3FF<<HW_FLCFTMR2R_TWTO_BITPOS
                             4658 ; 244  |#define HW_FLCFTMR2R_THW_SETMASK 0x1F<<HW_FLCFTMR2R_THW_BITPOS
                             4659 ; 245  |#define HW_FLCFTMR2R_TRAQ_SETMASK 0x1F<<HW_FLCFTMR2R_TRAQ_BITPOS
                             4660 ; 246  |
                             4661 ; 247  |#define HW_FLCFTMR2R_TWW_CLRMASK ~(WORD)HW_FLCFTMR2R_TWW_SETMASK
                             4662 ; 248  |#define HW_FLCFTMR2R_TWTO_CLRMASK ~(WORD)HW_FLCFTMR2R_TWTO_SETMASK
                             4663 ; 249  |#define HW_FLCFTMR2R_THW_CLRMASK ~(WORD)HW_FLCFTMR2R_THW_SETMASK
                             4664 ; 250  |#define HW_FLCFTMR2R_TRAQ_CLRMASK ~(WORD)HW_FLCFTMR2R_TRAQ_SETMASK
                             4665 ; 251  |
                             4666 ; 252  |
                             4667 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                             4668 ; 254  |//  EMC Flash SmartMedia Control Register (HW_FLSMCR) Bit Definitions
                             4669 ; 255  |
                             4670 ; 256  |typedef union           /* Flash SmartMedia Control Register*/
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  79

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4671 ; 257  |{
                             4672 ; 258  |    struct
                             4673 ; 259  |    {
                             4674 ; 260  |        unsigned CS     :2;
                             4675 ; 261  |        int SE          :1;
                             4676 ; 262  |        int WP          :1;
                             4677 ; 263  |        int SIZE        :1;
                             4678 ; 264  |        int ICMD        :8;
                             4679 ; 265  |        int TOIE        :1;
                             4680 ; 266  |        int BPIE        :1;
                             4681 ; 267  |        int TOIRQ       :1;
                             4682 ; 268  |        int BPIRQ       :1;
                             4683 ; 269  |    } B;
                             4684 ; 270  |    int I;
                             4685 ; 271  |} flsmcr_type;
                             4686 ; 272  |
                             4687 ; 273  |#define HW_FLSMCR_CS_BITPOS 0
                             4688 ; 274  |#define HW_FLSMCR_SE_BITPOS 2
                             4689 ; 275  |#define HW_FLSMCR_WP_BITPOS 3
                             4690 ; 276  |#define HW_FLSMCR_SIZE_BITPOS 4
                             4691 ; 277  |#define HW_FLSMCR_ICMD_BITPOS 5
                             4692 ; 278  |#define HW_FLSMCR_TOIE_BITPOS 13
                             4693 ; 279  |#define HW_FLSMCR_BPIE_BITPOS 14
                             4694 ; 280  |#define HW_FLSMCR_TOIRQ_BITPOS 15
                             4695 ; 281  |#define HW_FLSMCR_BPIRQ_BITPOS 16
                             4696 ; 282  |
                             4697 ; 283  |#define HW_FLSMCR_CS_SETMASK 1<<HW_FLSMCR_CS_BITPOS
                             4698 ; 284  |#define HW_FLSMCR_SE_SETMASK 1<<HW_FLSMCR_SE_BITPOS
                             4699 ; 285  |#define HW_FLSMCR_WP_SETMASK 1<<HW_FLSMCR_WP_BITPOS
                             4700 ; 286  |#define HW_FLSMCR_SIZE_SETMASK 1<<HW_FLSMCR_SIZE_BITPOS
                             4701 ; 287  |#define HW_FLSMCR_ICMD_SETMASK (0xFF)<<HW_FLSMCR_ICMD_BITPOS
                             4702 ; 288  |#define HW_FLSMCR_TOIE_SETMASK 1<<HW_FLSMCR_TOIE_BITPOS
                             4703 ; 289  |#define HW_FLSMCR_BPIE_SETMASK 1<<HW_FLSMCR_BPIE_BITPOS
                             4704 ; 290  |#define HW_FLSMCR_TOIRQ_SETMASK 1<<HW_FLSMCR_TOIRQ_BITPOS
                             4705 ; 291  |#define HW_FLSMCR_BPIRQ_SETMASK 1<<HW_FLSMCR_BPIRQ_BITPOS
                             4706 ; 292  |
                             4707 ; 293  |#define HW_FLSMCR_SE_ASSERT_SETMASK 0x000000
                             4708 ; 294  |#define HW_FLSMCR_SE_DEASSERT_SETMASK 0x000004
                             4709 ; 295  |#define HW_FLSMCR_WP_ASSERT_SETMASK 0x000000
                             4710 ; 296  |#define HW_FLSMCR_WP_DEASSERT_SETMASK 0x000008
                             4711 ; 297  |#define HW_FLSMCR_SIZE_SMALL_SETMASK 0x000000
                             4712 ; 298  |#define HW_FLSMCR_SIZE_LARGE_SETMASK 0x000010
                             4713 ; 299  |#define HW_FLSMCR_ICMD_RESET_SETMASK 0x001FE0
                             4714 ; 300  |#define HW_FLSMCR_ICMD_READ_STATUS_SETMASK 0x000E00
                             4715 ; 301  |#define HW_FLSMCR_ICMD_BLOCK_ERASE_SETMASK 0x000C00
                             4716 ; 302  |#define HW_FLSMCR_ICMD_ERASE_SETMASK 0x001A00
                             4717 ; 303  |#define HW_FLSMCR_ICMD_RP_FIRST_SETMASK 0x000000
                             4718 ; 304  |#define HW_FLSMCR_ICMD_RP_SECOND_SETMASK 0x000020
                             4719 ; 305  |#define HW_FLSMCR_ICMD_RP_SPARE_SETMASK 0x000A00
                             4720 ; 306  |#define HW_FLSMCR_ICMD_READ_ID_SETMASK 0x001200
                             4721 ; 307  |
                             4722 ; 308  |#define HW_FLSMCR_CS_CLRMASK ~(WORD)HW_FLSMCR_CS_SETMASK
                             4723 ; 309  |#define HW_FLSMCR_SE_CLRMASK ~(WORD)HW_FLSMCR_SE_SETMASK
                             4724 ; 310  |#define HW_FLSMCR_WP_CLRMASK ~(WORD)HW_FLSMCR_WP_SETMASK
                             4725 ; 311  |#define HW_FLSMCR_SIZE_CLRMASK ~(WORD)HW_FLSMCR_SIZE_SETMASK
                             4726 ; 312  |#define HW_FLSMCR_ICMD_CLRMASK ~(WORD)HW_FLSMCR_ICMD_SETMASK
                             4727 ; 313  |#define HW_FLSMCR_TOIE_CLRMASK ~(WORD)HW_FLSMCR_TOIE_SETMASK
                             4728 ; 314  |#define HW_FLSMCR_BPIE_CLRMASK ~(WORD)HW_FLSMCR_BPIE_SETMASK
                             4729 ; 315  |#define HW_FLSMCR_TOIRQ_CLRMASK ~(WORD)HW_FLSMCR_TOIRQ_SETMASK
                             4730 ; 316  |#define HW_FLSMCR_BPIRQ_CLRMASK ~(WORD)HW_FLSMCR_BPIRQ_SETMASK
                             4731 ; 317  |
                             4732 ; 318  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  80

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4733 ; 319  |/////////////////////////////////////////////////////////////////////////////////
                             4734 ; 320  |//  EMC Flash SmartMedia Timer1 Register (HW_FLSMTMR1R) Bit Definitions
                             4735 ; 321  |
                             4736 ; 322  |typedef union           /* Flash SmartMedia Timer1 Register*/
                             4737 ; 323  |{
                             4738 ; 324  |    struct
                             4739 ; 325  |    {
                             4740 ; 326  |        unsigned TRWSU  :5;
                             4741 ; 327  |        unsigned TRPW   :6;
                             4742 ; 328  |        unsigned TWPW   :6;
                             4743 ; 329  |        unsigned TRWH   :5;
                             4744 ; 330  |    } B;
                             4745 ; 331  |    int I;
                             4746 ; 332  |} flsmtmr1r_type;
                             4747 ; 333  |
                             4748 ; 334  |#define HW_FLSMTMR1R_TRWSU_BITPOS 0
                             4749 ; 335  |#define HW_FLSMTMR1R_TRPW_BITPOS 5
                             4750 ; 336  |#define HW_FLSMTMR1R_TWPW_BITPOS 11
                             4751 ; 337  |#define HW_FLSMTMR1R_TRWH_BITPOS 17
                             4752 ; 338  |
                             4753 ; 339  |#define HW_FLSMTMR1R_TRWSU_SETMASK 0x1F<<HW_FLSMTMR1R_TRWSU_BITPOS
                             4754 ; 340  |#define HW_FLSMTMR1R_TRPW_SETMASK 0x3F<<HW_FLSMTMR1R_TRPW_BITPOS
                             4755 ; 341  |#define HW_FLSMTMR1R_TWPW_SETMASK 0x3F<<HW_FLSMTMR1R_TWPW_BITPOS
                             4756 ; 342  |#define HW_FLSMTMR1R_TRWH_SETMASK 0x1F<<HW_FLSMTMR1R_TRWH_BITPOS
                             4757 ; 343  |
                             4758 ; 344  |#define HW_FLSMTMR1R_TRWSU_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWSU_SETMASK
                             4759 ; 345  |#define HW_FLSMTMR1R_TRPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TRPW_SETMASK
                             4760 ; 346  |#define HW_FLSMTMR1R_TWPW_CLRMASK ~(WORD)HW_FLSMTMR1R_TWPW_SETMASK
                             4761 ; 347  |#define HW_FLSMTMR1R_TRWH_CLRMASK ~(WORD)HW_FLSMTMR1R_TRWH_SETMASK
                             4762 ; 348  |
                             4763 ; 349  |
                             4764 ; 350  |/////////////////////////////////////////////////////////////////////////////////
                             4765 ; 351  |//  EMC Flash SmartMedia Timer2 Register (HW_FLSMTMR2R) Bit Definitions
                             4766 ; 352  |
                             4767 ; 353  |typedef union           /* Flash SmartMedia Timer2 Register*/
                             4768 ; 354  |{
                             4769 ; 355  |    struct
                             4770 ; 356  |    {
                             4771 ; 357  |        unsigned TWT    :6;
                             4772 ; 358  |        unsigned TWTO   :18;
                             4773 ; 359  |    } B;
                             4774 ; 360  |    int I;
                             4775 ; 361  |} flsmtmr2r_type;
                             4776 ; 362  |
                             4777 ; 363  |#define HW_FLSMTMR2R_TWT_BITPOS 0
                             4778 ; 364  |#define HW_FLSMTMR2R_TWTO_BITPOS 6
                             4779 ; 365  |
                             4780 ; 366  |#define HW_FLSMTMR2R_TWT_SETMASK 0x3F<<HW_FLSMTMR2R_TWT_BITPOS
                             4781 ; 367  |#define HW_FLSMTMR2R_TWTO_SETMASK 0x3FF<<HW_FLSMTMR2R_TWTO_BITPOS
                             4782 ; 368  |
                             4783 ; 369  |#define HW_FLSMTMR2R_TWT_CLRMASK ~(WORD)HW_FLSMTMR2R_TWT_SETMASK
                             4784 ; 370  |#define HW_FLSMTMR2R_TWTO_CLRMASK ~(WORD)HW_FLSMTMR2R_TWTO_SETMASK
                             4785 ; 371  |
                             4786 ; 372  |/*//////////////////////////////////////////////////////////////////////////////
                             4787 ; 373  |  //  EMC Flash Control Status Register2 (HW_FLCR2) Bit Definitions     */
                             4788 ; 374  |typedef union 
                             4789 ; 375  |{
                             4790 ; 376  |  struct
                             4791 ; 377  |  {
                             4792 ; 378  |    unsigned ASEL     :2;        /* Memory Select */
                             4793 ; 379  |    unsigned RA       :1;        /* Right Align word into 24bit memory for True IDE  xfers
                                   */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  81

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4794 ; 380  |    unsigned LA       :1;        /* Left  Align word into 24bit memory for True IDE  xfers
                                   */
                             4795 ; 381  |    unsigned NEGDMA   :1;        /* Inverts data from Flash to memory */
                             4796 ; 382  |    unsigned NEGFL    :1;        /* Inverts data from memory to Flash */
                             4797 ; 383  |    unsigned CLKOFF   :1;        /* Power down - turns clk off */
                             4798 ; 384  |    int PAD0          :17;    
                             4799 ; 385  |  } B;
                             4800 ; 386  |  int I;
                             4801 ; 387  |} flcr2_type;
                             4802 ; 388  |
                             4803 ; 389  |/////////////////////////////////////////////////////////////////////////////////
                             4804 ; 390  |//  EMC Flash SmartMedia Status Register (HW_FLSMSR) Bit Definitions
                             4805 ; 391  |#define HW_FLSMSR_RDY_BITPOS 0
                             4806 ; 392  |#define HW_FLSMSR_BUSY_BITPOS 7
                             4807 ; 393  |
                             4808 ; 394  |#define HW_FLCR      (*(volatile flcr_type      _X*) (HW_EMC_BASEADDR))    /* EMC Flash Co
                                  ntrol Register */
                             4809 ; 395  |#define HW_FLSALR    (*(volatile flsalr_type    _X*) (HW_EMC_BASEADDR+1))  /* EMC Flash St
                                  art Address Low Register */
                             4810 ; 396  |#define HW_FLSAHR    (*(volatile flsahr_type    _X*) (HW_EMC_BASEADDR+2))  /* EMC Flash St
                                  art Address High Register */
                             4811 ; 397  |#define HW_FLSSMPR   (*(volatile flssmpr_type   _X*) (HW_EMC_BASEADDR+3))  /*  */
                             4812 ; 398  |#define HW_FLCR2     (*(volatile flcr2_type     _X*) (HW_EMC_BASEADDR+4))  /* EMC Flash Co
                                  ntrol Register2 */
                             4813 ; 399  |#define HW_FLCFCR    (*(volatile flcfcr_type    _X*) (HW_EMC_BASEADDR+8))  /* EMC Flash Co
                                  mpactFlash Control Register*/
                             4814 ; 400  |#define HW_FLCFTMR1R (*(volatile flcftmr1r_type _X*) (HW_EMC_BASEADDR+9))  /* EMC Flash Co
                                  mpact Flash Timer1 Register*/
                             4815 ; 401  |#define HW_FLCFTMR2R (*(volatile flcftmr2r_type _X*) (HW_EMC_BASEADDR+10)) /* EMC Flash Co
                                  mpact Flash Timer2 Register*/
                             4816 ; 402  |#define HW_FLSMCR    (*(volatile flsmcr_type    _X*) (HW_EMC_BASEADDR+16)) /* EMC Flash Sm
                                  artMedia Control Register*/
                             4817 ; 403  |#define HW_FLSMTMR1R (*(volatile flsmtmr1r_type _X*) (HW_EMC_BASEADDR+17)) /* EMC Flash Sm
                                  artMedia Timer1 Register*/
                             4818 ; 404  |#define HW_FLSMTMR2R (*(volatile flsmtmr2r_type _X*) (HW_EMC_BASEADDR+18)) /* EMC Flash Sm
                                  artMedia Timer2 Register*/
                             4819 ; 405  |#define HW_FLSMSR    (*(volatile flssmsr_type   _X*) (HW_EMC_BASEADDR+19)) /*  */
                             4820 ; 406  |
                             4821 ; 407  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             4822 ; 408  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             4823 ; 409  |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             4824 ; 410  |
                             4825 ; 411  |#define HW_FLC2R HW_EMC_BASEADDR+4
                             4826 ; 412  |
                             4827 ; 413  |#endif
                             4828 ; 414  |
                             4829 
                             4831 
                             4832 ; 22   |#include "regsgpio.h"
                             4833 
                             4835 
                             4836 ; 1    |#if !(defined(__REGS_GPIO_INC))
                             4837 ; 2    |#define __REGS_GPIO_INC 1
                             4838 ; 3    |
                             4839 ; 4    |#include "types.h"
                             4840 ; 5    |
                             4841 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             4842 ; 7    |//  Interrupt Collector Registers
                             4843 ; 8    |/////////////////////////////////////////////////////////////////////////////////
                             4844 ; 9    |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  82

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4845 ; 10   |#define HW_GPIO_BASEADDR 0xF400
                             4846 ; 11   |
                             4847 ; 12   |#define HW_GPB0_BASEADDR HW_GPIO_BASEADDR
                             4848 ; 13   |#define HW_GPB1_BASEADDR HW_GPIO_BASEADDR+0x10
                             4849 ; 14   |#define HW_GPB2_BASEADDR HW_GPIO_BASEADDR+0x20
                             4850 ; 15   |#define HW_GPB3_BASEADDR HW_GPIO_BASEADDR+0x30
                             4851 ; 16   |
                             4852 ; 17   |#define HW_GPB0_BLOCKNUM 0
                             4853 ; 18   |#define HW_GPB1_BLOCKNUM 1
                             4854 ; 19   |#define HW_GPB2_BLOCKNUM 2
                             4855 ; 20   |#define HW_GPB3_BLOCKNUM 3
                             4856 ; 21   |
                             4857 ; 22   |#define HW_GPB_GPENR 0
                             4858 ; 23   |#define HW_GPB_GPDOR 1
                             4859 ; 24   |#define HW_GPB_GPDIR 2
                             4860 ; 25   |#define HW_GPB_GPDOER 3
                             4861 ; 26   |#define HW_GPB_GPIPENR 4
                             4862 ; 27   |#define HW_GPB_GPIENR 5
                             4863 ; 28   |#define HW_GPB_GPILVLR 6
                             4864 ; 29   |#define HW_GPB_GPIPOLR 7
                             4865 ; 30   |#define HW_GPB_GPISTATR 8
                             4866 ; 31   |#define HW_GPB_GPPWR 9
                             4867 ; 32   |#define HW_GPB_GP8MA 10
                             4868 ; 33   |
                             4869 ; 34   |
                             4870 ; 35   |
                             4871 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                             4872 ; 37   |//  GPIO Register Bit Positions
                             4873 ; 38   |typedef union               /* GPIO Pin Register Bank 0 */
                             4874 ; 39   |{
                             4875 ; 40   |    struct Bitfield B;      // Bitfield is generic structure B0 - B23 in types.h
                             4876 ; 41   |    unsigned int I;
                             4877 ; 42   |    unsigned int U;
                             4878 ; 43   |} gpr_type;
                             4879 ; 44   |
                             4880 ; 45   |#define HW_GP_B0_BITPOS 0
                             4881 ; 46   |#define HW_GP_B1_BITPOS 1
                             4882 ; 47   |#define HW_GP_B2_BITPOS 2
                             4883 ; 48   |#define HW_GP_B3_BITPOS 3
                             4884 ; 49   |#define HW_GP_B4_BITPOS 4
                             4885 ; 50   |#define HW_GP_B5_BITPOS 5
                             4886 ; 51   |#define HW_GP_B6_BITPOS 6
                             4887 ; 52   |#define HW_GP_B7_BITPOS 7
                             4888 ; 53   |#define HW_GP_B8_BITPOS 8
                             4889 ; 54   |#define HW_GP_B9_BITPOS 9
                             4890 ; 55   |#define HW_GP_B10_BITPOS 10
                             4891 ; 56   |#define HW_GP_B11_BITPOS 11
                             4892 ; 57   |#define HW_GP_B12_BITPOS 12
                             4893 ; 58   |#define HW_GP_B13_BITPOS 13
                             4894 ; 59   |#define HW_GP_B14_BITPOS 14
                             4895 ; 60   |#define HW_GP_B15_BITPOS 15
                             4896 ; 61   |#define HW_GP_B16_BITPOS 16
                             4897 ; 62   |#define HW_GP_B17_BITPOS 17
                             4898 ; 63   |#define HW_GP_B18_BITPOS 18
                             4899 ; 64   |#define HW_GP_B19_BITPOS 19
                             4900 ; 65   |#define HW_GP_B20_BITPOS 20
                             4901 ; 66   |#define HW_GP_B21_BITPOS 21
                             4902 ; 67   |#define HW_GP_B22_BITPOS 22
                             4903 ; 68   |#define HW_GP_B23_BITPOS 23
                             4904 ; 69   |
                             4905 ; 70   |#define HW_GP_B0_SETMASK (1<<HW_GP_B0_BITPOS)
                             4906 ; 71   |#define HW_GP_B1_SETMASK (1<<HW_GP_B1_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  83

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4907 ; 72   |#define HW_GP_B2_SETMASK (1<<HW_GP_B2_BITPOS)
                             4908 ; 73   |#define HW_GP_B3_SETMASK (1<<HW_GP_B3_BITPOS)
                             4909 ; 74   |#define HW_GP_B4_SETMASK (1<<HW_GP_B4_BITPOS)
                             4910 ; 75   |#define HW_GP_B5_SETMASK (1<<HW_GP_B5_BITPOS)
                             4911 ; 76   |#define HW_GP_B6_SETMASK (1<<HW_GP_B6_BITPOS)
                             4912 ; 77   |#define HW_GP_B7_SETMASK (1<<HW_GP_B7_BITPOS)
                             4913 ; 78   |#define HW_GP_B8_SETMASK (1<<HW_GP_B8_BITPOS)
                             4914 ; 79   |#define HW_GP_B9_SETMASK (1<<HW_GP_B9_BITPOS)
                             4915 ; 80   |#define HW_GP_B10_SETMASK (1<<HW_GP_B10_BITPOS)
                             4916 ; 81   |#define HW_GP_B11_SETMASK (1<<HW_GP_B11_BITPOS)
                             4917 ; 82   |#define HW_GP_B12_SETMASK (1<<HW_GP_B12_BITPOS)
                             4918 ; 83   |#define HW_GP_B13_SETMASK (1<<HW_GP_B13_BITPOS)
                             4919 ; 84   |#define HW_GP_B14_SETMASK (1<<HW_GP_B14_BITPOS)
                             4920 ; 85   |#define HW_GP_B15_SETMASK (1<<HW_GP_B15_BITPOS)
                             4921 ; 86   |#define HW_GP_B16_SETMASK (1<<HW_GP_B16_BITPOS)
                             4922 ; 87   |#define HW_GP_B17_SETMASK (1<<HW_GP_B17_BITPOS)
                             4923 ; 88   |#define HW_GP_B18_SETMASK (1<<HW_GP_B18_BITPOS)
                             4924 ; 89   |#define HW_GP_B19_SETMASK (1<<HW_GP_B19_BITPOS)
                             4925 ; 90   |#define HW_GP_B20_SETMASK (1<<HW_GP_B20_BITPOS)
                             4926 ; 91   |#define HW_GP_B21_SETMASK (1<<HW_GP_B21_BITPOS)
                             4927 ; 92   |#define HW_GP_B22_SETMASK (1<<HW_GP_B22_BITPOS)
                             4928 ; 93   |#define HW_GP_B23_SETMASK (1<<HW_GP_B23_BITPOS)
                             4929 ; 94   |
                             4930 ; 95   |#define HW_GP_B0_CLRMASK (~(WORD)HW_GP_B0_SETMASK)
                             4931 ; 96   |#define HW_GP_B1_CLRMASK (~(WORD)HW_GP_B1_SETMASK)
                             4932 ; 97   |#define HW_GP_B2_CLRMASK (~(WORD)HW_GP_B2_SETMASK)
                             4933 ; 98   |#define HW_GP_B3_CLRMASK (~(WORD)HW_GP_B3_SETMASK)
                             4934 ; 99   |#define HW_GP_B4_CLRMASK (~(WORD)HW_GP_B4_SETMASK)
                             4935 ; 100  |#define HW_GP_B5_CLRMASK (~(WORD)HW_GP_B5_SETMASK)
                             4936 ; 101  |#define HW_GP_B6_CLRMASK (~(WORD)HW_GP_B6_SETMASK)
                             4937 ; 102  |#define HW_GP_B7_CLRMASK (~(WORD)HW_GP_B7_SETMASK)
                             4938 ; 103  |#define HW_GP_B8_CLRMASK (~(WORD)HW_GP_B8_SETMASK)
                             4939 ; 104  |#define HW_GP_B9_CLRMASK (~(WORD)HW_GP_B9_SETMASK)
                             4940 ; 105  |#define HW_GP_B10_CLRMASK (~(WORD)HW_GP_B10_SETMASK)
                             4941 ; 106  |#define HW_GP_B11_CLRMASK (~(WORD)HW_GP_B11_SETMASK)
                             4942 ; 107  |#define HW_GP_B12_CLRMASK (~(WORD)HW_GP_B12_SETMASK)
                             4943 ; 108  |#define HW_GP_B13_CLRMASK (~(WORD)HW_GP_B13_SETMASK)
                             4944 ; 109  |#define HW_GP_B14_CLRMASK (~(WORD)HW_GP_B14_SETMASK)
                             4945 ; 110  |#define HW_GP_B15_CLRMASK (~(WORD)HW_GP_B15_SETMASK)
                             4946 ; 111  |#define HW_GP_B16_CLRMASK (~(WORD)HW_GP_B16_SETMASK)
                             4947 ; 112  |#define HW_GP_B17_CLRMASK (~(WORD)HW_GP_B17_SETMASK)
                             4948 ; 113  |#define HW_GP_B18_CLRMASK (~(WORD)HW_GP_B18_SETMASK)
                             4949 ; 114  |#define HW_GP_B19_CLRMASK (~(WORD)HW_GP_B19_SETMASK)
                             4950 ; 115  |#define HW_GP_B20_CLRMASK (~(WORD)HW_GP_B20_SETMASK)
                             4951 ; 116  |#define HW_GP_B21_CLRMASK (~(WORD)HW_GP_B21_SETMASK)
                             4952 ; 117  |#define HW_GP_B22_CLRMASK (~(WORD)HW_GP_B22_SETMASK)
                             4953 ; 118  |#define HW_GP_B23_CLRMASK (~(WORD)HW_GP_B23_SETMASK)
                             4954 ; 119  |
                             4955 ; 120  |/////////////////////////////////////////////////////////////////////////////////
                             4956 ; 121  |//  GPIO 8mA Register Bit Positions
                             4957 ; 122  |#define HW_GP8MA_B7_B0_BITPOS 0
                             4958 ; 123  |#define HW_GP8MA_B15_B8_BITPOS 1
                             4959 ; 124  |#define HW_GP8MA_B23_B16_BITPOS 2
                             4960 ; 125  |#define HW_GP8MA_CLK_GATE_BITPOS 23
                             4961 ; 126  |
                             4962 ; 127  |
                             4963 ; 128  |/////////////////////////////////////////////////////////////////////////////////
                             4964 ; 129  |//  Logical GPIO numbers
                             4965 ; 130  |#define HW_GPIO_000 0
                             4966 ; 131  |#define HW_GPIO_001 1
                             4967 ; 132  |#define HW_GPIO_002 2
                             4968 ; 133  |#define HW_GPIO_003 3
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  84

M:ADDR CODE           CYCLES LINE SOURCELINE
                             4969 ; 134  |#define HW_GPIO_004 4
                             4970 ; 135  |#define HW_GPIO_005 5
                             4971 ; 136  |#define HW_GPIO_006 6
                             4972 ; 137  |#define HW_GPIO_007 7
                             4973 ; 138  |#define HW_GPIO_008 8
                             4974 ; 139  |#define HW_GPIO_009 9
                             4975 ; 140  |#define HW_GPIO_010 10
                             4976 ; 141  |#define HW_GPIO_011 11
                             4977 ; 142  |#define HW_GPIO_012 12
                             4978 ; 143  |#define HW_GPIO_013 13
                             4979 ; 144  |#define HW_GPIO_014 14
                             4980 ; 145  |#define HW_GPIO_015 15
                             4981 ; 146  |#define HW_GPIO_016 16
                             4982 ; 147  |#define HW_GPIO_017 17
                             4983 ; 148  |#define HW_GPIO_018 18
                             4984 ; 149  |#define HW_GPIO_019 19
                             4985 ; 150  |#define HW_GPIO_020 20
                             4986 ; 151  |#define HW_GPIO_021 21
                             4987 ; 152  |#define HW_GPIO_022 22
                             4988 ; 153  |#define HW_GPIO_023 23
                             4989 ; 154  |#define HW_GPIO_024 24
                             4990 ; 155  |#define HW_GPIO_025 25
                             4991 ; 156  |#define HW_GPIO_026 26
                             4992 ; 157  |#define HW_GPIO_027 27
                             4993 ; 158  |#define HW_GPIO_028 28
                             4994 ; 159  |#define HW_GPIO_029 29
                             4995 ; 160  |#define HW_GPIO_030 30
                             4996 ; 161  |#define HW_GPIO_031 31
                             4997 ; 162  |#define HW_GPIO_032 32
                             4998 ; 163  |#define HW_GPIO_033 33
                             4999 ; 164  |#define HW_GPIO_034 34
                             5000 ; 165  |#define HW_GPIO_035 35
                             5001 ; 166  |#define HW_GPIO_036 36
                             5002 ; 167  |#define HW_GPIO_037 37
                             5003 ; 168  |#define HW_GPIO_038 38
                             5004 ; 169  |#define HW_GPIO_039 39
                             5005 ; 170  |#define HW_GPIO_040 40
                             5006 ; 171  |#define HW_GPIO_041 41
                             5007 ; 172  |#define HW_GPIO_042 42
                             5008 ; 173  |#define HW_GPIO_043 43
                             5009 ; 174  |#define HW_GPIO_044 44
                             5010 ; 175  |#define HW_GPIO_045 45
                             5011 ; 176  |#define HW_GPIO_046 46
                             5012 ; 177  |#define HW_GPIO_047 47
                             5013 ; 178  |#define HW_GPIO_048 48
                             5014 ; 179  |#define HW_GPIO_049 49
                             5015 ; 180  |#define HW_GPIO_050 50
                             5016 ; 181  |#define HW_GPIO_051 51
                             5017 ; 182  |#define HW_GPIO_052 52
                             5018 ; 183  |#define HW_GPIO_053 53
                             5019 ; 184  |#define HW_GPIO_054 54
                             5020 ; 185  |#define HW_GPIO_055 55
                             5021 ; 186  |#define HW_GPIO_056 56
                             5022 ; 187  |#define HW_GPIO_057 57
                             5023 ; 188  |#define HW_GPIO_058 58
                             5024 ; 189  |#define HW_GPIO_059 59
                             5025 ; 190  |#define HW_GPIO_060 60
                             5026 ; 191  |#define HW_GPIO_061 61
                             5027 ; 192  |#define HW_GPIO_062 62
                             5028 ; 193  |#define HW_GPIO_063 63
                             5029 ; 194  |#define HW_GPIO_064 64
                             5030 ; 195  |#define HW_GPIO_065 65
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  85

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5031 ; 196  |#define HW_GPIO_066 66
                             5032 ; 197  |#define HW_GPIO_067 67
                             5033 ; 198  |#define HW_GPIO_068 68
                             5034 ; 199  |#define HW_GPIO_069 69
                             5035 ; 200  |#define HW_GPIO_070 70
                             5036 ; 201  |#define HW_GPIO_071 71
                             5037 ; 202  |#define HW_GPIO_072 72
                             5038 ; 203  |#define HW_GPIO_073 73
                             5039 ; 204  |#define HW_GPIO_074 74
                             5040 ; 205  |#define HW_GPIO_075 75
                             5041 ; 206  |#define HW_GPIO_076 76
                             5042 ; 207  |#define HW_GPIO_077 77
                             5043 ; 208  |#define HW_GPIO_078 78
                             5044 ; 209  |#define HW_GPIO_079 79
                             5045 ; 210  |#define HW_GPIO_080 80
                             5046 ; 211  |#define HW_GPIO_081 81
                             5047 ; 212  |#define HW_GPIO_082 82
                             5048 ; 213  |#define HW_GPIO_083 83
                             5049 ; 214  |#define HW_GPIO_084 84
                             5050 ; 215  |#define HW_GPIO_085 85
                             5051 ; 216  |#define HW_GPIO_086 86
                             5052 ; 217  |#define HW_GPIO_087 87
                             5053 ; 218  |#define HW_GPIO_088 88
                             5054 ; 219  |#define HW_GPIO_089 89
                             5055 ; 220  |#define HW_GPIO_090 90
                             5056 ; 221  |#define HW_GPIO_091 91
                             5057 ; 222  |#define HW_GPIO_092 92
                             5058 ; 223  |#define HW_GPIO_093 93
                             5059 ; 224  |#define HW_GPIO_094 94
                             5060 ; 225  |#define HW_GPIO_095 95
                             5061 ; 226  |#define HW_GPIO_LAST HW_GPIO_095
                             5062 ; 227  |
                             5063 ; 228  |#define HW_GP0ENR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR))  /* GPIO
                                   0 Enable Register   */
                             5064 ; 229  |#define HW_GP0DOR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  0 Data Out Register */
                             5065 ; 230  |#define HW_GP0DIR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  0 Dait In Register  */
                             5066 ; 231  |#define HW_GP0DOER     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   0 Dait Out Enable Register  */
                             5067 ; 232  |#define HW_GP0IPENR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 0 Interrupt Pin Enable Register */
                             5068 ; 233  |#define HW_GP0IENR     (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   0 Interrupt Enable Register */
                             5069 ; 234  |#define HW_GP0ILVLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 0 Interrupt Level Register  */
                             5070 ; 235  |#define HW_GP0IPOLR    (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 0 Interrupt Polarity Register   */
                             5071 ; 236  |#define HW_GP0ISTATR   (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 0 Interrupt Status Register */
                             5072 ; 237  |#define HW_GP0PWR      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             5073 ; 238  |#define HW_GP08MA      (*(volatile gpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GP8MA)) 
                             5074 ; 239  |#define HW_GP1ENR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 1 Enable Register   */
                             5075 ; 240  |#define HW_GP1DOR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  1 Data Out Register */
                             5076 ; 241  |#define HW_GP1DIR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  1 Dait In Register  */
                             5077 ; 242  |#define HW_GP1DOER     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   1 Dait Out Enable Register  */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  86

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5078 ; 243  |#define HW_GP1IPENR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 1 Interrupt Pin Enable Register */
                             5079 ; 244  |#define HW_GP1IENR     (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   1 Interrupt Enable Register */
                             5080 ; 245  |#define HW_GP1ILVLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 1 Interrupt Level Register  */
                             5081 ; 246  |#define HW_GP1IPOLR    (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 1 Interrupt Polarity Register   */
                             5082 ; 247  |#define HW_GP1ISTATR   (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 1 Interrupt Status Register */
                             5083 ; 248  |#define HW_GP1PWR      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             5084 ; 249  |#define HW_GP18MA      (*(volatile gpr_type _X*) (HW_GPB1_BASEADDR+HW_GPB_GP8MA)) 
                             5085 ; 250  |#define HW_GP2ENR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                             5086 ; 251  |#define HW_GP2DOR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                             5087 ; 252  |#define HW_GP2DIR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                             5088 ; 253  |#define HW_GP2DOER     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                             5089 ; 254  |#define HW_GP2IPENR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                             5090 ; 255  |#define HW_GP2IENR     (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                             5091 ; 256  |#define HW_GP2ILVLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                             5092 ; 257  |#define HW_GP2IPOLR    (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                             5093 ; 258  |#define HW_GP2ISTATR   (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                             5094 ; 259  |#define HW_GP2PWR      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             5095 ; 260  |#define HW_GP28MA      (*(volatile gpr_type _X*) (HW_GPB2_BASEADDR+HW_GPB_GP8MA)) 
                             5096 ; 261  |#define HW_GP3ENR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPENR))     /* G
                                  PIO 2 Enable Register   */
                             5097 ; 262  |#define HW_GP3DOR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOR)) /* GPIO 
                                  2 Data Out Register */
                             5098 ; 263  |#define HW_GP3DIR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDIR)) /* GPIO 
                                  2 Dait In Register  */
                             5099 ; 264  |#define HW_GP3DOER     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPDOER)) /* GPIO
                                   2 Dait Out Enable Register  */
                             5100 ; 265  |#define HW_GP3IPENR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPENR)) /* GPI
                                  O 2 Interrupt Pin Enable Register */
                             5101 ; 266  |#define HW_GP3IENR     (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIENR)) /* GPIO
                                   2 Interrupt Enable Register */
                             5102 ; 267  |#define HW_GP3ILVLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPILVLR)) /* GPI
                                  O 2 Interrupt Level Register  */
                             5103 ; 268  |#define HW_GP3IPOLR    (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPIPOLR)) /* GPI
                                  O 2 Interrupt Polarity Register   */
                             5104 ; 269  |#define HW_GP3ISTATR   (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPISTATR)) /* GP
                                  IO 2 Interrupt Status Register */
                             5105 ; 270  |#define HW_GP3PWR      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GPPWR)) /* GPIO 
                                  0 Power Register */
                             5106 ; 271  |#define HW_GP38MA      (*(volatile gpr_type _X*) (HW_GPB3_BASEADDR+HW_GPB_GP8MA)) 
                             5107 ; 272  |
                             5108 ; 273  |#endif
                             5109 ; 274  |
                             5110 
                             5112 
                             5113 ; 23   |#include "regsi2c.h"
                             5114 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  87

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5116 
                             5117 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             5118 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             5119 ; 3    |// Filename: regsI2C.inc
                             5120 ; 4    |// Description: Register definitions for GPFLASH interface
                             5121 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             5122 ; 6    |// The following naming conventions are followed in this file.
                             5123 ; 7    |// All registers are named using the format...
                             5124 ; 8    |//     HW_<module>_<regname>
                             5125 ; 9    |// where <module> is the module name which can be any of the following...
                             5126 ; 10   |//     USB20
                             5127 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             5128 ; 12   |// module name includes a number starting from 0 for the first instance of
                             5129 ; 13   |// that module)
                             5130 ; 14   |// <regname> is the specific register within that module
                             5131 ; 15   |// We also define the following...
                             5132 ; 16   |//     HW_<module>_<regname>_BITPOS
                             5133 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             5134 ; 18   |//     HW_<module>_<regname>_SETMASK
                             5135 ; 19   |// which does something else, and
                             5136 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             5137 ; 21   |// which does something else.
                             5138 ; 22   |// Other rules
                             5139 ; 23   |//     All caps
                             5140 ; 24   |//     Numeric identifiers start at 0
                             5141 ; 25   |#if !(defined(regsi2cinc))
                             5142 ; 26   |#define regsi2cinc 1
                             5143 ; 27   |
                             5144 ; 28   |#include "types.h"
                             5145 
                             5147 
                             5148 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             5149 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5150 ; 3    |//
                             5151 ; 4    |// Filename: types.h
                             5152 ; 5    |// Description: Standard data types
                             5153 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5154 ; 7    |
                             5155 ; 8    |#ifndef _TYPES_H
                             5156 ; 9    |#define _TYPES_H
                             5157 ; 10   |
                             5158 ; 11   |// TODO:  move this outta here!
                             5159 ; 12   |#if !defined(NOERROR)
                             5160 ; 13   |#define NOERROR 0
                             5161 ; 14   |#define SUCCESS 0
                             5162 ; 15   |#endif 
                             5163 ; 16   |#if !defined(SUCCESS)
                             5164 ; 17   |#define SUCCESS  0
                             5165 ; 18   |#endif
                             5166 ; 19   |#if !defined(ERROR)
                             5167 ; 20   |#define ERROR   -1
                             5168 ; 21   |#endif
                             5169 ; 22   |#if !defined(FALSE)
                             5170 ; 23   |#define FALSE 0
                             5171 ; 24   |#endif
                             5172 ; 25   |#if !defined(TRUE)
                             5173 ; 26   |#define TRUE  1
                             5174 ; 27   |#endif
                             5175 ; 28   |
                             5176 ; 29   |#if !defined(NULL)
                             5177 ; 30   |#define NULL 0
                             5178 ; 31   |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  88

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5179 ; 32   |
                             5180 ; 33   |#define MAX_INT     0x7FFFFF
                             5181 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5182 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             5183 ; 36   |#define MAX_ULONG   (-1) 
                             5184 ; 37   |
                             5185 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5186 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5187 ; 40   |
                             5188 ; 41   |
                             5189 ; 42   |#define BYTE    unsigned char       // btVarName
                             5190 ; 43   |#define CHAR    signed char         // cVarName
                             5191 ; 44   |#define USHORT  unsigned short      // usVarName
                             5192 ; 45   |#define SHORT   unsigned short      // sVarName
                             5193 ; 46   |#define WORD    unsigned int        // wVarName
                             5194 ; 47   |#define INT     signed int          // iVarName
                             5195 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5196 ; 49   |#define LONG    signed long         // lVarName
                             5197 ; 50   |#define BOOL    unsigned int        // bVarName
                             5198 ; 51   |#define FRACT   _fract              // frVarName
                             5199 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5200 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5201 ; 54   |#define FLOAT   float               // fVarName
                             5202 ; 55   |#define DBL     double              // dVarName
                             5203 ; 56   |#define ENUM    enum                // eVarName
                             5204 ; 57   |#define CMX     _complex            // cmxVarName
                             5205 ; 58   |typedef WORD UCS3;                   // 
                             5206 ; 59   |
                             5207 ; 60   |#define UINT16  unsigned short
                             5208 ; 61   |#define UINT8   unsigned char   
                             5209 ; 62   |#define UINT32  unsigned long
                             5210 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5211 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5212 ; 65   |#define WCHAR   UINT16
                             5213 ; 66   |
                             5214 ; 67   |//UINT128 is 16 bytes or 6 words
                             5215 ; 68   |typedef struct UINT128_3500 {   
                             5216 ; 69   |    int val[6];     
                             5217 ; 70   |} UINT128_3500;
                             5218 ; 71   |
                             5219 ; 72   |#define UINT128   UINT128_3500
                             5220 ; 73   |
                             5221 ; 74   |// Little endian word packed byte strings:   
                             5222 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5223 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5224 ; 77   |// Little endian word packed byte strings:   
                             5225 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5226 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5227 ; 80   |
                             5228 ; 81   |// Declare Memory Spaces To Use When Coding
                             5229 ; 82   |// A. Sector Buffers
                             5230 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5231 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5232 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5233 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5234 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5235 ; 88   |// B. Media DDI Memory
                             5236 ; 89   |#define MEDIA_DDI_MEM _Y
                             5237 ; 90   |
                             5238 ; 91   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  89

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5239 ; 92   |
                             5240 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5241 ; 94   |// Examples of circular pointers:
                             5242 ; 95   |//    INT CIRC cpiVarName
                             5243 ; 96   |//    DWORD CIRC cpdwVarName
                             5244 ; 97   |
                             5245 ; 98   |#define RETCODE INT                 // rcVarName
                             5246 ; 99   |
                             5247 ; 100  |// generic bitfield structure
                             5248 ; 101  |struct Bitfield {
                             5249 ; 102  |    unsigned int B0  :1;
                             5250 ; 103  |    unsigned int B1  :1;
                             5251 ; 104  |    unsigned int B2  :1;
                             5252 ; 105  |    unsigned int B3  :1;
                             5253 ; 106  |    unsigned int B4  :1;
                             5254 ; 107  |    unsigned int B5  :1;
                             5255 ; 108  |    unsigned int B6  :1;
                             5256 ; 109  |    unsigned int B7  :1;
                             5257 ; 110  |    unsigned int B8  :1;
                             5258 ; 111  |    unsigned int B9  :1;
                             5259 ; 112  |    unsigned int B10 :1;
                             5260 ; 113  |    unsigned int B11 :1;
                             5261 ; 114  |    unsigned int B12 :1;
                             5262 ; 115  |    unsigned int B13 :1;
                             5263 ; 116  |    unsigned int B14 :1;
                             5264 ; 117  |    unsigned int B15 :1;
                             5265 ; 118  |    unsigned int B16 :1;
                             5266 ; 119  |    unsigned int B17 :1;
                             5267 ; 120  |    unsigned int B18 :1;
                             5268 ; 121  |    unsigned int B19 :1;
                             5269 ; 122  |    unsigned int B20 :1;
                             5270 ; 123  |    unsigned int B21 :1;
                             5271 ; 124  |    unsigned int B22 :1;
                             5272 ; 125  |    unsigned int B23 :1;
                             5273 ; 126  |};
                             5274 ; 127  |
                             5275 ; 128  |union BitInt {
                             5276 ; 129  |        struct Bitfield B;
                             5277 ; 130  |        int        I;
                             5278 ; 131  |};
                             5279 ; 132  |
                             5280 ; 133  |#define MAX_MSG_LENGTH 10
                             5281 ; 134  |struct CMessage
                             5282 ; 135  |{
                             5283 ; 136  |        unsigned int m_uLength;
                             5284 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5285 ; 138  |};
                             5286 ; 139  |
                             5287 ; 140  |typedef struct {
                             5288 ; 141  |    WORD m_wLength;
                             5289 ; 142  |    WORD m_wMessage;
                             5290 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5291 ; 144  |} Message;
                             5292 ; 145  |
                             5293 ; 146  |struct MessageQueueDescriptor
                             5294 ; 147  |{
                             5295 ; 148  |        int *m_pBase;
                             5296 ; 149  |        int m_iModulo;
                             5297 ; 150  |        int m_iSize;
                             5298 ; 151  |        int *m_pHead;
                             5299 ; 152  |        int *m_pTail;
                             5300 ; 153  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  90

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5301 ; 154  |
                             5302 ; 155  |struct ModuleEntry
                             5303 ; 156  |{
                             5304 ; 157  |    int m_iSignaledEventMask;
                             5305 ; 158  |    int m_iWaitEventMask;
                             5306 ; 159  |    int m_iResourceOfCode;
                             5307 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5308 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             5309 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5310 ; 163  |    int m_uTimeOutHigh;
                             5311 ; 164  |    int m_uTimeOutLow;
                             5312 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5313 ; 166  |};
                             5314 ; 167  |
                             5315 ; 168  |union WaitMask{
                             5316 ; 169  |    struct B{
                             5317 ; 170  |        unsigned int m_bNone     :1;
                             5318 ; 171  |        unsigned int m_bMessage  :1;
                             5319 ; 172  |        unsigned int m_bTimer    :1;
                             5320 ; 173  |        unsigned int m_bButton   :1;
                             5321 ; 174  |    } B;
                             5322 ; 175  |    int I;
                             5323 ; 176  |} ;
                             5324 ; 177  |
                             5325 ; 178  |
                             5326 ; 179  |struct Button {
                             5327 ; 180  |        WORD wButtonEvent;
                             5328 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5329 ; 182  |};
                             5330 ; 183  |
                             5331 ; 184  |struct Message {
                             5332 ; 185  |        WORD wMsgLength;
                             5333 ; 186  |        WORD wMsgCommand;
                             5334 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5335 ; 188  |};
                             5336 ; 189  |
                             5337 ; 190  |union EventTypes {
                             5338 ; 191  |        struct CMessage msg;
                             5339 ; 192  |        struct Button Button ;
                             5340 ; 193  |        struct Message Message;
                             5341 ; 194  |};
                             5342 ; 195  |
                             5343 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5344 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5345 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5346 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5347 ; 200  |
                             5348 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5349 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5350 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5351 ; 204  |
                             5352 ; 205  |#if DEBUG
                             5353 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5354 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5355 ; 208  |#else 
                             5356 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             5357 ; 210  |#define DebugBuildAssert(x)    
                             5358 ; 211  |#endif
                             5359 ; 212  |
                             5360 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  91

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5361 ; 214  |//  #pragma asm
                             5362 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5363 ; 216  |//  #pragma endasm
                             5364 ; 217  |
                             5365 ; 218  |
                             5366 ; 219  |#ifdef COLOR_262K
                             5367 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5368 ; 221  |#elif defined(COLOR_65K)
                             5369 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5370 ; 223  |#else
                             5371 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             5372 ; 225  |#endif
                             5373 ; 226  |    
                             5374 ; 227  |#endif // #ifndef _TYPES_H
                             5375 
                             5377 
                             5378 ; 29   |
                             5379 ; 30   |/////////////////////////////////////////////////////////////////////////////////
                             5380 ; 31   |////   I2C STMP Registers
                             5381 ; 32   |/////////////////////////////////////////////////////////////////////////////////
                             5382 ; 33   |
                             5383 ; 34   |#define HW_I2C_BASEADDR (0xFFE5)
                             5384 ; 35   |
                             5385 ; 36   |
                             5386 ; 37   |/////////////////////////////////////////////////////////////////////////////////
                             5387 ; 38   |////  I2C Clock Divider Register (HW_I2CDIV) Bit Definitions
                             5388 ; 39   |
                             5389 ; 40   |#define HW_I2CDIV_FACT_BITPOS (1)
                             5390 ; 41   |
                             5391 ; 42   |#define HW_I2CDIV_FACT_SETMASK (0xFF<<HW_I2CDIV_FACT_BITPOS)
                             5392 ; 43   |
                             5393 ; 44   |#define HW_I2CDIV_FACT_CLRMASK (~(WORD)HW_I2CDIV_FACT_SETMASK)
                             5394 ; 45   |
                             5395 ; 46   |typedef union               /* I2C Clock Divider Register */
                             5396 ; 47   |{
                             5397 ; 48   |    struct {
                             5398 ; 49   |        int                :1; 
                             5399 ; 50   |        unsigned FACT      :8;
                             5400 ; 51   |    } B;
                             5401 ; 52   |    int I;
                             5402 ; 53   |    unsigned U;
                             5403 ; 54   |} i2cdivr_type;
                             5404 ; 55   |#define HW_I2CDIV (*(volatile i2cdivr_type _X*) (HW_I2C_BASEADDR))       /* I2C Divfact Re
                                  gisters        */
                             5405 ; 56   |
                             5406 ; 57   |
                             5407 ; 58   |/////////////////////////////////////////////////////////////////////////////////
                             5408 ; 59   |////  I2C Data Register (HW_I2CDAT) Bit Definitions
                             5409 ; 60   |
                             5410 ; 61   |#define HW_I2CDAT_DATA_BITPOS (0)
                             5411 ; 62   |
                             5412 ; 63   |#define HW_I2CDAT_DATA_SETMASK (0xFFFFFF)
                             5413 ; 64   |
                             5414 ; 65   |#define HW_I2CDAT_DATA_CLRMASK (~(WORD)HW_I2CDAT_DATA_SETMASK)
                             5415 ; 66   |
                             5416 ; 67   |typedef union               /* I2C Data Register */
                             5417 ; 68   |{
                             5418 ; 69   |    struct {
                             5419 ; 70   |         unsigned DATA :24; 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  92

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5420 ; 71   |    } B;
                             5421 ; 72   |    int I;
                             5422 ; 73   |    unsigned U;
                             5423 ; 74   |} i2cdatr_type;
                             5424 ; 75   |#define HW_I2CDAT (*(volatile i2cdatr_type _X*) (HW_I2C_BASEADDR+1)) /* I2C Data Registers
                                   (I2CDAT)      */
                             5425 ; 76   |
                             5426 ; 77   |
                             5427 ; 78   |/////////////////////////////////////////////////////////////////////////////////
                             5428 ; 79   |////  I2C Control Status Register (HW_I2CCSR) Bit Definitions
                             5429 ; 80   |#define HW_I2CCSR_I2C_EN_BITPOS (0)
                             5430 ; 81   |#define HW_I2CCSR_RIE_BITPOS (1)
                             5431 ; 82   |#define HW_I2CCSR_BUSY_BITPOS (2)
                             5432 ; 83   |#define HW_I2CCSR_ARB_LOST_BITPOS (3)
                             5433 ; 84   |#define HW_I2CCSR_TIE_BITPOS (4)
                             5434 ; 85   |#define HW_I2CCSR_MODE_BITPOS (5)
                             5435 ; 86   |#define HW_I2CCSR_RDR_BITPOS (6)
                             5436 ; 87   |#define HW_I2CCSR_TDE_BITPOS (7)
                             5437 ; 88   |#define HW_I2CCSR_RWN_BITPOS (8)
                             5438 ; 89   |#define HW_I2CCSR_WL_BITPOS (9)
                             5439 ; 90   |#define HW_I2CCSR_WL0_BITPOS (9)
                             5440 ; 91   |#define HW_I2CCSR_WL1_BITPOS (10)
                             5441 ; 92   |#define HW_I2CCSR_TREQ_BITPOS (11)
                             5442 ; 93   |#define HW_I2CCSR_ROFL_BITPOS (12)
                             5443 ; 94   |#define HW_I2CCSR_TUFL_BITPOS (13)
                             5444 ; 95   |#define HW_I2CCSR_ACKF_BITPOS (14)
                             5445 ; 96   |#define HW_I2CCSR_B_CNT_BITPOS (15)
                             5446 ; 97   |#define HW_I2CCSR_B_CNT0_BITPOS (15)
                             5447 ; 98   |#define HW_I2CCSR_B_CNT1_BITPOS (16)
                             5448 ; 99   |#define HW_I2CCSR_L_WORD_BITPOS (17)
                             5449 ; 100  |#define HW_I2CCSR_SUBA_BITPOS (18)
                             5450 ; 101  |#define HW_I2CCSR_ROFLCL_BITPOS (19)
                             5451 ; 102  |#define HW_I2CCSR_TUFLCL_BITPOS (20)
                             5452 ; 103  |#define HW_I2CCSR_ONEBYTE_BITPOS (21)
                             5453 ; 104  |
                             5454 ; 105  |#define HW_I2CCSR_I2C_EN_SETMASK (1<<HW_I2CCSR_I2C_EN_BITPOS)
                             5455 ; 106  |#define HW_I2CCSR_RIE_SETMASK (1<<HW_I2CCSR_RIE_BITPOS)
                             5456 ; 107  |#define HW_I2CCSR_BUSY_SETMASK (1<<HW_I2CCSR_BUSY_BITPOS)
                             5457 ; 108  |#define HW_I2CCSR_ARB_LOST_SETMASK (1<<HW_I2CCSR_ARB_LOST_BITPOS)
                             5458 ; 109  |#define HW_I2CCSR_TIE_SETMASK (1<<HW_I2CCSR_TIE_BITPOS)
                             5459 ; 110  |#define HW_I2CCSR_MODE_SETMASK (1<<HW_I2CCSR_MODE_BITPOS)
                             5460 ; 111  |#define HW_I2CCSR_RDR_SETMASK (1<<HW_I2CCSR_RDR_BITPOS)
                             5461 ; 112  |#define HW_I2CCSR_TDE_SETMASK (1<<HW_I2CCSR_TDE_BITPOS)
                             5462 ; 113  |#define HW_I2CCSR_RWN_SETMASK (1<<HW_I2CCSR_RWN_BITPOS)
                             5463 ; 114  |#define HW_I2CCSR_WL_SETMASK (3<<HW_I2CCSR_WL_BITPOS)
                             5464 ; 115  |#define HW_I2CCSR_WL0_SETMASK (1<<HW_I2CCSR_WL0_BITPOS)
                             5465 ; 116  |#define HW_I2CCSR_WL1_SETMASK (1<<HW_I2CCSR_WL1_BITPOS)
                             5466 ; 117  |#define HW_I2CCSR_TREQ_SETMASK (1<<HW_I2CCSR_TREQ_BITPOS)
                             5467 ; 118  |#define HW_I2CCSR_ROFL_SETMASK (1<<HW_I2CCSR_ROFL_BITPOS)
                             5468 ; 119  |#define HW_I2CCSR_TUFL_SETMASK (1<<HW_I2CCSR_TUFL_BITPOS)
                             5469 ; 120  |#define HW_I2CCSR_ACKF_SETMASK (1<<HW_I2CCSR_ACKF_BITPOS)
                             5470 ; 121  |#define HW_I2CCSR_B_CNT_SETMASK (3<<HW_I2CCSR_B_CNT_BITPOS)
                             5471 ; 122  |#define HW_I2CCSR_B_CNT0_SETMASK (1<<HW_I2CCSR_B_CNT0_BITPOS)
                             5472 ; 123  |#define HW_I2CCSR_B_CNT1_SETMASK (1<<HW_I2CCSR_B_CNT1_BITPOS)
                             5473 ; 124  |#define HW_I2CCSR_L_WORD_SETMASK (1<<HW_I2CCSR_L_WORD_BITPOS)
                             5474 ; 125  |#define HW_I2CCSR_SUBA_SETMASK (1<<HW_I2CCSR_SUBA_BITPOS)
                             5475 ; 126  |#define HW_I2CCSR_ROFLCL_SETMASK (1<<HW_I2CCSR_ROFLCL_BITPOS)
                             5476 ; 127  |#define HW_I2CCSR_TUFLCL_SETMASK (1<<HW_I2CCSR_TUFLCL_BITPOS)
                             5477 ; 128  |#define HW_I2CCSR_ONEBYTE_SETMASK (1<<HW_I2CCSR_ONEBYTE_BITPOS)
                             5478 ; 129  |
                             5479 ; 130  |#define HW_I2CCSR_I2C_EN_CLRMASK (~(WORD)HW_I2CCSR_I2C_EN_SETMASK)
                             5480 ; 131  |#define HW_I2CCSR_RIE_CLRMASK (~(WORD)HW_I2CCSR_RIE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  93

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5481 ; 132  |#define HW_I2CCSR_BUSY_CLRMASK (~(WORD)HW_I2CCSR_BUSY_SETMASK)
                             5482 ; 133  |#define HW_I2CCSR_ARB_LOST_CLRMASK (~(WORD)HW_I2CCSR_ARB_LOST_SETMASK)
                             5483 ; 134  |#define HW_I2CCSR_TIE_CLRMASK (~(WORD)HW_I2CCSR_TIE_SETMASK)
                             5484 ; 135  |#define HW_I2CCSR_MODE_CLRMASK (~(WORD)HW_I2CCSR_MODE_SETMASK)
                             5485 ; 136  |#define HW_I2CCSR_RDR_CLRMASK (~(WORD)HW_I2CCSR_RDR_SETMASK)
                             5486 ; 137  |#define HW_I2CCSR_TDE_CLRMASK (~(WORD)HW_I2CCSR_TDE_SETMASK)
                             5487 ; 138  |#define HW_I2CCSR_RWN_CLRMASK (~(WORD)HW_I2CCSR_RWN_SETMASK)
                             5488 ; 139  |#define HW_I2CCSR_WL_CLRMASK (~(WORD)HW_I2CCSR_WL_SETMASK)
                             5489 ; 140  |#define HW_I2CCSR_WL0_CLRMASK (~(WORD)HW_I2CCSR_WL0_SETMASK)
                             5490 ; 141  |#define HW_I2CCSR_WL1_CLRMASK (~(WORD)HW_I2CCSR_WL1_SETMASK)
                             5491 ; 142  |#define HW_I2CCSR_TREQ_CLRMASK (~(WORD)HW_I2CCSR_TREQ_SETMASK)
                             5492 ; 143  |#define HW_I2CCSR_ROFL_CLRMASK (~(WORD)HW_I2CCSR_ROFL_SETMASK)
                             5493 ; 144  |#define HW_I2CCSR_TUFL_CLRMASK (~(WORD)HW_I2CCSR_TUFL_SETMASK)
                             5494 ; 145  |#define HW_I2CCSR_ACKF_CLRMASK (~(WORD)HW_I2CCSR_ACKF_SETMASK)
                             5495 ; 146  |#define HW_I2CCSR_B_CNT_CLRMASK (~(WORD)HW_I2CCSR_B_CNT_SETMASK)
                             5496 ; 147  |#define HW_I2CCSR_B_CNT0_CLRMASK (~(WORD)HW_I2CCSR_B_CNT0_SETMASK)
                             5497 ; 148  |#define HW_I2CCSR_B_CNT1_CLRMASK (~(WORD)HW_I2CCSR_B_CNT1_SETMASK)
                             5498 ; 149  |#define HW_I2CCSR_L_WORD_CLRMASK (~(WORD)HW_I2CCSR_L_WORD_SETMASK)
                             5499 ; 150  |#define HW_I2CCSR_SUBA_CLRMASK (~(WORD)HW_I2CCSR_SUBA_SETMASK)
                             5500 ; 151  |#define HW_I2CCSR_ROFLCL_CLRMASK (~(WORD)HW_I2CCSR_ROFLCL_SETMASK)
                             5501 ; 152  |#define HW_I2CCSR_TUFLCL_CLRMASK (~(WORD)HW_I2CCSR_TUFLCL_SETMASK)
                             5502 ; 153  |#define HW_I2CCSR_ONEBYTE_CLRMASK (~(WORD)HW_I2CCSR_ONEBYTE_SETMASK)
                             5503 ; 154  |
                             5504 ; 155  |typedef union               /* I2C Control Register         */
                             5505 ; 156  |{
                             5506 ; 157  |    struct {
                             5507 ; 158  |        int I2C_EN      :1; /* Peripheral Enable            */
                             5508 ; 159  |        int RIE         :1; /* Receiver Interrupt Enable        */
                             5509 ; 160  |        int BUSY        :1; /* I2C Bus Busy             */
                             5510 ; 161  |        int ARBLOST     :1; /* Aritration lost          */
                             5511 ; 162  |        int TIE         :1; /* Transmitter Interrupt Enable     */
                             5512 ; 163  |        int MODE        :1; /* Operating Mode Bit           */
                             5513 ; 164  |        int RDR         :1; /* Receiver Data Ready          */
                             5514 ; 165  |       int TDE         :1; /* Transmitter Data Empty       */
                             5515 ; 166  |       int RWN         :1; /* Read/Not Write           */
                             5516 ; 167  |       unsigned WL     :2; /* Word Length              */
                             5517 ; 168  |        int TREQ        :1; /* DSP Transmit Request         */
                             5518 ; 169  |        int ROFL        :1; /* Receiver Overflow            */
                             5519 ; 170  |        int TUFL        :1; /* Transmitter Underflow        */
                             5520 ; 171  |        int ACKF        :1; /* Acknowledge Failure          */
                             5521 ; 172  |        unsigned BCNT   :2; /* Byte Count               */
                             5522 ; 173  |        int LWORD       :1; /* Last Word                */
                             5523 ; 174  |        int SUBA        :1; /* Sub Address              */
                             5524 ; 175  |        int ROFLCL      :1; /* Receiver Overflow Clear      */
                             5525 ; 176  |        int TUFLCL      :1; /* Transmitter Underflow Clear      */
                             5526 ; 177  |        int ONEBYTE     :1; /* Special One Data Byte Transmission Mode */
                             5527 ; 178  |    } B;
                             5528 ; 179  |    int I;
                             5529 ; 180  |    unsigned U;
                             5530 ; 181  |} i2ccsr_type;
                             5531 ; 182  |#define HW_I2CCSR (*(volatile i2ccsr_type _X*) (HW_I2C_BASEADDR+2)) /* I2C Control/Status 
                                  Register (I2CCSR) */
                             5532 ; 183  |
                             5533 ; 184  |#endif
                             5534 
                             5536 
                             5537 ; 24   |#include "regsi2s.h"
                             5538 
                             5540 
                             5541 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             5542 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                             5543 ; 3    |// Filename: regsi2s.inc
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  94

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5544 ; 4    |// Description: Register definitions for I2S interface
                             5545 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             5546 ; 6    |// The following naming conventions are followed in this file.
                             5547 ; 7    |// All registers are named using the format...
                             5548 ; 8    |//     HW_<module>_<regname>
                             5549 ; 9    |// where <module> is the module name which can be any of the following...
                             5550 ; 10   |//     USB20
                             5551 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             5552 ; 12   |// module name includes a number starting from 0 for the first instance of
                             5553 ; 13   |// that module)
                             5554 ; 14   |// <regname> is the specific register within that module
                             5555 ; 15   |// We also define the following...
                             5556 ; 16   |//     HW_<module>_<regname>_BITPOS
                             5557 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             5558 ; 18   |//     HW_<module>_<regname>_SETMASK
                             5559 ; 19   |// which does something else, and
                             5560 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             5561 ; 21   |// which does something else.
                             5562 ; 22   |// Other rules
                             5563 ; 23   |//     All caps
                             5564 ; 24   |//     Numeric identifiers start at 0
                             5565 ; 25   |#if !(defined(regsi2sinc))
                             5566 ; 26   |#define regsi2sinc 1
                             5567 ; 27   |
                             5568 ; 28   |#include "types.h"
                             5569 
                             5571 
                             5572 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             5573 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             5574 ; 3    |//
                             5575 ; 4    |// Filename: types.h
                             5576 ; 5    |// Description: Standard data types
                             5577 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             5578 ; 7    |
                             5579 ; 8    |#ifndef _TYPES_H
                             5580 ; 9    |#define _TYPES_H
                             5581 ; 10   |
                             5582 ; 11   |// TODO:  move this outta here!
                             5583 ; 12   |#if !defined(NOERROR)
                             5584 ; 13   |#define NOERROR 0
                             5585 ; 14   |#define SUCCESS 0
                             5586 ; 15   |#endif 
                             5587 ; 16   |#if !defined(SUCCESS)
                             5588 ; 17   |#define SUCCESS  0
                             5589 ; 18   |#endif
                             5590 ; 19   |#if !defined(ERROR)
                             5591 ; 20   |#define ERROR   -1
                             5592 ; 21   |#endif
                             5593 ; 22   |#if !defined(FALSE)
                             5594 ; 23   |#define FALSE 0
                             5595 ; 24   |#endif
                             5596 ; 25   |#if !defined(TRUE)
                             5597 ; 26   |#define TRUE  1
                             5598 ; 27   |#endif
                             5599 ; 28   |
                             5600 ; 29   |#if !defined(NULL)
                             5601 ; 30   |#define NULL 0
                             5602 ; 31   |#endif
                             5603 ; 32   |
                             5604 ; 33   |#define MAX_INT     0x7FFFFF
                             5605 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             5606 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  95

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5607 ; 36   |#define MAX_ULONG   (-1) 
                             5608 ; 37   |
                             5609 ; 38   |#define WORD_SIZE   24              // word size in bits
                             5610 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             5611 ; 40   |
                             5612 ; 41   |
                             5613 ; 42   |#define BYTE    unsigned char       // btVarName
                             5614 ; 43   |#define CHAR    signed char         // cVarName
                             5615 ; 44   |#define USHORT  unsigned short      // usVarName
                             5616 ; 45   |#define SHORT   unsigned short      // sVarName
                             5617 ; 46   |#define WORD    unsigned int        // wVarName
                             5618 ; 47   |#define INT     signed int          // iVarName
                             5619 ; 48   |#define DWORD   unsigned long       // dwVarName
                             5620 ; 49   |#define LONG    signed long         // lVarName
                             5621 ; 50   |#define BOOL    unsigned int        // bVarName
                             5622 ; 51   |#define FRACT   _fract              // frVarName
                             5623 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             5624 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             5625 ; 54   |#define FLOAT   float               // fVarName
                             5626 ; 55   |#define DBL     double              // dVarName
                             5627 ; 56   |#define ENUM    enum                // eVarName
                             5628 ; 57   |#define CMX     _complex            // cmxVarName
                             5629 ; 58   |typedef WORD UCS3;                   // 
                             5630 ; 59   |
                             5631 ; 60   |#define UINT16  unsigned short
                             5632 ; 61   |#define UINT8   unsigned char   
                             5633 ; 62   |#define UINT32  unsigned long
                             5634 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5635 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             5636 ; 65   |#define WCHAR   UINT16
                             5637 ; 66   |
                             5638 ; 67   |//UINT128 is 16 bytes or 6 words
                             5639 ; 68   |typedef struct UINT128_3500 {   
                             5640 ; 69   |    int val[6];     
                             5641 ; 70   |} UINT128_3500;
                             5642 ; 71   |
                             5643 ; 72   |#define UINT128   UINT128_3500
                             5644 ; 73   |
                             5645 ; 74   |// Little endian word packed byte strings:   
                             5646 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5647 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5648 ; 77   |// Little endian word packed byte strings:   
                             5649 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             5650 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             5651 ; 80   |
                             5652 ; 81   |// Declare Memory Spaces To Use When Coding
                             5653 ; 82   |// A. Sector Buffers
                             5654 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             5655 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             5656 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             5657 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             5658 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             5659 ; 88   |// B. Media DDI Memory
                             5660 ; 89   |#define MEDIA_DDI_MEM _Y
                             5661 ; 90   |
                             5662 ; 91   |
                             5663 ; 92   |
                             5664 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             5665 ; 94   |// Examples of circular pointers:
                             5666 ; 95   |//    INT CIRC cpiVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  96

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5667 ; 96   |//    DWORD CIRC cpdwVarName
                             5668 ; 97   |
                             5669 ; 98   |#define RETCODE INT                 // rcVarName
                             5670 ; 99   |
                             5671 ; 100  |// generic bitfield structure
                             5672 ; 101  |struct Bitfield {
                             5673 ; 102  |    unsigned int B0  :1;
                             5674 ; 103  |    unsigned int B1  :1;
                             5675 ; 104  |    unsigned int B2  :1;
                             5676 ; 105  |    unsigned int B3  :1;
                             5677 ; 106  |    unsigned int B4  :1;
                             5678 ; 107  |    unsigned int B5  :1;
                             5679 ; 108  |    unsigned int B6  :1;
                             5680 ; 109  |    unsigned int B7  :1;
                             5681 ; 110  |    unsigned int B8  :1;
                             5682 ; 111  |    unsigned int B9  :1;
                             5683 ; 112  |    unsigned int B10 :1;
                             5684 ; 113  |    unsigned int B11 :1;
                             5685 ; 114  |    unsigned int B12 :1;
                             5686 ; 115  |    unsigned int B13 :1;
                             5687 ; 116  |    unsigned int B14 :1;
                             5688 ; 117  |    unsigned int B15 :1;
                             5689 ; 118  |    unsigned int B16 :1;
                             5690 ; 119  |    unsigned int B17 :1;
                             5691 ; 120  |    unsigned int B18 :1;
                             5692 ; 121  |    unsigned int B19 :1;
                             5693 ; 122  |    unsigned int B20 :1;
                             5694 ; 123  |    unsigned int B21 :1;
                             5695 ; 124  |    unsigned int B22 :1;
                             5696 ; 125  |    unsigned int B23 :1;
                             5697 ; 126  |};
                             5698 ; 127  |
                             5699 ; 128  |union BitInt {
                             5700 ; 129  |        struct Bitfield B;
                             5701 ; 130  |        int        I;
                             5702 ; 131  |};
                             5703 ; 132  |
                             5704 ; 133  |#define MAX_MSG_LENGTH 10
                             5705 ; 134  |struct CMessage
                             5706 ; 135  |{
                             5707 ; 136  |        unsigned int m_uLength;
                             5708 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             5709 ; 138  |};
                             5710 ; 139  |
                             5711 ; 140  |typedef struct {
                             5712 ; 141  |    WORD m_wLength;
                             5713 ; 142  |    WORD m_wMessage;
                             5714 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             5715 ; 144  |} Message;
                             5716 ; 145  |
                             5717 ; 146  |struct MessageQueueDescriptor
                             5718 ; 147  |{
                             5719 ; 148  |        int *m_pBase;
                             5720 ; 149  |        int m_iModulo;
                             5721 ; 150  |        int m_iSize;
                             5722 ; 151  |        int *m_pHead;
                             5723 ; 152  |        int *m_pTail;
                             5724 ; 153  |};
                             5725 ; 154  |
                             5726 ; 155  |struct ModuleEntry
                             5727 ; 156  |{
                             5728 ; 157  |    int m_iSignaledEventMask;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  97

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5729 ; 158  |    int m_iWaitEventMask;
                             5730 ; 159  |    int m_iResourceOfCode;
                             5731 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             5732 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             5733 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             5734 ; 163  |    int m_uTimeOutHigh;
                             5735 ; 164  |    int m_uTimeOutLow;
                             5736 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             5737 ; 166  |};
                             5738 ; 167  |
                             5739 ; 168  |union WaitMask{
                             5740 ; 169  |    struct B{
                             5741 ; 170  |        unsigned int m_bNone     :1;
                             5742 ; 171  |        unsigned int m_bMessage  :1;
                             5743 ; 172  |        unsigned int m_bTimer    :1;
                             5744 ; 173  |        unsigned int m_bButton   :1;
                             5745 ; 174  |    } B;
                             5746 ; 175  |    int I;
                             5747 ; 176  |} ;
                             5748 ; 177  |
                             5749 ; 178  |
                             5750 ; 179  |struct Button {
                             5751 ; 180  |        WORD wButtonEvent;
                             5752 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             5753 ; 182  |};
                             5754 ; 183  |
                             5755 ; 184  |struct Message {
                             5756 ; 185  |        WORD wMsgLength;
                             5757 ; 186  |        WORD wMsgCommand;
                             5758 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             5759 ; 188  |};
                             5760 ; 189  |
                             5761 ; 190  |union EventTypes {
                             5762 ; 191  |        struct CMessage msg;
                             5763 ; 192  |        struct Button Button ;
                             5764 ; 193  |        struct Message Message;
                             5765 ; 194  |};
                             5766 ; 195  |
                             5767 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             5768 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             5769 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             5770 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             5771 ; 200  |
                             5772 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             5773 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             5774 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             5775 ; 204  |
                             5776 ; 205  |#if DEBUG
                             5777 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             5778 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             5779 ; 208  |#else 
                             5780 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             5781 ; 210  |#define DebugBuildAssert(x)    
                             5782 ; 211  |#endif
                             5783 ; 212  |
                             5784 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             5785 ; 214  |//  #pragma asm
                             5786 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             5787 ; 216  |//  #pragma endasm
                             5788 ; 217  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  98

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5789 ; 218  |
                             5790 ; 219  |#ifdef COLOR_262K
                             5791 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             5792 ; 221  |#elif defined(COLOR_65K)
                             5793 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             5794 ; 223  |#else
                             5795 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             5796 ; 225  |#endif
                             5797 ; 226  |    
                             5798 ; 227  |#endif // #ifndef _TYPES_H
                             5799 
                             5801 
                             5802 ; 29   |
                             5803 ; 30   |///////////////////////////////////////////////////////////////////////////////////
                             5804 ; 31   |////  I2S Registers (SAI)
                             5805 ; 32   |///////////////////////////////////////////////////////////////////////////////////
                             5806 ; 33   |
                             5807 ; 34   |
                             5808 ; 35   |#define HW_SAI_BASEADDR (0xFFF0)
                             5809 ; 36   |
                             5810 ; 37   |
                             5811 ; 38   |
                             5812 ; 39   |
                             5813 ; 40   |#define HW_SAIRCSR_REN0_BITPOS (0)
                             5814 ; 41   |#define HW_SAIRCSR_REN1_BITPOS (1)
                             5815 ; 42   |#define HW_SAIRCSR_REN2_BITPOS (2)
                             5816 ; 43   |#define HW_SAIRCSR_RMME_BITPOS (3)
                             5817 ; 44   |#define HW_SAIRCSR_RSVD0_BITPOS (4)
                             5818 ; 45   |#define HW_SAIRCSR_RWL_BITPOS (5)
                             5819 ; 46   |#define HW_SAIRCSR_RDIR_BITPOS (7)
                             5820 ; 47   |#define HW_SAIRCSR_RLRS_BITPOS (8)
                             5821 ; 48   |#define HW_SAIRCSR_RCKP_BITPOS (9)
                             5822 ; 49   |#define HW_SAIRCSR_RREL_BITPOS (10)
                             5823 ; 50   |#define HW_SAIRCSR_RDWJ_BITPOS (11)
                             5824 ; 51   |#define HW_SAIRCSR_RXIE_BITPOS (12)
                             5825 ; 52   |#define HW_SAIRCSR_RSVD1_BITPOS (13)
                             5826 ; 53   |#define HW_SAIRCSR_ROFL_BITPOS (14)
                             5827 ; 54   |#define HW_SAIRCSR_RDR_BITPOS (15)
                             5828 ; 55   |#define HW_SAIRCSR_ROFCL_BITPOS (16)
                             5829 ; 56   |#define HW_SAIRCSR_RSVD2_BITPOS (17)
                             5830 ; 57   |
                             5831 ; 58   |
                             5832 ; 59   |#define HW_SAIRCSR_REN0_WIDTH (1)
                             5833 ; 60   |#define HW_SAIRCSR_REN1_WIDTH (1)
                             5834 ; 61   |#define HW_SAIRCSR_REN2_WIDTH (1)
                             5835 ; 62   |#define HW_SAIRCSR_RMME_WIDTH (1)
                             5836 ; 63   |#define HW_SAIRCSR_RSVD0_WIDTH (1)
                             5837 ; 64   |#define HW_SAIRCSR_RWL_WIDTH (2)
                             5838 ; 65   |#define HW_SAIRCSR_RDIR_WIDTH (1)
                             5839 ; 66   |#define HW_SAIRCSR_RLRS_WIDTH (1)
                             5840 ; 67   |#define HW_SAIRCSR_RCKP_WIDTH (1)
                             5841 ; 68   |#define HW_SAIRCSR_RREL_WIDTH (1)
                             5842 ; 69   |#define HW_SAIRCSR_RDWJ_WIDTH (1)
                             5843 ; 70   |#define HW_SAIRCSR_RXIE_WIDTH (1)
                             5844 ; 71   |#define HW_SAIRCSR_RSVD1_WIDTH (1)
                             5845 ; 72   |#define HW_SAIRCSR_ROFL_WIDTH (1)
                             5846 ; 73   |#define HW_SAIRCSR_RDR_WIDTH (1)
                             5847 ; 74   |#define HW_SAIRCSR_ROFCL_WIDTH (1)
                             5848 ; 75   |#define HW_SAIRCSR_RSVD2_WIDTH (7)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page  99

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5849 ; 76   |
                             5850 ; 77   |
                             5851 ; 78   |#define HW_SAIRCSR_REN0_SETMASK (((1<HW_SAIRCSR_REN0_WIDTH)-1)<<HW_SAIRCSR_REN0_BITPOS)
                             5852 ; 79   |#define HW_SAIRCSR_REN1_SETMASK (((1<HW_SAIRCSR_REN1_WIDTH)-1)<<HW_SAIRCSR_REN1_BITPOS)
                             5853 ; 80   |#define HW_SAIRCSR_REN2_SETMASK (((1<HW_SAIRCSR_REN2_WIDTH)-1)<<HW_SAIRCSR_REN2_BITPOS)
                             5854 ; 81   |#define HW_SAIRCSR_RMME_SETMASK (((1<HW_SAIRCSR_RMME_WIDTH)-1)<<HW_SAIRCSR_RMME_BITPOS)
                             5855 ; 82   |#define HW_SAIRCSR_RSVD0_SETMASK (((1<HW_SAIRCSR_RSVD0_WIDTH)-1)<<HW_SAIRCSR_RSVD0_BITPOS)
                                  
                             5856 ; 83   |#define HW_SAIRCSR_RWL_SETMASK (((1<HW_SAIRCSR_RWL_WIDTH)-1)<<HW_SAIRCSR_RWL_BITPOS)
                             5857 ; 84   |#define HW_SAIRCSR_RDIR_SETMASK (((1<HW_SAIRCSR_RDIR_WIDTH)-1)<<HW_SAIRCSR_RDIR_BITPOS)
                             5858 ; 85   |#define HW_SAIRCSR_RLRS_SETMASK (((1<HW_SAIRCSR_RLRS_WIDTH)-1)<<HW_SAIRCSR_RLRS_BITPOS)
                             5859 ; 86   |#define HW_SAIRCSR_RCKP_SETMASK (((1<HW_SAIRCSR_RCKP_WIDTH)-1)<<HW_SAIRCSR_RCKP_BITPOS)
                             5860 ; 87   |#define HW_SAIRCSR_RREL_SETMASK (((1<HW_SAIRCSR_RREL_WIDTH)-1)<<HW_SAIRCSR_RREL_BITPOS)
                             5861 ; 88   |#define HW_SAIRCSR_RDWJ_SETMASK (((1<HW_SAIRCSR_RDWJ_WIDTH)-1)<<HW_SAIRCSR_RDWJ_BITPOS)
                             5862 ; 89   |#define HW_SAIRCSR_RXIE_SETMASK (((1<HW_SAIRCSR_RXIE_WIDTH)-1)<<HW_SAIRCSR_RXIE_BITPOS)
                             5863 ; 90   |#define HW_SAIRCSR_RSVD1_SETMASK (((1<HW_SAIRCSR_RSVD1_WIDTH)-1)<<HW_SAIRCSR_RSVD1_BITPOS)
                                  
                             5864 ; 91   |#define HW_SAIRCSR_ROFL_SETMASK (((1<HW_SAIRCSR_ROFL_WIDTH)-1)<<HW_SAIRCSR_ROFL_BITPOS)
                             5865 ; 92   |#define HW_SAIRCSR_RDR_SETMASK (((1<HW_SAIRCSR_RDR_WIDTH)-1)<<HW_SAIRCSR_RDR_BITPOS)
                             5866 ; 93   |#define HW_SAIRCSR_ROFCL_SETMASK (((1<HW_SAIRCSR_ROFCL_WIDTH)-1)<<HW_SAIRCSR_ROFCL_BITPOS)
                                  
                             5867 ; 94   |#define HW_SAIRCSR_RSVD2_SETMASK (((1<HW_SAIRCSR_RSVD2_WIDTH)-1)<<HW_SAIRCSR_RSVD2_BITPOS)
                                  
                             5868 ; 95   |
                             5869 ; 96   |
                             5870 ; 97   |#define HW_SAIRCSR_REN0_CLRMASK (~(WORD)HW_SAIRCSR_REN0_SETMASK)
                             5871 ; 98   |#define HW_SAIRCSR_REN1_CLRMASK (~(WORD)HW_SAIRCSR_REN1_SETMASK)
                             5872 ; 99   |#define HW_SAIRCSR_REN2_CLRMASK (~(WORD)HW_SAIRCSR_REN2_SETMASK)
                             5873 ; 100  |#define HW_SAIRCSR_RMME_CLRMASK (~(WORD)HW_SAIRCSR_RMME_SETMASK)
                             5874 ; 101  |#define HW_SAIRCSR_RSVD0_CLRMASK (~(WORD)HW_SAIRCSR_RSVD0_SETMASK)
                             5875 ; 102  |#define HW_SAIRCSR_RWL_CLRMASK (~(WORD)HW_SAIRCSR_RWL_SETMASK)
                             5876 ; 103  |#define HW_SAIRCSR_RDIR_CLRMASK (~(WORD)HW_SAIRCSR_RDIR_SETMASK)
                             5877 ; 104  |#define HW_SAIRCSR_RLRS_CLRMASK (~(WORD)HW_SAIRCSR_RLRS_SETMASK)
                             5878 ; 105  |#define HW_SAIRCSR_RCKP_CLRMASK (~(WORD)HW_SAIRCSR_RCKP_SETMASK)
                             5879 ; 106  |#define HW_SAIRCSR_RREL_CLRMASK (~(WORD)HW_SAIRCSR_RREL_SETMASK)
                             5880 ; 107  |#define HW_SAIRCSR_RDWJ_CLRMASK (~(WORD)HW_SAIRCSR_RDWJ_SETMASK)
                             5881 ; 108  |#define HW_SAIRCSR_RXIE_CLRMASK (~(WORD)HW_SAIRCSR_RXIE_SETMASK)
                             5882 ; 109  |#define HW_SAIRCSR_RSVD1_CLRMASK (~(WORD)HW_SAIRCSR_RSVD1_SETMASK)
                             5883 ; 110  |#define HW_SAIRCSR_ROFL_CLRMASK (~(WORD)HW_SAIRCSR_ROFL_SETMASK)
                             5884 ; 111  |#define HW_SAIRCSR_RDR_CLRMASK (~(WORD)HW_SAIRCSR_RDR_SETMASK)
                             5885 ; 112  |#define HW_SAIRCSR_ROFCL_CLRMASK (~(WORD)HW_SAIRCSR_ROFCL_SETMASK)
                             5886 ; 113  |#define HW_SAIRCSR_RSVD2_CLRMASK (~(WORD)HW_SAIRCSR_RSVD2_SETMASK)
                             5887 ; 114  |
                             5888 ; 115  |typedef union
                             5889 ; 116  |{
                             5890 ; 117  |    struct {
                             5891 ; 118  |        int REN0        :HW_SAIRCSR_REN0_WIDTH;        // Receiver 0 enable
                             5892 ; 119  |        int REN1        :HW_SAIRCSR_REN1_WIDTH;        // Receiver 1 enable
                             5893 ; 120  |        int REN2        :HW_SAIRCSR_REN2_WIDTH;        // Receiver 2 enable
                             5894 ; 121  |        int RMME        :HW_SAIRCSR_RMME_WIDTH;        // Receiver master mode enable
                             5895 ; 122  |        int RSVD0       :HW_SAIRCSR_RSVD0_WIDTH;       // Reserved
                             5896 ; 123  |        unsigned RWL    :HW_SAIRCSR_RWL_WIDTH;         // Receiver word length control
                             5897 ; 124  |        int RDIR        :HW_SAIRCSR_RDIR_WIDTH;        // Receiver data shift direction 
                             5898 ; 125  |        int RLRS        :HW_SAIRCSR_RLRS_WIDTH;        // Receiver left right select
                             5899 ; 126  |        int RCKP        :HW_SAIRCSR_RCKP_WIDTH;        // Receiver clock polarity
                             5900 ; 127  |        int RREL        :HW_SAIRCSR_RREL_WIDTH;        // Receiver relative timing
                             5901 ; 128  |        int RDWJ        :HW_SAIRCSR_RDWJ_WIDTH;        // Receiver data word justification
                                  
                             5902 ; 129  |        int RXIE        :HW_SAIRCSR_RXIE_WIDTH;        // Receiver interrupt enable
                             5903 ; 130  |        int RSVD1       :HW_SAIRCSR_RSVD1_WIDTH;       // Reserved
                             5904 ; 131  |        int ROFL        :HW_SAIRCSR_ROFL_WIDTH;        // Receiver data overflow
                             5905 ; 132  |        int RDR         :HW_SAIRCSR_RDR_WIDTH;         // Receiver data ready flag
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 100

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5906 ; 133  |        int ROFCL       :HW_SAIRCSR_ROFCL_WIDTH;       // Receiver data overflow clear
                             5907 ; 134  |        unsigned RSVD2  :HW_SAIRCSR_RSVD2_WIDTH;       // Reserved
                             5908 ; 135  |    } B;
                             5909 ; 136  |    int I;
                             5910 ; 137  |    unsigned U;
                             5911 ; 138  |} saircsr_type;
                             5912 ; 139  |
                             5913 ; 140  |#define HW_SAIRCSR (*(volatile saircsr_type _X*) (HW_SAI_BASEADDR))       /* I2S Receive C
                                  SR         */
                             5914 ; 141  |
                             5915 ; 142  |typedef union
                             5916 ; 143  |{
                             5917 ; 144  |    struct {
                             5918 ; 145  |        unsigned SAI :24;
                             5919 ; 146  |    } B;
                             5920 ; 147  |    int I;
                             5921 ; 148  |    unsigned U;
                             5922 ; 149  |} saixr_type;
                             5923 ; 150  |
                             5924 ; 151  |#define HW_SAIRX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+1))       /* I2S Received
                                   data reg 0 */
                             5925 ; 152  |#define HW_SAIRX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+2))       /* I2S Received
                                   data reg 1 */
                             5926 ; 153  |#define HW_SAIRX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+3))       /* I2S Received
                                   data reg 2 */
                             5927 ; 154  |
                             5928 ; 155  |
                             5929 ; 156  |#define HW_SAITCSR_TEN0_BITPOS (0)
                             5930 ; 157  |#define HW_SAITCSR_TEN1_BITPOS (1)
                             5931 ; 158  |#define HW_SAITCSR_TEN2_BITPOS (2)
                             5932 ; 159  |#define HW_SAITCSR_TMME_BITPOS (3)
                             5933 ; 160  |#define HW_SAITCSR_RSVD0_BITPOS (4)
                             5934 ; 161  |#define HW_SAITCSR_TWL_BITPOS (5)
                             5935 ; 162  |#define HW_SAITCSR_TDIR_BITPOS (7)
                             5936 ; 163  |#define HW_SAITCSR_TLRS_BITPOS (8)
                             5937 ; 164  |#define HW_SAITCSR_TCKP_BITPOS (9)
                             5938 ; 165  |#define HW_SAITCSR_TREL_BITPOS (10)
                             5939 ; 166  |#define HW_SAITCSR_TDWE_BITPOS (11)
                             5940 ; 167  |#define HW_SAITCSR_TXIE_BITPOS (12)
                             5941 ; 168  |#define HW_SAITCSR_RSVD1_BITPOS (13)
                             5942 ; 169  |#define HW_SAITCSR_TUFL_BITPOS (14)
                             5943 ; 170  |#define HW_SAITCSR_TDE_BITPOS (15)
                             5944 ; 171  |#define HW_SAITCSR_TUFCL_BITPOS (16)
                             5945 ; 172  |#define HW_SAITCSR_RSVD2_BITPOS (17)
                             5946 ; 173  |
                             5947 ; 174  |
                             5948 ; 175  |#define HW_SAITCSR_TEN0_WIDTH (1)
                             5949 ; 176  |#define HW_SAITCSR_TEN1_WIDTH (1)
                             5950 ; 177  |#define HW_SAITCSR_TEN2_WIDTH (1)
                             5951 ; 178  |#define HW_SAITCSR_TMME_WIDTH (1)
                             5952 ; 179  |#define HW_SAITCSR_RSVD0_WIDTH (1)
                             5953 ; 180  |#define HW_SAITCSR_TWL_WIDTH (2)
                             5954 ; 181  |#define HW_SAITCSR_TDIR_WIDTH (1)
                             5955 ; 182  |#define HW_SAITCSR_TLRS_WIDTH (1)
                             5956 ; 183  |#define HW_SAITCSR_TCKP_WIDTH (1)
                             5957 ; 184  |#define HW_SAITCSR_TREL_WIDTH (1)
                             5958 ; 185  |#define HW_SAITCSR_TDWE_WIDTH (1)
                             5959 ; 186  |#define HW_SAITCSR_TXIE_WIDTH (1)
                             5960 ; 187  |#define HW_SAITCSR_RSVD1_WIDTH (1)
                             5961 ; 188  |#define HW_SAITCSR_TUFL_WIDTH (1)
                             5962 ; 189  |#define HW_SAITCSR_TDE_WIDTH (1)
                             5963 ; 190  |#define HW_SAITCSR_TUFCL_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 101

M:ADDR CODE           CYCLES LINE SOURCELINE
                             5964 ; 191  |#define HW_SAITCSR_RSVD2_WIDTH (7)
                             5965 ; 192  |
                             5966 ; 193  |
                             5967 ; 194  |#define HW_SAITCSR_TEN0_SETMASK (((1<HW_SAITCSR_TEN0_WIDTH)-1)<<HW_SAITCSR_TEN0_BITPOS)
                             5968 ; 195  |#define HW_SAITCSR_TEN1_SETMASK (((1<HW_SAITCSR_TEN1_WIDTH)-1)<<HW_SAITCSR_TEN1_BITPOS)
                             5969 ; 196  |#define HW_SAITCSR_TEN2_SETMASK (((1<HW_SAITCSR_TEN2_WIDTH)-1)<<HW_SAITCSR_TEN2_BITPOS)
                             5970 ; 197  |#define HW_SAITCSR_TMME_SETMASK (((1<HW_SAITCSR_TMME_WIDTH)-1)<<HW_SAITCSR_TMME_BITPOS)
                             5971 ; 198  |#define HW_SAITCSR_RSVD0_SETMASK (((1<HW_SAITCSR_RSVD0_WIDTH)-1)<<HW_SAITCSR_RSVD0_BITPOS)
                                  
                             5972 ; 199  |#define HW_SAITCSR_TWL_SETMASK (((1<HW_SAITCSR_TWL_WIDTH)-1)<<HW_SAITCSR_TWL_BITPOS)
                             5973 ; 200  |#define HW_SAITCSR_TDIR_SETMASK (((1<HW_SAITCSR_TDIR_WIDTH)-1)<<HW_SAITCSR_TDIR_BITPOS)
                             5974 ; 201  |#define HW_SAITCSR_TLRS_SETMASK (((1<HW_SAITCSR_TLRS_WIDTH)-1)<<HW_SAITCSR_TLRS_BITPOS)
                             5975 ; 202  |#define HW_SAITCSR_TCKP_SETMASK (((1<HW_SAITCSR_TCKP_WIDTH)-1)<<HW_SAITCSR_TCKP_BITPOS)
                             5976 ; 203  |#define HW_SAITCSR_TREL_SETMASK (((1<HW_SAITCSR_TREL_WIDTH)-1)<<HW_SAITCSR_TREL_BITPOS)
                             5977 ; 204  |#define HW_SAITCSR_TDWE_SETMASK (((1<HW_SAITCSR_TDWE_WIDTH)-1)<<HW_SAITCSR_TDWE_BITPOS)
                             5978 ; 205  |#define HW_SAITCSR_TXIE_SETMASK (((1<HW_SAITCSR_TXIE_WIDTH)-1)<<HW_SAITCSR_TXIE_BITPOS)
                             5979 ; 206  |#define HW_SAITCSR_RSVD1_SETMASK (((1<HW_SAITCSR_RSVD1_WIDTH)-1)<<HW_SAITCSR_RSVD1_BITPOS)
                                  
                             5980 ; 207  |#define HW_SAITCSR_TUFL_SETMASK (((1<HW_SAITCSR_TUFL_WIDTH)-1)<<HW_SAITCSR_TUFL_BITPOS)
                             5981 ; 208  |#define HW_SAITCSR_TDE_SETMASK (((1<HW_SAITCSR_TDE_WIDTH)-1)<<HW_SAITCSR_TDE_BITPOS)
                             5982 ; 209  |#define HW_SAITCSR_TUFCL_SETMASK (((1<HW_SAITCSR_TUFCL_WIDTH)-1)<<HW_SAITCSR_TUFCL_BITPOS)
                                  
                             5983 ; 210  |#define HW_SAITCSR_RSVD2_SETMASK (((1<HW_SAITCSR_RSVD2_WIDTH)-1)<<HW_SAITCSR_RSVD2_BITPOS)
                                  
                             5984 ; 211  |
                             5985 ; 212  |
                             5986 ; 213  |#define HW_SAITCSR_TEN0_CLRMASK (~(WORD)HW_SAITCSR_TEN0_SETMASK)
                             5987 ; 214  |#define HW_SAITCSR_TEN1_CLRMASK (~(WORD)HW_SAITCSR_TEN1_SETMASK)
                             5988 ; 215  |#define HW_SAITCSR_TEN2_CLRMASK (~(WORD)HW_SAITCSR_TEN2_SETMASK)
                             5989 ; 216  |#define HW_SAITCSR_TMME_CLRMASK (~(WORD)HW_SAITCSR_TMME_SETMASK)
                             5990 ; 217  |#define HW_SAITCSR_RSVD0_CLRMASK (~(WORD)HW_SAITCSR_RSVD0_SETMASK)
                             5991 ; 218  |#define HW_SAITCSR_TWL_CLRMASK (~(WORD)HW_SAITCSR_TWL_SETMASK)
                             5992 ; 219  |#define HW_SAITCSR_TDIR_CLRMASK (~(WORD)HW_SAITCSR_TDIR_SETMASK)
                             5993 ; 220  |#define HW_SAITCSR_TLRS_CLRMASK (~(WORD)HW_SAITCSR_TLRS_SETMASK)
                             5994 ; 221  |#define HW_SAITCSR_TCKP_CLRMASK (~(WORD)HW_SAITCSR_TCKP_SETMASK)
                             5995 ; 222  |#define HW_SAITCSR_TREL_CLRMASK (~(WORD)HW_SAITCSR_TREL_SETMASK)
                             5996 ; 223  |#define HW_SAITCSR_TDWE_CLRMASK (~(WORD)HW_SAITCSR_TDWE_SETMASK)
                             5997 ; 224  |#define HW_SAITCSR_TXIE_CLRMASK (~(WORD)HW_SAITCSR_TXIE_SETMASK)
                             5998 ; 225  |#define HW_SAITCSR_RSVD1_CLRMASK (~(WORD)HW_SAITCSR_RSVD1_SETMASK)
                             5999 ; 226  |#define HW_SAITCSR_TUFL_CLRMASK (~(WORD)HW_SAITCSR_TUFL_SETMASK)
                             6000 ; 227  |#define HW_SAITCSR_TDE_CLRMASK (~(WORD)HW_SAITCSR_TDE_SETMASK)
                             6001 ; 228  |#define HW_SAITCSR_TUFCL_CLRMASK (~(WORD)HW_SAITCSR_TUFCL_SETMASK)
                             6002 ; 229  |#define HW_SAITCSR_RSVD2_CLRMASK (~(WORD)HW_SAITCSR_RSVD2_SETMASK)
                             6003 ; 230  |
                             6004 ; 231  |
                             6005 ; 232  |typedef union
                             6006 ; 233  |{
                             6007 ; 234  |    struct {
                             6008 ; 235  |        int TEN0       :HW_SAITCSR_TEN0_WIDTH;         // Transmitter 0 enable
                             6009 ; 236  |        int TEN1       :HW_SAITCSR_TEN1_WIDTH;         // Transmitter 1 enable
                             6010 ; 237  |        int TEN2       :HW_SAITCSR_TEN2_WIDTH;         // Transmitter 2 enable
                             6011 ; 238  |        int TMME       :HW_SAITCSR_TMME_WIDTH;         // Transmitter master mode enable
                             6012 ; 239  |        int RSVD0      :HW_SAITCSR_RSVD0_WIDTH;        // Reserved
                             6013 ; 240  |        unsigned TWL   :HW_SAITCSR_TWL_WIDTH;          // Transmitter word length control
                             6014 ; 241  |        int TDIR       :HW_SAITCSR_TDIR_WIDTH;         // Transmitter data shift direction
                                   
                             6015 ; 242  |        int TLRS       :HW_SAITCSR_TLRS_WIDTH;         // Transmitter left right select
                             6016 ; 243  |        int TCKP       :HW_SAITCSR_TCKP_WIDTH;         // Transmitter clock polarity
                             6017 ; 244  |        int TREL       :HW_SAITCSR_TREL_WIDTH;         // Transmitter relative timing
                             6018 ; 245  |        int TDWE       :HW_SAITCSR_TDWE_WIDTH;         // Transmitter data word justificat
                                  ion
                             6019 ; 246  |        int TXIE       :HW_SAITCSR_TXIE_WIDTH;         // Transmitter interrupt enable
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 102

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6020 ; 247  |        int RSVD1      :HW_SAITCSR_RSVD1_WIDTH;        // Reserved
                             6021 ; 248  |        int TUFL       :HW_SAITCSR_TUFL_WIDTH;         // Transmitter data overflow
                             6022 ; 249  |        int TDE        :HW_SAITCSR_TDE_WIDTH;          // Transmitter data ready flag
                             6023 ; 250  |        int TUFCL      :HW_SAITCSR_TUFCL_WIDTH;        // Transmitter data overflow clear
                             6024 ; 251  |        unsigned RSVD2 :HW_SAITCSR_RSVD2_WIDTH;        // Reserved
                             6025 ; 252  |    } B;
                             6026 ; 253  |    int I;
                             6027 ; 254  |    unsigned U;
                             6028 ; 255  |} saitcsr_type;
                             6029 ; 256  |
                             6030 ; 257  |#define HW_SAITCSR (*(volatile saitcsr_type _X*) (HW_SAI_BASEADDR+5)) /* I2S Transmit CSR 
                                       */
                             6031 ; 258  |
                             6032 ; 259  |#define HW_SAITX0R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+6))       /* I2S Transmit
                                   data reg 0 */
                             6033 ; 260  |#define HW_SAITX1R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+7))       /* I2S Transmit
                                   data reg 1 */
                             6034 ; 261  |#define HW_SAITX2R (*(volatile saixr_type _X*)  (HW_SAI_BASEADDR+8))       /* I2S Transmit
                                   data reg 2 */
                             6035 ; 262  |
                             6036 ; 263  |#endif
                             6037 
                             6039 
                             6040 ; 25   |#include "regsicoll.h"
                             6041 
                             6043 
                             6044 ; 1    |#if !defined(__REGS_ICOLL_INC)
                             6045 ; 2    |#define __REGS_ICOLL_INC 1
                             6046 ; 3    |
                             6047 ; 4    |/////////////////////////////////////////////////////////////////////////////////
                             6048 ; 5    |//  Interrupt Collector Registers
                             6049 ; 6    |/////////////////////////////////////////////////////////////////////////////////
                             6050 ; 7    |
                             6051 ; 8    |#define HW_ICOLL_BASEADDR 0xF300
                             6052 ; 9    |
                             6053 ; 10   |
                             6054 ; 11   |
                             6055 ; 12   |/////////////////////////////////////////////////////////////////////////////////
                             6056 ; 13   |//  Interrupt Collector 0 Enable Register (HW_ICLENABLE0R) Bit Positions
                             6057 ; 14   |
                             6058 ; 15   |typedef union
                             6059 ; 16   |{
                             6060 ; 17   |    struct {
                             6061 ; 18   |        int SEN0        :1;
                             6062 ; 19   |        int SEN1        :1;
                             6063 ; 20   |        int SEN2        :1;
                             6064 ; 21   |        int SEN3        :1;
                             6065 ; 22   |        int SEN4        :1;
                             6066 ; 23   |        int SEN5        :1;
                             6067 ; 24   |        int SEN6        :1;
                             6068 ; 25   |        int SEN7        :1;
                             6069 ; 26   |        int SEN8        :1;
                             6070 ; 27   |        int SEN9        :1;
                             6071 ; 28   |        int SEN10       :1;
                             6072 ; 29   |        int SEN11       :1;
                             6073 ; 30   |        int SEN12       :1;
                             6074 ; 31   |        int SEN13       :1;
                             6075 ; 32   |        int SEN14       :1;
                             6076 ; 33   |        int SEN15       :1;
                             6077 ; 34   |        int SEN16       :1;
                             6078 ; 35   |        int SEN17       :1;
                             6079 ; 36   |        int SEN18       :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 103

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6080 ; 37   |        int SEN19       :1;
                             6081 ; 38   |        int SEN20       :1;
                             6082 ; 39   |        int SEN21       :1;
                             6083 ; 40   |        int SEN22       :1;
                             6084 ; 41   |        int SEN23       :1;
                             6085 ; 42   |    } B;
                             6086 ; 43   |    int I;
                             6087 ; 44   |} iclenable0_type;
                             6088 ; 45   |#define HW_ICLENABLE0R  (*(volatile iclenable0_type _X*) (HW_ICOLL_BASEADDR)) /* Interrupt
                                   Priority Register Core   */
                             6089 ; 46   |
                             6090 ; 47   |
                             6091 ; 48   |#define HW_ICLENABLE0R_SEN0_BITPOS 0
                             6092 ; 49   |#define HW_ICLENABLE0R_SEN1_BITPOS 1
                             6093 ; 50   |#define HW_ICLENABLE0R_SEN2_BITPOS 2
                             6094 ; 51   |#define HW_ICLENABLE0R_SEN3_BITPOS 3
                             6095 ; 52   |#define HW_ICLENABLE0R_SEN4_BITPOS 4
                             6096 ; 53   |#define HW_ICLENABLE0R_SEN5_BITPOS 5
                             6097 ; 54   |#define HW_ICLENABLE0R_SEN6_BITPOS 6
                             6098 ; 55   |#define HW_ICLENABLE0R_SEN7_BITPOS 7
                             6099 ; 56   |#define HW_ICLENABLE0R_SEN8_BITPOS 8
                             6100 ; 57   |#define HW_ICLENABLE0R_SEN9_BITPOS 9
                             6101 ; 58   |#define HW_ICLENABLE0R_SEN10_BITPOS 10
                             6102 ; 59   |#define HW_ICLENABLE0R_SEN11_BITPOS 11
                             6103 ; 60   |#define HW_ICLENABLE0R_SEN12_BITPOS 12
                             6104 ; 61   |#define HW_ICLENABLE0R_SEN13_BITPOS 13
                             6105 ; 62   |#define HW_ICLENABLE0R_SEN14_BITPOS 14
                             6106 ; 63   |#define HW_ICLENABLE0R_SEN15_BITPOS 15
                             6107 ; 64   |#define HW_ICLENABLE0R_SEN16_BITPOS 16
                             6108 ; 65   |#define HW_ICLENABLE0R_SEN17_BITPOS 17
                             6109 ; 66   |#define HW_ICLENABLE0R_SEN18_BITPOS 18
                             6110 ; 67   |#define HW_ICLENABLE0R_SEN19_BITPOS 19
                             6111 ; 68   |#define HW_ICLENABLE0R_SEN20_BITPOS 20
                             6112 ; 69   |#define HW_ICLENABLE0R_SEN21_BITPOS 21
                             6113 ; 70   |#define HW_ICLENABLE0R_SEN22_BITPOS 22
                             6114 ; 71   |#define HW_ICLENABLE0R_SEN23_BITPOS 23
                             6115 ; 72   |
                             6116 ; 73   |#define HW_ICLENABLE0R_SEN0_SETMASK 1<<HW_ICLENABLE0R_SEN0_BITPOS
                             6117 ; 74   |#define HW_ICLENABLE0R_SEN1_SETMASK 1<<HW_ICLENABLE0R_SEN1_BITPOS
                             6118 ; 75   |#define HW_ICLENABLE0R_SEN2_SETMASK 1<<HW_ICLENABLE0R_SEN2_BITPOS
                             6119 ; 76   |#define HW_ICLENABLE0R_SEN3_SETMASK 1<<HW_ICLENABLE0R_SEN3_BITPOS
                             6120 ; 77   |#define HW_ICLENABLE0R_SEN4_SETMASK 1<<HW_ICLENABLE0R_SEN4_BITPOS
                             6121 ; 78   |#define HW_ICLENABLE0R_SEN5_SETMASK 1<<HW_ICLENABLE0R_SEN5_BITPOS
                             6122 ; 79   |#define HW_ICLENABLE0R_SEN6_SETMASK 1<<HW_ICLENABLE0R_SEN6_BITPOS
                             6123 ; 80   |#define HW_ICLENABLE0R_SEN7_SETMASK 1<<HW_ICLENABLE0R_SEN7_BITPOS
                             6124 ; 81   |#define HW_ICLENABLE0R_SEN8_SETMASK 1<<HW_ICLENABLE0R_SEN8_BITPOS
                             6125 ; 82   |#define HW_ICLENABLE0R_SEN9_SETMASK 1<<HW_ICLENABLE0R_SEN9_BITPOS
                             6126 ; 83   |#define HW_ICLENABLE0R_SEN10_SETMASK 1<<HW_ICLENABLE0R_SEN10_BITPOS
                             6127 ; 84   |#define HW_ICLENABLE0R_SEN11_SETMASK 1<<HW_ICLENABLE0R_SEN11_BITPOS
                             6128 ; 85   |#define HW_ICLENABLE0R_SEN12_SETMASK 1<<HW_ICLENABLE0R_SEN12_BITPOS
                             6129 ; 86   |#define HW_ICLENABLE0R_SEN13_SETMASK 1<<HW_ICLENABLE0R_SEN13_BITPOS
                             6130 ; 87   |#define HW_ICLENABLE0R_SEN14_SETMASK 1<<HW_ICLENABLE0R_SEN14_BITPOS
                             6131 ; 88   |#define HW_ICLENABLE0R_SEN15_SETMASK 1<<HW_ICLENABLE0R_SEN15_BITPOS
                             6132 ; 89   |#define HW_ICLENABLE0R_SEN16_SETMASK 1<<HW_ICLENABLE0R_SEN16_BITPOS
                             6133 ; 90   |#define HW_ICLENABLE0R_SEN17_SETMASK 1<<HW_ICLENABLE0R_SEN17_BITPOS
                             6134 ; 91   |#define HW_ICLENABLE0R_SEN18_SETMASK 1<<HW_ICLENABLE0R_SEN18_BITPOS
                             6135 ; 92   |#define HW_ICLENABLE0R_SEN19_SETMASK 1<<HW_ICLENABLE0R_SEN19_BITPOS
                             6136 ; 93   |#define HW_ICLENABLE0R_SEN20_SETMASK 1<<HW_ICLENABLE0R_SEN20_BITPOS
                             6137 ; 94   |#define HW_ICLENABLE0R_SEN21_SETMASK 1<<HW_ICLENABLE0R_SEN21_BITPOS
                             6138 ; 95   |#define HW_ICLENABLE0R_SEN22_SETMASK 1<<HW_ICLENABLE0R_SEN22_BITPOS
                             6139 ; 96   |#define HW_ICLENABLE0R_SEN23_SETMASK 1<<HW_ICLENABLE0R_SEN23_BITPOS
                             6140 ; 97   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 104

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6141 ; 98   |#define HW_ICLENABLE0R_SEN0_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN0_SETMASK
                             6142 ; 99   |#define HW_ICLENABLE0R_SEN1_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN1_SETMASK
                             6143 ; 100  |#define HW_ICLENABLE0R_SEN2_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN2_SETMASK
                             6144 ; 101  |#define HW_ICLENABLE0R_SEN3_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN3_SETMASK
                             6145 ; 102  |#define HW_ICLENABLE0R_SEN4_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN4_SETMASK
                             6146 ; 103  |#define HW_ICLENABLE0R_SEN5_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN5_SETMASK
                             6147 ; 104  |#define HW_ICLENABLE0R_SEN6_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN6_SETMASK
                             6148 ; 105  |#define HW_ICLENABLE0R_SEN7_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN7_SETMASK
                             6149 ; 106  |#define HW_ICLENABLE0R_SEN8_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN8_SETMASK
                             6150 ; 107  |#define HW_ICLENABLE0R_SEN9_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN9_SETMASK
                             6151 ; 108  |#define HW_ICLENABLE0R_SEN10_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN10_SETMASK
                             6152 ; 109  |#define HW_ICLENABLE0R_SEN11_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN11_SETMASK
                             6153 ; 110  |#define HW_ICLENABLE0R_SEN12_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN12_SETMASK
                             6154 ; 111  |#define HW_ICLENABLE0R_SEN13_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN13_SETMASK
                             6155 ; 112  |#define HW_ICLENABLE0R_SEN14_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN14_SETMASK
                             6156 ; 113  |#define HW_ICLENABLE0R_SEN15_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN15_SETMASK
                             6157 ; 114  |#define HW_ICLENABLE0R_SEN16_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN16_SETMASK
                             6158 ; 115  |#define HW_ICLENABLE0R_SEN17_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN17_SETMASK
                             6159 ; 116  |#define HW_ICLENABLE0R_SEN18_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN18_SETMASK
                             6160 ; 117  |#define HW_ICLENABLE0R_SEN19_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN19_SETMASK
                             6161 ; 118  |#define HW_ICLENABLE0R_SEN20_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN20_SETMASK
                             6162 ; 119  |#define HW_ICLENABLE0R_SEN21_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN21_SETMASK
                             6163 ; 120  |#define HW_ICLENABLE0R_SEN22_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN22_SETMASK
                             6164 ; 121  |#define HW_ICLENABLE0R_SEN23_CLRMASK ~(WORD)HW_ICLENABLE0R_SEN23_SETMASK
                             6165 ; 122  |
                             6166 ; 123  |
                             6167 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             6168 ; 125  |//  Interrupt Collector 1 Enable Register (HW_ICLENABLE1R) Bit Positions
                             6169 ; 126  |typedef union
                             6170 ; 127  |{
                             6171 ; 128  |    struct {
                             6172 ; 129  |        
                             6173 ; 130  |        int SEN24       :1;
                             6174 ; 131  |        int SEN25       :1;
                             6175 ; 132  |        int SEN26       :1;
                             6176 ; 133  |        int SEN27       :1;
                             6177 ; 134  |        int SEN28       :1;
                             6178 ; 135  |        int SEN29       :1;
                             6179 ; 136  |        int SEN30       :1;
                             6180 ; 137  |        int SEN31       :1;
                             6181 ; 138  |        int SEN32       :1;
                             6182 ; 139  |        int SEN33       :1;
                             6183 ; 140  |    } B;
                             6184 ; 141  |    int I;
                             6185 ; 142  |} iclenable1_type;
                             6186 ; 143  |
                             6187 ; 144  |#define HW_ICLENABLE1R  (*(volatile iclenable1_type _X*) (HW_ICOLL_BASEADDR+1)) /* Interru
                                  pt Priority Register Core    */
                             6188 ; 145  |
                             6189 ; 146  |#define HW_ICLENABLE1R_SEN24_BITPOS 0
                             6190 ; 147  |#define HW_ICLENABLE1R_SEN25_BITPOS 1
                             6191 ; 148  |#define HW_ICLENABLE1R_SEN26_BITPOS 2
                             6192 ; 149  |#define HW_ICLENABLE1R_SEN27_BITPOS 3
                             6193 ; 150  |#define HW_ICLENABLE1R_SEN28_BITPOS 4
                             6194 ; 151  |#define HW_ICLENABLE1R_SEN29_BITPOS 5
                             6195 ; 152  |#define HW_ICLENABLE1R_SEN30_BITPOS 6
                             6196 ; 153  |#define HW_ICLENABLE1R_SEN31_BITPOS 7
                             6197 ; 154  |#define HW_ICLENABLE1R_SEN32_BITPOS 8
                             6198 ; 155  |#define HW_ICLENABLE1R_SEN33_BITPOS 9
                             6199 ; 156  |
                             6200 ; 157  |#define HW_ICLENABLE1R_SEN24_SETMASK 1<<HW_ICLENABLE1R_SEN24_BITPOS
                             6201 ; 158  |#define HW_ICLENABLE1R_SEN25_SETMASK 1<<HW_ICLENABLE1R_SEN25_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 105

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6202 ; 159  |#define HW_ICLENABLE1R_SEN26_SETMASK 1<<HW_ICLENABLE1R_SEN26_BITPOS
                             6203 ; 160  |#define HW_ICLENABLE1R_SEN27_SETMASK 1<<HW_ICLENABLE1R_SEN27_BITPOS
                             6204 ; 161  |#define HW_ICLENABLE1R_SEN28_SETMASK 1<<HW_ICLENABLE1R_SEN28_BITPOS
                             6205 ; 162  |#define HW_ICLENABLE1R_SEN29_SETMASK 1<<HW_ICLENABLE1R_SEN29_BITPOS
                             6206 ; 163  |#define HW_ICLENABLE1R_SEN30_SETMASK 1<<HW_ICLENABLE1R_SEN30_BITPOS
                             6207 ; 164  |#define HW_ICLENABLE1R_SEN31_SETMASK 1<<HW_ICLENABLE1R_SEN31_BITPOS
                             6208 ; 165  |#define HW_ICLENABLE1R_SEN32_SETMASK 1<<HW_ICLENABLE1R_SEN32_BITPOS
                             6209 ; 166  |#define HW_ICLENABLE1R_SEN33_SETMASK 1<<HW_ICLENABLE1R_SEN33_BITPOS
                             6210 ; 167  |
                             6211 ; 168  |#define HW_ICLENABLE1R_SEN24_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN24_SETMASK
                             6212 ; 169  |#define HW_ICLENABLE1R_SEN25_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN25_SETMASK
                             6213 ; 170  |#define HW_ICLENABLE1R_SEN26_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN26_SETMASK
                             6214 ; 171  |#define HW_ICLENABLE1R_SEN27_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN27_SETMASK
                             6215 ; 172  |#define HW_ICLENABLE1R_SEN28_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN28_SETMASK
                             6216 ; 173  |#define HW_ICLENABLE1R_SEN29_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN29_SETMASK
                             6217 ; 174  |#define HW_ICLENABLE1R_SEN30_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN30_SETMASK
                             6218 ; 175  |#define HW_ICLENABLE1R_SEN31_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN31_SETMASK
                             6219 ; 176  |#define HW_ICLENABLE1R_SEN32_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN32_SETMASK
                             6220 ; 177  |#define HW_ICLENABLE1R_SEN33_CLRMASK ~(WORD)HW_ICLENABLE1R_SEN33_SETMASK
                             6221 ; 178  |
                             6222 ; 179  |
                             6223 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                             6224 ; 181  |//  Interrupt Collector Status 0 Register (HW_ICLSTATUS0R) Bit Positions
                             6225 ; 182  |typedef union
                             6226 ; 183  |{
                             6227 ; 184  |    struct {
                             6228 ; 185  |        int SST0        :1;
                             6229 ; 186  |        int SST1        :1;
                             6230 ; 187  |        int SST2        :1;
                             6231 ; 188  |        int SST3        :1;
                             6232 ; 189  |        int SST4        :1;
                             6233 ; 190  |        int SST5        :1;
                             6234 ; 191  |        int SST6        :1;
                             6235 ; 192  |        int SST7        :1;
                             6236 ; 193  |        int SST8        :1;
                             6237 ; 194  |        int SST9        :1;
                             6238 ; 195  |        int SST10       :1;
                             6239 ; 196  |        int SST11       :1;
                             6240 ; 197  |        int SST12       :1;
                             6241 ; 198  |        int SST13       :1;
                             6242 ; 199  |        int SST14       :1;
                             6243 ; 200  |        int SST15       :1;
                             6244 ; 201  |        int SST16       :1;
                             6245 ; 202  |        int SST17       :1;
                             6246 ; 203  |        int SST18       :1;
                             6247 ; 204  |        int SST19       :1;
                             6248 ; 205  |        int SST20       :1;
                             6249 ; 206  |        int SST21       :1;
                             6250 ; 207  |        int SST22       :1;
                             6251 ; 208  |        int SST23       :1;
                             6252 ; 209  |    } B;
                             6253 ; 210  |    int I;
                             6254 ; 211  |} iclstatus0_type;
                             6255 ; 212  |#define HW_ICLSTATUS0R  (*(volatile iclstatus0_type _X*) (HW_ICOLL_BASEADDR+2)) /* Interru
                                  pt Priority Register Core */
                             6256 ; 213  |#define HW_ICLSTATUS0R_SST0_BITPOS 0
                             6257 ; 214  |#define HW_ICLSTATUS0R_SST1_BITPOS 1
                             6258 ; 215  |#define HW_ICLSTATUS0R_SST2_BITPOS 2
                             6259 ; 216  |#define HW_ICLSTATUS0R_SST3_BITPOS 3
                             6260 ; 217  |#define HW_ICLSTATUS0R_SST4_BITPOS 4
                             6261 ; 218  |#define HW_ICLSTATUS0R_SST5_BITPOS 5
                             6262 ; 219  |#define HW_ICLSTATUS0R_SST6_BITPOS 6
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 106

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6263 ; 220  |#define HW_ICLSTATUS0R_SST7_BITPOS 7
                             6264 ; 221  |#define HW_ICLSTATUS0R_SST8_BITPOS 8
                             6265 ; 222  |#define HW_ICLSTATUS0R_SST9_BITPOS 9
                             6266 ; 223  |#define HW_ICLSTATUS0R_SST10_BITPOS 10
                             6267 ; 224  |#define HW_ICLSTATUS0R_SST11_BITPOS 11
                             6268 ; 225  |#define HW_ICLSTATUS0R_SST12_BITPOS 12
                             6269 ; 226  |#define HW_ICLSTATUS0R_SST13_BITPOS 13
                             6270 ; 227  |#define HW_ICLSTATUS0R_SST14_BITPOS 14
                             6271 ; 228  |#define HW_ICLSTATUS0R_SST15_BITPOS 15
                             6272 ; 229  |#define HW_ICLSTATUS0R_SST16_BITPOS 16
                             6273 ; 230  |#define HW_ICLSTATUS0R_SST17_BITPOS 17
                             6274 ; 231  |#define HW_ICLSTATUS0R_SST18_BITPOS 18
                             6275 ; 232  |#define HW_ICLSTATUS0R_SST19_BITPOS 19
                             6276 ; 233  |#define HW_ICLSTATUS0R_SST20_BITPOS 20
                             6277 ; 234  |#define HW_ICLSTATUS0R_SST21_BITPOS 21
                             6278 ; 235  |#define HW_ICLSTATUS0R_SST22_BITPOS 22
                             6279 ; 236  |#define HW_ICLSTATUS0R_SST23_BITPOS 23
                             6280 ; 237  |
                             6281 ; 238  |#define HW_ICLSTATUS0R_SST0_SETMASK 1<<HW_ICLSTATUS0R_SST0_BITPOS
                             6282 ; 239  |#define HW_ICLSTATUS0R_SST1_SETMASK 1<<HW_ICLSTATUS0R_SST1_BITPOS
                             6283 ; 240  |#define HW_ICLSTATUS0R_SST2_SETMASK 1<<HW_ICLSTATUS0R_SST2_BITPOS
                             6284 ; 241  |#define HW_ICLSTATUS0R_SST3_SETMASK 1<<HW_ICLSTATUS0R_SST3_BITPOS
                             6285 ; 242  |#define HW_ICLSTATUS0R_SST4_SETMASK 1<<HW_ICLSTATUS0R_SST4_BITPOS
                             6286 ; 243  |#define HW_ICLSTATUS0R_SST5_SETMASK 1<<HW_ICLSTATUS0R_SST5_BITPOS
                             6287 ; 244  |#define HW_ICLSTATUS0R_SST6_SETMASK 1<<HW_ICLSTATUS0R_SST6_BITPOS
                             6288 ; 245  |#define HW_ICLSTATUS0R_SST7_SETMASK 1<<HW_ICLSTATUS0R_SST7_BITPOS
                             6289 ; 246  |#define HW_ICLSTATUS0R_SST8_SETMASK 1<<HW_ICLSTATUS0R_SST8_BITPOS
                             6290 ; 247  |#define HW_ICLSTATUS0R_SST9_SETMASK 1<<HW_ICLSTATUS0R_SST9_BITPOS
                             6291 ; 248  |#define HW_ICLSTATUS0R_SST10_SETMASK 1<<HW_ICLSTATUS0R_SST10_BITPOS
                             6292 ; 249  |#define HW_ICLSTATUS0R_SST11_SETMASK 1<<HW_ICLSTATUS0R_SST11_BITPOS
                             6293 ; 250  |#define HW_ICLSTATUS0R_SST12_SETMASK 1<<HW_ICLSTATUS0R_SST12_BITPOS
                             6294 ; 251  |#define HW_ICLSTATUS0R_SST13_SETMASK 1<<HW_ICLSTATUS0R_SST13_BITPOS
                             6295 ; 252  |#define HW_ICLSTATUS0R_SST14_SETMASK 1<<HW_ICLSTATUS0R_SST14_BITPOS
                             6296 ; 253  |#define HW_ICLSTATUS0R_SST15_SETMASK 1<<HW_ICLSTATUS0R_SST15_BITPOS
                             6297 ; 254  |#define HW_ICLSTATUS0R_SST16_SETMASK 1<<HW_ICLSTATUS0R_SST16_BITPOS
                             6298 ; 255  |#define HW_ICLSTATUS0R_SST17_SETMASK 1<<HW_ICLSTATUS0R_SST17_BITPOS
                             6299 ; 256  |#define HW_ICLSTATUS0R_SST18_SETMASK 1<<HW_ICLSTATUS0R_SST18_BITPOS
                             6300 ; 257  |#define HW_ICLSTATUS0R_SST19_SETMASK 1<<HW_ICLSTATUS0R_SST19_BITPOS
                             6301 ; 258  |#define HW_ICLSTATUS0R_SST20_SETMASK 1<<HW_ICLSTATUS0R_SST20_BITPOS
                             6302 ; 259  |#define HW_ICLSTATUS0R_SST21_SETMASK 1<<HW_ICLSTATUS0R_SST21_BITPOS
                             6303 ; 260  |#define HW_ICLSTATUS0R_SST22_SETMASK 1<<HW_ICLSTATUS0R_SST22_BITPOS
                             6304 ; 261  |#define HW_ICLSTATUS0R_SST23_SETMASK 1<<HW_ICLSTATUS0R_SST23_BITPOS
                             6305 ; 262  |
                             6306 ; 263  |#define HW_ICLSTATUS0R_SST0_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST0_SETMASK
                             6307 ; 264  |#define HW_ICLSTATUS0R_SST1_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST1_SETMASK
                             6308 ; 265  |#define HW_ICLSTATUS0R_SST2_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST2_SETMASK
                             6309 ; 266  |#define HW_ICLSTATUS0R_SST3_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST3_SETMASK
                             6310 ; 267  |#define HW_ICLSTATUS0R_SST4_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST4_SETMASK
                             6311 ; 268  |#define HW_ICLSTATUS0R_SST5_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST5_SETMASK
                             6312 ; 269  |#define HW_ICLSTATUS0R_SST6_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST6_SETMASK
                             6313 ; 270  |#define HW_ICLSTATUS0R_SST7_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST7_SETMASK
                             6314 ; 271  |#define HW_ICLSTATUS0R_SST8_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST8_SETMASK
                             6315 ; 272  |#define HW_ICLSTATUS0R_SST9_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST9_SETMASK
                             6316 ; 273  |#define HW_ICLSTATUS0R_SST10_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST10_SETMASK
                             6317 ; 274  |#define HW_ICLSTATUS0R_SST11_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST11_SETMASK
                             6318 ; 275  |#define HW_ICLSTATUS0R_SST12_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST12_SETMASK
                             6319 ; 276  |#define HW_ICLSTATUS0R_SST13_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST13_SETMASK
                             6320 ; 277  |#define HW_ICLSTATUS0R_SST14_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST14_SETMASK
                             6321 ; 278  |#define HW_ICLSTATUS0R_SST15_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST15_SETMASK
                             6322 ; 279  |#define HW_ICLSTATUS0R_SST16_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST16_SETMASK
                             6323 ; 280  |#define HW_ICLSTATUS0R_SST17_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST17_SETMASK
                             6324 ; 281  |#define HW_ICLSTATUS0R_SST18_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST18_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 107

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6325 ; 282  |#define HW_ICLSTATUS0R_SST19_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST19_SETMASK
                             6326 ; 283  |#define HW_ICLSTATUS0R_SST20_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST20_SETMASK
                             6327 ; 284  |#define HW_ICLSTATUS0R_SST21_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST21_SETMASK
                             6328 ; 285  |#define HW_ICLSTATUS0R_SST22_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST22_SETMASK
                             6329 ; 286  |#define HW_ICLSTATUS0R_SST23_CLRMASK ~(WORD)HW_ICLSTATUS0R_SST23_SETMASK
                             6330 ; 287  |
                             6331 ; 288  |
                             6332 ; 289  |/////////////////////////////////////////////////////////////////////////////////
                             6333 ; 290  |//  Interrupt Collector Status 1 Register (HW_ICLSTATUS1R) Bit Positions
                             6334 ; 291  |typedef union
                             6335 ; 292  |{
                             6336 ; 293  |    struct {
                             6337 ; 294  |        int SST24       :1;
                             6338 ; 295  |        int SST25       :1;
                             6339 ; 296  |        int SST26       :1;
                             6340 ; 297  |        int SST27       :1;
                             6341 ; 298  |        int SST28       :1;
                             6342 ; 299  |        int SST29       :1;
                             6343 ; 300  |        int SST30       :1;
                             6344 ; 301  |        int SST31       :1;
                             6345 ; 302  |        int SST32       :1;
                             6346 ; 303  |        int SST33       :1;
                             6347 ; 304  |    } B;
                             6348 ; 305  |    int I;
                             6349 ; 306  |} iclstatus1_type;
                             6350 ; 307  |#define HW_ICLSTATUS1R  (*(volatile iclstatus1_type _X*) (HW_ICOLL_BASEADDR+3)) /* Interru
                                  pt Priority Register Core */
                             6351 ; 308  |#define HW_ICLSTATUS1R_SST24_BITPOS 0
                             6352 ; 309  |#define HW_ICLSTATUS1R_SST25_BITPOS 1
                             6353 ; 310  |#define HW_ICLSTATUS1R_SST26_BITPOS 2
                             6354 ; 311  |#define HW_ICLSTATUS1R_SST27_BITPOS 3
                             6355 ; 312  |#define HW_ICLSTATUS1R_SST28_BITPOS 4
                             6356 ; 313  |#define HW_ICLSTATUS1R_SST29_BITPOS 5
                             6357 ; 314  |#define HW_ICLSTATUS1R_SST30_BITPOS 6
                             6358 ; 315  |#define HW_ICLSTATUS1R_SST31_BITPOS 7
                             6359 ; 316  |#define HW_ICLSTATUS1R_SST32_BITPOS 8
                             6360 ; 317  |#define HW_ICLSTATUS1R_SST33_BITPOS 9
                             6361 ; 318  |
                             6362 ; 319  |#define HW_ICLSTATUS1R_SST24_SETMASK 1<<HW_ICLSTATUS1R_SST24_BITPOS
                             6363 ; 320  |#define HW_ICLSTATUS1R_SST25_SETMASK 1<<HW_ICLSTATUS1R_SST25_BITPOS
                             6364 ; 321  |#define HW_ICLSTATUS1R_SST26_SETMASK 1<<HW_ICLSTATUS1R_SST26_BITPOS
                             6365 ; 322  |#define HW_ICLSTATUS1R_SST27_SETMASK 1<<HW_ICLSTATUS1R_SST27_BITPOS
                             6366 ; 323  |#define HW_ICLSTATUS1R_SST28_SETMASK 1<<HW_ICLSTATUS1R_SST28_BITPOS
                             6367 ; 324  |#define HW_ICLSTATUS1R_SST29_SETMASK 1<<HW_ICLSTATUS1R_SST29_BITPOS
                             6368 ; 325  |#define HW_ICLSTATUS1R_SST30_SETMASK 1<<HW_ICLSTATUS1R_SST30_BITPOS
                             6369 ; 326  |#define HW_ICLSTATUS1R_SST31_SETMASK 1<<HW_ICLSTATUS1R_SST31_BITPOS
                             6370 ; 327  |#define HW_ICLSTATUS1R_SST32_SETMASK 1<<HW_ICLSTATUS1R_SST32_BITPOS
                             6371 ; 328  |#define HW_ICLSTATUS1R_SST33_SETMASK 1<<HW_ICLSTATUS1R_SST33_BITPOS
                             6372 ; 329  |
                             6373 ; 330  |#define HW_ICLSTATUS1R_SST24_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST24_SETMASK
                             6374 ; 331  |#define HW_ICLSTATUS1R_SST25_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST25_SETMASK
                             6375 ; 332  |#define HW_ICLSTATUS1R_SST26_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST26_SETMASK
                             6376 ; 333  |#define HW_ICLSTATUS1R_SST27_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST27_SETMASK
                             6377 ; 334  |#define HW_ICLSTATUS1R_SST28_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST28_SETMASK
                             6378 ; 335  |#define HW_ICLSTATUS1R_SST29_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST29_SETMASK
                             6379 ; 336  |#define HW_ICLSTATUS1R_SST30_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST30_SETMASK
                             6380 ; 337  |#define HW_ICLSTATUS1R_SST31_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST31_SETMASK
                             6381 ; 338  |#define HW_ICLSTATUS1R_SST32_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST32_SETMASK
                             6382 ; 339  |#define HW_ICLSTATUS1R_SST33_CLRMASK ~(WORD)HW_ICLSTATUS1R_SST33_SETMASK
                             6383 ; 340  |
                             6384 ; 341  |
                             6385 ; 342  |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 108

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6386 ; 343  |//  Interrupt Collector Priority Defs
                             6387 ; 344  |typedef union
                             6388 ; 345  |{
                             6389 ; 346  |    struct {
                             6390 ; 347  |        unsigned S0P    :3;
                             6391 ; 348  |        unsigned S1P    :3;
                             6392 ; 349  |        unsigned S2P    :3;
                             6393 ; 350  |        unsigned S3P    :3;
                             6394 ; 351  |        unsigned S4P    :3;
                             6395 ; 352  |        unsigned S5P    :3;
                             6396 ; 353  |        unsigned S6P    :3;
                             6397 ; 354  |        unsigned S7P    :3;
                             6398 ; 355  |    } B;
                             6399 ; 356  |    int I;
                             6400 ; 357  |
                             6401 ; 358  |} iclprior0_type;
                             6402 ; 359  |
                             6403 ; 360  |#define HW_ICLPRIOR0R   (*(volatile iclprior0_type _X*) (HW_ICOLL_BASEADDR+4)) /* Interrup
                                  t Collector Register 0 Priority   */
                             6404 ; 361  |
                             6405 ; 362  |#define HW_ICLPRIORR_SP_0 0
                             6406 ; 363  |#define HW_ICLPRIORR_SP_1 1
                             6407 ; 364  |#define HW_ICLPRIORR_SP_2 2
                             6408 ; 365  |#define HW_ICLPRIORR_SP_3 3
                             6409 ; 366  |#define HW_ICLPRIORR_SP_4 4
                             6410 ; 367  |#define HW_ICLPRIORR_SP_5 5
                             6411 ; 368  |#define HW_ICLPRIORR_SP_6 6
                             6412 ; 369  |#define HW_ICLPRIORR_SP_7 7
                             6413 ; 370  |
                             6414 ; 371  |
                             6415 ; 372  |/////////////////////////////////////////////////////////////////////////////////
                             6416 ; 373  |//  Interrupt Collector Priority 0 Register (HW_ICLPRIOR0R) Bit Positions
                             6417 ; 374  |#define HW_ICLPRIOR0R_S0P_BITPOS 0
                             6418 ; 375  |#define HW_ICLPRIOR0R_S1P_BITPOS 3
                             6419 ; 376  |#define HW_ICLPRIOR0R_S2P_BITPOS 6
                             6420 ; 377  |#define HW_ICLPRIOR0R_S3P_BITPOS 9
                             6421 ; 378  |#define HW_ICLPRIOR0R_S4P_BITPOS 12
                             6422 ; 379  |#define HW_ICLPRIOR0R_S5P_BITPOS 15
                             6423 ; 380  |#define HW_ICLPRIOR0R_S6P_BITPOS 18
                             6424 ; 381  |#define HW_ICLPRIOR0R_S7P_BITPOS 21
                             6425 ; 382  |
                             6426 ; 383  |#define HW_ICLPRIOR0R_S0P_SETMASK 7<<HW_ICLPRIOR0R_S0P_BITPOS
                             6427 ; 384  |#define HW_ICLPRIOR0R_S1P_SETMASK 7<<HW_ICLPRIOR0R_S1P_BITPOS
                             6428 ; 385  |#define HW_ICLPRIOR0R_S2P_SETMASK 7<<HW_ICLPRIOR0R_S2P_BITPOS
                             6429 ; 386  |#define HW_ICLPRIOR0R_S3P_SETMASK 7<<HW_ICLPRIOR0R_S3P_BITPOS
                             6430 ; 387  |#define HW_ICLPRIOR0R_S4P_SETMASK 7<<HW_ICLPRIOR0R_S4P_BITPOS
                             6431 ; 388  |#define HW_ICLPRIOR0R_S5P_SETMASK 7<<HW_ICLPRIOR0R_S5P_BITPOS
                             6432 ; 389  |#define HW_ICLPRIOR0R_S6P_SETMASK 7<<HW_ICLPRIOR0R_S6P_BITPOS
                             6433 ; 390  |#define HW_ICLPRIOR0R_S7P_SETMASK 7<<HW_ICLPRIOR0R_S7P_BITPOS
                             6434 ; 391  |
                             6435 ; 392  |#define HW_ICLPRIOR0R_S0P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S0P_SETMASK
                             6436 ; 393  |#define HW_ICLPRIOR0R_S1P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S1P_SETMASK
                             6437 ; 394  |#define HW_ICLPRIOR0R_S2P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S2P_SETMASK
                             6438 ; 395  |#define HW_ICLPRIOR0R_S3P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S3P_SETMASK
                             6439 ; 396  |#define HW_ICLPRIOR0R_S4P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S4P_SETMASK
                             6440 ; 397  |#define HW_ICLPRIOR0R_S5P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S5P_SETMASK
                             6441 ; 398  |#define HW_ICLPRIOR0R_S6P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S6P_SETMASK
                             6442 ; 399  |#define HW_ICLPRIOR0R_S7P_CLRMASK ~(WORD)HW_ICLPRIOR0R_S7P_SETMASK
                             6443 ; 400  |
                             6444 ; 401  |
                             6445 ; 402  |/////////////////////////////////////////////////////////////////////////////////
                             6446 ; 403  |//  Interrupt Collector Priority 1 Register (HW_ICLPRIOR1R) Bit Positions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 109

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6447 ; 404  |typedef union
                             6448 ; 405  |{
                             6449 ; 406  |    struct {
                             6450 ; 407  |        unsigned S8P    :3;
                             6451 ; 408  |        unsigned S9P    :3;
                             6452 ; 409  |        unsigned S10P   :3;
                             6453 ; 410  |        unsigned S11P   :3;
                             6454 ; 411  |        unsigned S12P   :3;
                             6455 ; 412  |        unsigned S13P   :3;
                             6456 ; 413  |        unsigned S14P   :3;
                             6457 ; 414  |        unsigned S15P   :3;
                             6458 ; 415  |    } B;
                             6459 ; 416  |    int I;
                             6460 ; 417  |} iclprior1_type;
                             6461 ; 418  |
                             6462 ; 419  |#define HW_ICLPRIOR1R   (*(volatile iclprior1_type _X*) (HW_ICOLL_BASEADDR+5)) /* Interrup
                                  t Collector Register 1 Priority   */
                             6463 ; 420  |
                             6464 ; 421  |#define HW_ICLPRIOR1R_S8P_BITPOS 0
                             6465 ; 422  |#define HW_ICLPRIOR1R_S9P_BITPOS 3
                             6466 ; 423  |#define HW_ICLPRIOR1R_S10P_BITPOS 6
                             6467 ; 424  |#define HW_ICLPRIOR1R_S11P_BITPOS 9
                             6468 ; 425  |#define HW_ICLPRIOR1R_S12P_BITPOS 12
                             6469 ; 426  |#define HW_ICLPRIOR1R_S13P_BITPOS 15
                             6470 ; 427  |#define HW_ICLPRIOR1R_S14P_BITPOS 18
                             6471 ; 428  |#define HW_ICLPRIOR1R_S15P_BITPOS 21
                             6472 ; 429  |
                             6473 ; 430  |#define HW_ICLPRIOR1R_S8P_SETMASK 7<<HW_ICLPRIOR1R_S8P_BITPOS
                             6474 ; 431  |#define HW_ICLPRIOR1R_S9P_SETMASK 7<<HW_ICLPRIOR1R_S9P_BITPOS
                             6475 ; 432  |#define HW_ICLPRIOR1R_S10P_SETMASK 7<<HW_ICLPRIOR1R_S10P_BITPOS
                             6476 ; 433  |#define HW_ICLPRIOR1R_S11P_SETMASK 7<<HW_ICLPRIOR1R_S11P_BITPOS
                             6477 ; 434  |#define HW_ICLPRIOR1R_S12P_SETMASK 7<<HW_ICLPRIOR1R_S12P_BITPOS
                             6478 ; 435  |#define HW_ICLPRIOR1R_S13P_SETMASK 7<<HW_ICLPRIOR1R_S13P_BITPOS
                             6479 ; 436  |#define HW_ICLPRIOR1R_S14P_SETMASK 7<<HW_ICLPRIOR1R_S14P_BITPOS
                             6480 ; 437  |#define HW_ICLPRIOR1R_S15P_SETMASK 7<<HW_ICLPRIOR1R_S15P_BITPOS
                             6481 ; 438  |
                             6482 ; 439  |#define HW_ICLPRIOR1R_S8P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S8P_SETMASK
                             6483 ; 440  |#define HW_ICLPRIOR1R_S9P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S9P_SETMASK
                             6484 ; 441  |#define HW_ICLPRIOR1R_S10P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S10P_SETMASK
                             6485 ; 442  |#define HW_ICLPRIOR1R_S11P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S11P_SETMASK
                             6486 ; 443  |#define HW_ICLPRIOR1R_S12P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S12P_SETMASK
                             6487 ; 444  |#define HW_ICLPRIOR1R_S13P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S13P_SETMASK
                             6488 ; 445  |#define HW_ICLPRIOR1R_S14P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S14P_SETMASK
                             6489 ; 446  |#define HW_ICLPRIOR1R_S15P_CLRMASK ~(WORD)HW_ICLPRIOR1R_S15P_SETMASK
                             6490 ; 447  |
                             6491 ; 448  |
                             6492 ; 449  |/////////////////////////////////////////////////////////////////////////////////
                             6493 ; 450  |//  Interrupt Collector Priority 2 Register (HW_ICLPRI2R) Bit Positions
                             6494 ; 451  |typedef union               /* Interrupt Collector Priority 2 Register      */
                             6495 ; 452  |{
                             6496 ; 453  |    struct {
                             6497 ; 454  |        unsigned S16P   :3;
                             6498 ; 455  |        unsigned S17P   :3;
                             6499 ; 456  |        unsigned S18P   :3;
                             6500 ; 457  |        unsigned S19P   :3;
                             6501 ; 458  |        unsigned S20P   :3;
                             6502 ; 459  |        unsigned S21P   :3;
                             6503 ; 460  |        unsigned S22P   :3;
                             6504 ; 461  |        unsigned S23P   :3;
                             6505 ; 462  |    } B;
                             6506 ; 463  |    int I;
                             6507 ; 464  |} iclprior2_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 110

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6508 ; 465  |#define HW_ICLPRIOR2R   (*(volatile iclprior2_type _X*) (HW_ICOLL_BASEADDR+6)) /* Interrup
                                  t Collector Register 2 Priority   */
                             6509 ; 466  |#define HW_ICLPRIOR2R_S16P_BITPOS 0
                             6510 ; 467  |#define HW_ICLPRIOR2R_S17P_BITPOS 3
                             6511 ; 468  |#define HW_ICLPRIOR2R_S18P_BITPOS 6
                             6512 ; 469  |#define HW_ICLPRIOR2R_S19P_BITPOS 9
                             6513 ; 470  |#define HW_ICLPRIOR2R_S20P_BITPOS 12
                             6514 ; 471  |#define HW_ICLPRIOR2R_S21P_BITPOS 15
                             6515 ; 472  |#define HW_ICLPRIOR2R_S22P_BITPOS 18
                             6516 ; 473  |#define HW_ICLPRIOR2R_S23P_BITPOS 21
                             6517 ; 474  |
                             6518 ; 475  |#define HW_ICLPRIOR2R_S16P_SETMASK 7<<HW_ICLPRIOR2R_S16P_BITPOS
                             6519 ; 476  |#define HW_ICLPRIOR2R_S17P_SETMASK 7<<HW_ICLPRIOR2R_S17P_BITPOS
                             6520 ; 477  |#define HW_ICLPRIOR2R_S18P_SETMASK 7<<HW_ICLPRIOR2R_S18P_BITPOS
                             6521 ; 478  |#define HW_ICLPRIOR2R_S19P_SETMASK 7<<HW_ICLPRIOR2R_S19P_BITPOS
                             6522 ; 479  |#define HW_ICLPRIOR2R_S20P_SETMASK 7<<HW_ICLPRIOR2R_S20P_BITPOS
                             6523 ; 480  |#define HW_ICLPRIOR2R_S21P_SETMASK 7<<HW_ICLPRIOR2R_S21P_BITPOS
                             6524 ; 481  |#define HW_ICLPRIOR2R_S22P_SETMASK 7<<HW_ICLPRIOR2R_S22P_BITPOS
                             6525 ; 482  |#define HW_ICLPRIOR2R_S23P_SETMASK 7<<HW_ICLPRIOR2R_S23P_BITPOS
                             6526 ; 483  |
                             6527 ; 484  |#define HW_ICLPRIOR2R_S16P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S16P_SETMASK
                             6528 ; 485  |#define HW_ICLPRIOR2R_S17P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S17P_SETMASK
                             6529 ; 486  |#define HW_ICLPRIOR2R_S18P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S18P_SETMASK
                             6530 ; 487  |#define HW_ICLPRIOR2R_S19P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S19P_SETMASK
                             6531 ; 488  |#define HW_ICLPRIOR2R_S20P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S20P_SETMASK
                             6532 ; 489  |#define HW_ICLPRIOR2R_S21P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S21P_SETMASK
                             6533 ; 490  |#define HW_ICLPRIOR2R_S22P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S22P_SETMASK
                             6534 ; 491  |#define HW_ICLPRIOR2R_S23P_CLRMASK ~(WORD)HW_ICLPRIOR2R_S23P_SETMASK
                             6535 ; 492  |
                             6536 ; 493  |
                             6537 ; 494  |/////////////////////////////////////////////////////////////////////////////////
                             6538 ; 495  |//  Interrupt Collector Priority 3 Register (HW_ICLPRI3R) Bit Positions
                             6539 ; 496  |typedef union               /* Interrupt Collector Priority 3 Register      */
                             6540 ; 497  |{
                             6541 ; 498  |    struct {
                             6542 ; 499  |        unsigned S24P   :3;
                             6543 ; 500  |        unsigned S25P   :3;
                             6544 ; 501  |        unsigned S26P   :3;
                             6545 ; 502  |        unsigned S27P   :3;
                             6546 ; 503  |        unsigned S28P   :3;
                             6547 ; 504  |        unsigned S29P   :3;
                             6548 ; 505  |        unsigned S30P   :3;
                             6549 ; 506  |        unsigned S31P   :3;
                             6550 ; 507  |    } B;
                             6551 ; 508  |    int I;
                             6552 ; 509  |} iclprior3_type;
                             6553 ; 510  |#define HW_ICLPRIOR3R   (*(volatile iclprior3_type _X*) (HW_ICOLL_BASEADDR+7)) /* Interrup
                                  t Collector Register 3 Priority   */
                             6554 ; 511  |
                             6555 ; 512  |#define HW_ICLPRIOR3R_S24P_BITPOS 0
                             6556 ; 513  |#define HW_ICLPRIOR3R_S25P_BITPOS 3
                             6557 ; 514  |#define HW_ICLPRIOR3R_S26P_BITPOS 6
                             6558 ; 515  |#define HW_ICLPRIOR3R_S27P_BITPOS 9
                             6559 ; 516  |#define HW_ICLPRIOR3R_S28P_BITPOS 12
                             6560 ; 517  |#define HW_ICLPRIOR3R_S29P_BITPOS 15
                             6561 ; 518  |#define HW_ICLPRIOR3R_S30P_BITPOS 18
                             6562 ; 519  |#define HW_ICLPRIOR3R_S31P_BITPOS 21
                             6563 ; 520  |
                             6564 ; 521  |#define HW_ICLPRIOR3R_S24P_SETMASK 7<<HW_ICLPRIOR3R_S24P_BITPOS
                             6565 ; 522  |#define HW_ICLPRIOR3R_S25P_SETMASK 7<<HW_ICLPRIOR3R_S25P_BITPOS
                             6566 ; 523  |#define HW_ICLPRIOR3R_S26P_SETMASK 7<<HW_ICLPRIOR3R_S26P_BITPOS
                             6567 ; 524  |#define HW_ICLPRIOR3R_S27P_SETMASK 7<<HW_ICLPRIOR3R_S27P_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 111

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6568 ; 525  |#define HW_ICLPRIOR3R_S28P_SETMASK 7<<HW_ICLPRIOR3R_S28P_BITPOS
                             6569 ; 526  |#define HW_ICLPRIOR3R_S29P_SETMASK 7<<HW_ICLPRIOR3R_S29P_BITPOS
                             6570 ; 527  |#define HW_ICLPRIOR3R_S30P_SETMASK 7<<HW_ICLPRIOR3R_S30P_BITPOS
                             6571 ; 528  |#define HW_ICLPRIOR3R_S31P_SETMASK 7<<HW_ICLPRIOR3R_S31P_BITPOS
                             6572 ; 529  |
                             6573 ; 530  |#define HW_ICLPRIOR3R_S24P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S24P_SETMASK
                             6574 ; 531  |#define HW_ICLPRIOR3R_S25P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S25P_SETMASK
                             6575 ; 532  |#define HW_ICLPRIOR3R_S26P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S26P_SETMASK
                             6576 ; 533  |#define HW_ICLPRIOR3R_S27P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S27P_SETMASK
                             6577 ; 534  |#define HW_ICLPRIOR3R_S28P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S28P_SETMASK
                             6578 ; 535  |#define HW_ICLPRIOR3R_S29P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S29P_SETMASK
                             6579 ; 536  |#define HW_ICLPRIOR3R_S30P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S30P_SETMASK
                             6580 ; 537  |#define HW_ICLPRIOR3R_S31P_CLRMASK ~(WORD)HW_ICLPRIOR3R_S31P_SETMASK
                             6581 ; 538  |
                             6582 ; 539  |
                             6583 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                             6584 ; 541  |//  Interrupt Collector Priority 4 Register (HW_ICLPRI4R) Bit Positions
                             6585 ; 542  |typedef union               /* Interrupt Collector Priority 3 Register      */
                             6586 ; 543  |{
                             6587 ; 544  |    struct {
                             6588 ; 545  |        unsigned S32P   :3;
                             6589 ; 546  |        unsigned S33P   :3;
                             6590 ; 547  |    } B;
                             6591 ; 548  |    int I;
                             6592 ; 549  |} iclprior4_type;
                             6593 ; 550  |#define HW_ICLPRIOR4R (*(volatile iclprior4_type _X*) (HW_ICOLL_BASEADDR+17)) /* Interrupt
                                   Collector Register 4 Priority   */
                             6594 ; 551  |
                             6595 ; 552  |#define HW_ICLPRIOR4R_S32P_BITPOS 0
                             6596 ; 553  |#define HW_ICLPRIOR4R_S33P_BITPOS 3
                             6597 ; 554  |
                             6598 ; 555  |#define HW_ICLPRIOR4R_S32P_SETMASK 7<<HW_ICLPRIOR4R_S32P_BITPOS
                             6599 ; 556  |#define HW_ICLPRIOR4R_S33P_SETMASK 7<<HW_ICLPRIOR4R_S33P_BITPOS
                             6600 ; 557  |
                             6601 ; 558  |#define HW_ICLPRIOR4R_S32P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S32P_SETMASK
                             6602 ; 559  |#define HW_ICLPRIOR4R_S33P_CLRMASK ~(WORD)HW_ICLPRIOR4R_S33P_SETMASK
                             6603 ; 560  |
                             6604 ; 561  |
                             6605 ; 562  |/////////////////////////////////////////////////////////////////////////////////
                             6606 ; 563  |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                             6607 ; 564  |typedef union               /* Interrupt Collector Steering 0 Register      */
                             6608 ; 565  |{
                             6609 ; 566  |    struct {
                             6610 ; 567  |        unsigned S0S    :2;
                             6611 ; 568  |        unsigned S1S    :2;
                             6612 ; 569  |        unsigned S2S    :2;
                             6613 ; 570  |        unsigned S3S    :2;
                             6614 ; 571  |        unsigned S4S    :2;
                             6615 ; 572  |        unsigned S5S    :2;
                             6616 ; 573  |        unsigned S6S    :2;
                             6617 ; 574  |        unsigned S7S    :2;
                             6618 ; 575  |        unsigned S8S    :2;
                             6619 ; 576  |        unsigned S9S    :2;
                             6620 ; 577  |        unsigned S10S   :2;
                             6621 ; 578  |        unsigned S11S   :2;
                             6622 ; 579  |    } B;
                             6623 ; 580  |    int I;
                             6624 ; 581  |} iclsteer0_type;
                             6625 ; 582  |#define HW_ICLSTEER0R   (*(volatile iclsteer0_type _X*) (HW_ICOLL_BASEADDR+8)) /* Interrup
                                  t Collector Steering Register 0   */
                             6626 ; 583  |
                             6627 ; 584  |#define HW_ICLSTEER0R_S0P_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 112

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6628 ; 585  |#define HW_ICLSTEER0R_S1P_BITPOS 2
                             6629 ; 586  |#define HW_ICLSTEER0R_S2P_BITPOS 4
                             6630 ; 587  |#define HW_ICLSTEER0R_S3P_BITPOS 6
                             6631 ; 588  |#define HW_ICLSTEER0R_S4P_BITPOS 8
                             6632 ; 589  |#define HW_ICLSTEER0R_S5P_BITPOS 10
                             6633 ; 590  |#define HW_ICLSTEER0R_S6P_BITPOS 12
                             6634 ; 591  |#define HW_ICLSTEER0R_S7P_BITPOS 14
                             6635 ; 592  |#define HW_ICLSTEER0R_S8P_BITPOS 16
                             6636 ; 593  |#define HW_ICLSTEER0R_S9P_BITPOS 18
                             6637 ; 594  |#define HW_ICLSTEER0R_S10P_BITPOS 20
                             6638 ; 595  |#define HW_ICLSTEER0R_S11P_BITPOS 22
                             6639 ; 596  |
                             6640 ; 597  |#define HW_ICLSTEER0R_S0P_SETMASK 3<<HW_ICLSTEER0R_S0P_BITPOS
                             6641 ; 598  |#define HW_ICLSTEER0R_S1P_SETMASK 3<<HW_ICLSTEER0R_S1P_BITPOS
                             6642 ; 599  |#define HW_ICLSTEER0R_S2P_SETMASK 3<<HW_ICLSTEER0R_S2P_BITPOS
                             6643 ; 600  |#define HW_ICLSTEER0R_S3P_SETMASK 3<<HW_ICLSTEER0R_S3P_BITPOS
                             6644 ; 601  |#define HW_ICLSTEER0R_S4P_SETMASK 3<<HW_ICLSTEER0R_S4P_BITPOS
                             6645 ; 602  |#define HW_ICLSTEER0R_S5P_SETMASK 3<<HW_ICLSTEER0R_S5P_BITPOS
                             6646 ; 603  |#define HW_ICLSTEER0R_S6P_SETMASK 3<<HW_ICLSTEER0R_S6P_BITPOS
                             6647 ; 604  |#define HW_ICLSTEER0R_S7P_SETMASK 3<<HW_ICLSTEER0R_S7P_BITPOS
                             6648 ; 605  |#define HW_ICLSTEER0R_S8P_SETMASK 3<<HW_ICLSTEER0R_S8P_BITPOS
                             6649 ; 606  |#define HW_ICLSTEER0R_S9P_SETMASK 3<<HW_ICLSTEER0R_S9P_BITPOS
                             6650 ; 607  |#define HW_ICLSTEER0R_S10P_SETMASK 3<<HW_ICLSTEER0R_S10P_BITPOS
                             6651 ; 608  |#define HW_ICLSTEER0R_S11P_SETMASK 3<<HW_ICLSTEER0R_S11P_BITPOS
                             6652 ; 609  |
                             6653 ; 610  |#define HW_ICLSTEER0R_S0P_CLRMASK ~(WORD)HW_ICLSTEER0R_S0P_SETMASK
                             6654 ; 611  |#define HW_ICLSTEER0R_S1P_CLRMASK ~(WORD)HW_ICLSTEER0R_S1P_SETMASK
                             6655 ; 612  |#define HW_ICLSTEER0R_S2P_CLRMASK ~(WORD)HW_ICLSTEER0R_S2P_SETMASK
                             6656 ; 613  |#define HW_ICLSTEER0R_S3P_CLRMASK ~(WORD)HW_ICLSTEER0R_S3P_SETMASK
                             6657 ; 614  |#define HW_ICLSTEER0R_S4P_CLRMASK ~(WORD)HW_ICLSTEER0R_S4P_SETMASK
                             6658 ; 615  |#define HW_ICLSTEER0R_S5P_CLRMASK ~(WORD)HW_ICLSTEER0R_S5P_SETMASK
                             6659 ; 616  |#define HW_ICLSTEER0R_S6P_CLRMASK ~(WORD)HW_ICLSTEER0R_S6P_SETMASK
                             6660 ; 617  |#define HW_ICLSTEER0R_S7P_CLRMASK ~(WORD)HW_ICLSTEER0R_S7P_SETMASK
                             6661 ; 618  |#define HW_ICLSTEER0R_S8P_CLRMASK ~(WORD)HW_ICLSTEER0R_S8P_SETMASK
                             6662 ; 619  |#define HW_ICLSTEER0R_S9P_CLRMASK ~(WORD)HW_ICLSTEER0R_S9P_SETMASK
                             6663 ; 620  |#define HW_ICLSTEER0R_S10P_CLRMASK ~(WORD)HW_ICLSTEER0R_S10P_SETMASK
                             6664 ; 621  |#define HW_ICLSTEER0R_S11P_CLRMASK ~(WORD)HW_ICLSTEER0R_S11P_SETMASK
                             6665 ; 622  |
                             6666 ; 623  |
                             6667 ; 624  |/////////////////////////////////////////////////////////////////////////////////
                             6668 ; 625  |//  Interrupt Collector Steering 1 Register (HW_ICLSTEER1R) Bit Positions
                             6669 ; 626  |typedef union               /* Interrupt Collector Steering 1 Register      */
                             6670 ; 627  |{
                             6671 ; 628  |    struct {
                             6672 ; 629  |        unsigned S12S   :2;
                             6673 ; 630  |        unsigned S13S   :2;
                             6674 ; 631  |        unsigned S14S   :2;
                             6675 ; 632  |        unsigned S15S   :2;
                             6676 ; 633  |        unsigned S16S   :2;
                             6677 ; 634  |        unsigned S17S   :2;
                             6678 ; 635  |        unsigned S18S   :2;
                             6679 ; 636  |        unsigned S19S   :2;
                             6680 ; 637  |        unsigned S20S   :2;
                             6681 ; 638  |        unsigned S21S   :2;
                             6682 ; 639  |        unsigned S22S   :2;
                             6683 ; 640  |        unsigned S23S   :2;
                             6684 ; 641  |    } B;
                             6685 ; 642  |    int I;
                             6686 ; 643  |} iclsteer1_type;
                             6687 ; 644  |#define HW_ICLSTEER1R   (*(volatile iclsteer1_type _X*) (HW_ICOLL_BASEADDR+9)) /* Interrup
                                  t Collector Steering Register 1   */
                             6688 ; 645  |#define HW_ICLSTEER1R_S12P_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 113

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6689 ; 646  |#define HW_ICLSTEER1R_S13P_BITPOS 2
                             6690 ; 647  |#define HW_ICLSTEER1R_S14P_BITPOS 4
                             6691 ; 648  |#define HW_ICLSTEER1R_S15P_BITPOS 6
                             6692 ; 649  |#define HW_ICLSTEER1R_S16P_BITPOS 8
                             6693 ; 650  |#define HW_ICLSTEER1R_S17P_BITPOS 10
                             6694 ; 651  |#define HW_ICLSTEER1R_S18P_BITPOS 12
                             6695 ; 652  |#define HW_ICLSTEER1R_S19P_BITPOS 14
                             6696 ; 653  |#define HW_ICLSTEER1R_S20P_BITPOS 16
                             6697 ; 654  |#define HW_ICLSTEER1R_S21P_BITPOS 18
                             6698 ; 655  |#define HW_ICLSTEER1R_S22P_BITPOS 20
                             6699 ; 656  |#define HW_ICLSTEER1R_S23P_BITPOS 22
                             6700 ; 657  |
                             6701 ; 658  |#define HW_ICLSTEER1R_S12P_SETMASK 3<<HW_ICLSTEER1R_S12P_BITPOS
                             6702 ; 659  |#define HW_ICLSTEER1R_S13P_SETMASK 3<<HW_ICLSTEER1R_S13P_BITPOS
                             6703 ; 660  |#define HW_ICLSTEER1R_S14P_SETMASK 3<<HW_ICLSTEER1R_S14P_BITPOS
                             6704 ; 661  |#define HW_ICLSTEER1R_S15P_SETMASK 3<<HW_ICLSTEER1R_S15P_BITPOS
                             6705 ; 662  |#define HW_ICLSTEER1R_S16P_SETMASK 3<<HW_ICLSTEER1R_S16P_BITPOS
                             6706 ; 663  |#define HW_ICLSTEER1R_S17P_SETMASK 3<<HW_ICLSTEER1R_S17P_BITPOS
                             6707 ; 664  |#define HW_ICLSTEER1R_S18P_SETMASK 3<<HW_ICLSTEER1R_S18P_BITPOS
                             6708 ; 665  |#define HW_ICLSTEER1R_S19P_SETMASK 3<<HW_ICLSTEER1R_S19P_BITPOS
                             6709 ; 666  |#define HW_ICLSTEER1R_S20P_SETMASK 3<<HW_ICLSTEER1R_S20P_BITPOS
                             6710 ; 667  |#define HW_ICLSTEER1R_S21P_SETMASK 3<<HW_ICLSTEER1R_S21P_BITPOS
                             6711 ; 668  |#define HW_ICLSTEER1R_S22P_SETMASK 3<<HW_ICLSTEER1R_S22P_BITPOS
                             6712 ; 669  |#define HW_ICLSTEER1R_S23P_SETMASK 3<<HW_ICLSTEER1R_S23P_BITPOS
                             6713 ; 670  |
                             6714 ; 671  |#define HW_ICLSTEER1R_S12P_CLRMASK ~(WORD)HW_ICLSTEER1R_S12P_SETMASK
                             6715 ; 672  |#define HW_ICLSTEER1R_S13P_CLRMASK ~(WORD)HW_ICLSTEER1R_S13P_SETMASK
                             6716 ; 673  |#define HW_ICLSTEER1R_S14P_CLRMASK ~(WORD)HW_ICLSTEER1R_S14P_SETMASK
                             6717 ; 674  |#define HW_ICLSTEER1R_S15P_CLRMASK ~(WORD)HW_ICLSTEER1R_S15P_SETMASK
                             6718 ; 675  |#define HW_ICLSTEER1R_S16P_CLRMASK ~(WORD)HW_ICLSTEER1R_S16P_SETMASK
                             6719 ; 676  |#define HW_ICLSTEER1R_S17P_CLRMASK ~(WORD)HW_ICLSTEER1R_S17P_SETMASK
                             6720 ; 677  |#define HW_ICLSTEER1R_S18P_CLRMASK ~(WORD)HW_ICLSTEER1R_S18P_SETMASK
                             6721 ; 678  |#define HW_ICLSTEER1R_S19P_CLRMASK ~(WORD)HW_ICLSTEER1R_S19P_SETMASK
                             6722 ; 679  |#define HW_ICLSTEER1R_S20P_CLRMASK ~(WORD)HW_ICLSTEER1R_S20P_SETMASK
                             6723 ; 680  |#define HW_ICLSTEER1R_S21P_CLRMASK ~(WORD)HW_ICLSTEER1R_S21P_SETMASK
                             6724 ; 681  |#define HW_ICLSTEER1R_S22P_CLRMASK ~(WORD)HW_ICLSTEER1R_S22P_SETMASK
                             6725 ; 682  |#define HW_ICLSTEER1R_S23P_CLRMASK ~(WORD)HW_ICLSTEER1R_S23P_SETMASK
                             6726 ; 683  |
                             6727 ; 684  |
                             6728 ; 685  |/////////////////////////////////////////////////////////////////////////////////
                             6729 ; 686  |//  Interrupt Collector Steering 2 Register (HW_ICLSTEER2R) Bit Positions
                             6730 ; 687  |typedef union               /* Interrupt Collector Steering 2 Register      */
                             6731 ; 688  |{
                             6732 ; 689  |    struct {
                             6733 ; 690  |        unsigned S24S   :2;
                             6734 ; 691  |        unsigned S25S   :2;
                             6735 ; 692  |        unsigned S26S   :2;
                             6736 ; 693  |        unsigned S27S   :2;
                             6737 ; 694  |        unsigned S28S   :2;
                             6738 ; 695  |        unsigned S29S   :2;
                             6739 ; 696  |        unsigned S30S   :2;
                             6740 ; 697  |        unsigned S31S   :2;
                             6741 ; 698  |        unsigned S32S   :2;
                             6742 ; 699  |        unsigned S33S   :2;
                             6743 ; 700  |    } B;
                             6744 ; 701  |    int I;
                             6745 ; 702  |} iclsteer2_type;
                             6746 ; 703  |#define HW_ICLSTEER2R   (*(volatile iclsteer2_type _X*) (HW_ICOLL_BASEADDR+10)) /* Interru
                                  pt Collector Steering Register 2  */
                             6747 ; 704  |
                             6748 ; 705  |#define HW_ICLSTEER2R_S24P_BITPOS 0
                             6749 ; 706  |#define HW_ICLSTEER2R_S25P_BITPOS 2
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 114

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6750 ; 707  |#define HW_ICLSTEER2R_S26P_BITPOS 4
                             6751 ; 708  |#define HW_ICLSTEER2R_S27P_BITPOS 6
                             6752 ; 709  |#define HW_ICLSTEER2R_S28P_BITPOS 8
                             6753 ; 710  |#define HW_ICLSTEER2R_S29P_BITPOS 10
                             6754 ; 711  |#define HW_ICLSTEER2R_S30P_BITPOS 12
                             6755 ; 712  |#define HW_ICLSTEER2R_S31P_BITPOS 14
                             6756 ; 713  |#define HW_ICLSTEER2R_S32P_BITPOS 16
                             6757 ; 714  |#define HW_ICLSTEER2R_S33P_BITPOS 18
                             6758 ; 715  |
                             6759 ; 716  |#define HW_ICLSTEER2R_S24P_SETMASK 3<<HW_ICLSTEER2R_S24P_BITPOS
                             6760 ; 717  |#define HW_ICLSTEER2R_S25P_SETMASK 3<<HW_ICLSTEER2R_S25P_BITPOS
                             6761 ; 718  |#define HW_ICLSTEER2R_S26P_SETMASK 3<<HW_ICLSTEER2R_S26P_BITPOS
                             6762 ; 719  |#define HW_ICLSTEER2R_S27P_SETMASK 3<<HW_ICLSTEER2R_S27P_BITPOS
                             6763 ; 720  |#define HW_ICLSTEER2R_S28P_SETMASK 3<<HW_ICLSTEER2R_S28P_BITPOS
                             6764 ; 721  |#define HW_ICLSTEER2R_S29P_SETMASK 3<<HW_ICLSTEER2R_S29P_BITPOS
                             6765 ; 722  |#define HW_ICLSTEER2R_S30P_SETMASK 3<<HW_ICLSTEER2R_S30P_BITPOS
                             6766 ; 723  |#define HW_ICLSTEER2R_S31P_SETMASK 3<<HW_ICLSTEER2R_S31P_BITPOS
                             6767 ; 724  |#define HW_ICLSTEER2R_S32P_SETMASK 3<<HW_ICLSTEER2R_S32P_BITPOS
                             6768 ; 725  |#define HW_ICLSTEER2R_S33P_SETMASK 3<<HW_ICLSTEER2R_S33P_BITPOS
                             6769 ; 726  |
                             6770 ; 727  |#define HW_ICLSTEER2R_S24P_CLRMASK ~(WORD)HW_ICLSTEER2R_S24P_SETMASK
                             6771 ; 728  |#define HW_ICLSTEER2R_S25P_CLRMASK ~(WORD)HW_ICLSTEER2R_S25P_SETMASK
                             6772 ; 729  |#define HW_ICLSTEER2R_S26P_CLRMASK ~(WORD)HW_ICLSTEER2R_S26P_SETMASK
                             6773 ; 730  |#define HW_ICLSTEER2R_S27P_CLRMASK ~(WORD)HW_ICLSTEER2R_S27P_SETMASK
                             6774 ; 731  |#define HW_ICLSTEER2R_S28P_CLRMASK ~(WORD)HW_ICLSTEER2R_S28P_SETMASK
                             6775 ; 732  |#define HW_ICLSTEER2R_S29P_CLRMASK ~(WORD)HW_ICLSTEER2R_S29P_SETMASK
                             6776 ; 733  |#define HW_ICLSTEER2R_S30P_CLRMASK ~(WORD)HW_ICLSTEER2R_S30P_SETMASK
                             6777 ; 734  |#define HW_ICLSTEER2R_S31P_CLRMASK ~(WORD)HW_ICLSTEER2R_S31P_SETMASK
                             6778 ; 735  |#define HW_ICLSTEER2R_S32P_CLRMASK ~(WORD)HW_ICLSTEER2R_S32P_SETMASK
                             6779 ; 736  |#define HW_ICLSTEER2R_S33P_CLRMASK ~(WORD)HW_ICLSTEER2R_S33P_SETMASK
                             6780 ; 737  |
                             6781 ; 738  |
                             6782 ; 739  |/////////////////////////////////////////////////////////////////////////////////
                             6783 ; 740  |//  Interrupt Collector Debug Force 0 Register (HW_ICLFORCE0R) Bit Positions
                             6784 ; 741  |typedef union               /* Interrupt Collector Debug Force 0 Register       */
                             6785 ; 742  |{
                             6786 ; 743  |    struct {
                             6787 ; 744  |        int S0FV        :1;
                             6788 ; 745  |        int S1FV        :1;
                             6789 ; 746  |        int S2FV        :1;
                             6790 ; 747  |        int S3FV        :1;
                             6791 ; 748  |        int S4FV        :1;
                             6792 ; 749  |        int S5FV        :1;
                             6793 ; 750  |        int S6FV        :1;
                             6794 ; 751  |        int S7FV        :1;
                             6795 ; 752  |        int S8FV        :1;
                             6796 ; 753  |        int S9FV        :1;
                             6797 ; 754  |        int S10FV       :1;
                             6798 ; 755  |        int S11FV       :1;
                             6799 ; 756  |        int S12FV       :1;
                             6800 ; 757  |        int S13FV       :1;
                             6801 ; 758  |        int S14FV       :1;
                             6802 ; 759  |        int S15FV       :1;
                             6803 ; 760  |        int S16FV       :1;
                             6804 ; 761  |        int S17FV       :1;
                             6805 ; 762  |        int S18FV       :1;
                             6806 ; 763  |        int S19FV       :1;
                             6807 ; 764  |        int S20FV       :1;
                             6808 ; 765  |        int S21FV       :1;
                             6809 ; 766  |        int S22FV       :1;
                             6810 ; 767  |        int S23FV       :1;
                             6811 ; 768  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 115

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6812 ; 769  |    int I;
                             6813 ; 770  |} iclforce0_type;
                             6814 ; 771  |#define HW_ICLFORCE0R   (*(volatile iclforce0_type _X*) (HW_ICOLL_BASEADDR+11)) /* Interru
                                  pt Collector Debug Force Register 0   */
                             6815 ; 772  |#define HW_ICLFORCE0R_S0FV_BITPOS 0
                             6816 ; 773  |#define HW_ICLFORCE0R_S1FV_BITPOS 1
                             6817 ; 774  |#define HW_ICLFORCE0R_S2FV_BITPOS 2
                             6818 ; 775  |#define HW_ICLFORCE0R_S3FV_BITPOS 3
                             6819 ; 776  |#define HW_ICLFORCE0R_S4FV_BITPOS 4
                             6820 ; 777  |#define HW_ICLFORCE0R_S5FV_BITPOS 5
                             6821 ; 778  |#define HW_ICLFORCE0R_S6FV_BITPOS 6
                             6822 ; 779  |#define HW_ICLFORCE0R_S7FV_BITPOS 7
                             6823 ; 780  |#define HW_ICLFORCE0R_S8FV_BITPOS 8
                             6824 ; 781  |#define HW_ICLFORCE0R_S9FV_BITPOS 9
                             6825 ; 782  |#define HW_ICLFORCE0R_S10FV_BITPOS 10
                             6826 ; 783  |#define HW_ICLFORCE0R_S11FV_BITPOS 11
                             6827 ; 784  |#define HW_ICLFORCE0R_S12FV_BITPOS 12
                             6828 ; 785  |#define HW_ICLFORCE0R_S13FV_BITPOS 13
                             6829 ; 786  |#define HW_ICLFORCE0R_S14FV_BITPOS 14
                             6830 ; 787  |#define HW_ICLFORCE0R_S15FV_BITPOS 15
                             6831 ; 788  |#define HW_ICLFORCE0R_S16FV_BITPOS 16
                             6832 ; 789  |#define HW_ICLFORCE0R_S17FV_BITPOS 17
                             6833 ; 790  |#define HW_ICLFORCE0R_S18FV_BITPOS 18
                             6834 ; 791  |#define HW_ICLFORCE0R_S19FV_BITPOS 19
                             6835 ; 792  |#define HW_ICLFORCE0R_S20FV_BITPOS 20
                             6836 ; 793  |#define HW_ICLFORCE0R_S21FV_BITPOS 21
                             6837 ; 794  |#define HW_ICLFORCE0R_S22FV_BITPOS 22
                             6838 ; 795  |#define HW_ICLFORCE0R_S23FV_BITPOS 23
                             6839 ; 796  |
                             6840 ; 797  |#define HW_ICLFORCE0R_S0FV_SETMASK 1<<HW_ICLFORCE0R_S0FV_BITPOS
                             6841 ; 798  |#define HW_ICLFORCE0R_S1FV_SETMASK 1<<HW_ICLFORCE0R_S1FV_BITPOS
                             6842 ; 799  |#define HW_ICLFORCE0R_S2FV_SETMASK 1<<HW_ICLFORCE0R_S2FV_BITPOS
                             6843 ; 800  |#define HW_ICLFORCE0R_S3FV_SETMASK 1<<HW_ICLFORCE0R_S3FV_BITPOS
                             6844 ; 801  |#define HW_ICLFORCE0R_S4FV_SETMASK 1<<HW_ICLFORCE0R_S4FV_BITPOS
                             6845 ; 802  |#define HW_ICLFORCE0R_S5FV_SETMASK 1<<HW_ICLFORCE0R_S5FV_BITPOS
                             6846 ; 803  |#define HW_ICLFORCE0R_S6FV_SETMASK 1<<HW_ICLFORCE0R_S6FV_BITPOS
                             6847 ; 804  |#define HW_ICLFORCE0R_S7FV_SETMASK 1<<HW_ICLFORCE0R_S7FV_BITPOS
                             6848 ; 805  |#define HW_ICLFORCE0R_S8FV_SETMASK 1<<HW_ICLFORCE0R_S8FV_BITPOS
                             6849 ; 806  |#define HW_ICLFORCE0R_S9FV_SETMASK 1<<HW_ICLFORCE0R_S9FV_BITPOS
                             6850 ; 807  |#define HW_ICLFORCE0R_S10FV_SETMASK 1<<HW_ICLFORCE0R_S10FV_BITPOS
                             6851 ; 808  |#define HW_ICLFORCE0R_S11FV_SETMASK 1<<HW_ICLFORCE0R_S11FV_BITPOS
                             6852 ; 809  |#define HW_ICLFORCE0R_S12FV_SETMASK 1<<HW_ICLFORCE0R_S12FV_BITPOS
                             6853 ; 810  |#define HW_ICLFORCE0R_S13FV_SETMASK 1<<HW_ICLFORCE0R_S13FV_BITPOS
                             6854 ; 811  |#define HW_ICLFORCE0R_S14FV_SETMASK 1<<HW_ICLFORCE0R_S14FV_BITPOS
                             6855 ; 812  |#define HW_ICLFORCE0R_S15FV_SETMASK 1<<HW_ICLFORCE0R_S15FV_BITPOS
                             6856 ; 813  |#define HW_ICLFORCE0R_S16FV_SETMASK 1<<HW_ICLFORCE0R_S16FV_BITPOS
                             6857 ; 814  |#define HW_ICLFORCE0R_S17FV_SETMASK 1<<HW_ICLFORCE0R_S17FV_BITPOS
                             6858 ; 815  |#define HW_ICLFORCE0R_S18FV_SETMASK 1<<HW_ICLFORCE0R_S18FV_BITPOS
                             6859 ; 816  |#define HW_ICLFORCE0R_S19FV_SETMASK 1<<HW_ICLFORCE0R_S19FV_BITPOS
                             6860 ; 817  |#define HW_ICLFORCE0R_S20FV_SETMASK 1<<HW_ICLFORCE0R_S20FV_BITPOS
                             6861 ; 818  |#define HW_ICLFORCE0R_S21FV_SETMASK 1<<HW_ICLFORCE0R_S21FV_BITPOS
                             6862 ; 819  |#define HW_ICLFORCE0R_S22FV_SETMASK 1<<HW_ICLFORCE0R_S22FV_BITPOS
                             6863 ; 820  |#define HW_ICLFORCE0R_S23FV_SETMASK 1<<HW_ICLFORCE0R_S23FV_BITPOS
                             6864 ; 821  |
                             6865 ; 822  |#define HW_ICLFORCE0R_S0FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S0FV_SETMASK
                             6866 ; 823  |#define HW_ICLFORCE0R_S1FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S1FV_SETMASK
                             6867 ; 824  |#define HW_ICLFORCE0R_S2FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S2FV_SETMASK
                             6868 ; 825  |#define HW_ICLFORCE0R_S3FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S3FV_SETMASK
                             6869 ; 826  |#define HW_ICLFORCE0R_S4FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S4FV_SETMASK
                             6870 ; 827  |#define HW_ICLFORCE0R_S5FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S5FV_SETMASK
                             6871 ; 828  |#define HW_ICLFORCE0R_S6FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S6FV_SETMASK
                             6872 ; 829  |#define HW_ICLFORCE0R_S7FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S7FV_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 116

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6873 ; 830  |#define HW_ICLFORCE0R_S8FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S8FV_SETMASK
                             6874 ; 831  |#define HW_ICLFORCE0R_S9FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S9FV_SETMASK
                             6875 ; 832  |#define HW_ICLFORCE0R_S10FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S10FV_SETMASK
                             6876 ; 833  |#define HW_ICLFORCE0R_S11FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S11FV_SETMASK
                             6877 ; 834  |#define HW_ICLFORCE0R_S12FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S12FV_SETMASK
                             6878 ; 835  |#define HW_ICLFORCE0R_S13FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S13FV_SETMASK
                             6879 ; 836  |#define HW_ICLFORCE0R_S14FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S14FV_SETMASK
                             6880 ; 837  |#define HW_ICLFORCE0R_S15FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S15FV_SETMASK
                             6881 ; 838  |#define HW_ICLFORCE0R_S16FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S16FV_SETMASK
                             6882 ; 839  |#define HW_ICLFORCE0R_S17FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S17FV_SETMASK
                             6883 ; 840  |#define HW_ICLFORCE0R_S18FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S18FV_SETMASK
                             6884 ; 841  |#define HW_ICLFORCE0R_S19FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S19FV_SETMASK
                             6885 ; 842  |#define HW_ICLFORCE0R_S20FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S20FV_SETMASK
                             6886 ; 843  |#define HW_ICLFORCE0R_S21FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S21FV_SETMASK
                             6887 ; 844  |#define HW_ICLFORCE0R_S22FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S22FV_SETMASK
                             6888 ; 845  |#define HW_ICLFORCE0R_S23FV_CLRMASK ~(WORD)HW_ICLFORCE0R_S23FV_SETMASK
                             6889 ; 846  |
                             6890 ; 847  |
                             6891 ; 848  |/////////////////////////////////////////////////////////////////////////////////
                             6892 ; 849  |//  Interrupt Collector Debug Force 1 Register (HW_ICLFORCE1R) Bit Positions
                             6893 ; 850  |typedef union               /* Interrupt Debug Force 1 Register     */
                             6894 ; 851  |{
                             6895 ; 852  |    struct {
                             6896 ; 853  |        int S24FV       :1;
                             6897 ; 854  |        int S25FV       :1;
                             6898 ; 855  |        int S26FV       :1;
                             6899 ; 856  |        int S27FV       :1;
                             6900 ; 857  |        int S28FV       :1;
                             6901 ; 858  |        int S29FV       :1;
                             6902 ; 859  |        int S30FV       :1;
                             6903 ; 860  |        int S31FV       :1;
                             6904 ; 861  |        int S32FV       :1;
                             6905 ; 862  |        int S33FV       :1;
                             6906 ; 863  |    } B;
                             6907 ; 864  |    int I;
                             6908 ; 865  |} iclforce1_type;
                             6909 ; 866  |#define HW_ICLFORCE1R   (*(volatile iclforce1_type _X*) (HW_ICOLL_BASEADDR+12)) /* Interru
                                  pt Collector Debug Force Register 1   */
                             6910 ; 867  |
                             6911 ; 868  |#define HW_ICLFORCE1R_S24FV_BITPOS 0
                             6912 ; 869  |#define HW_ICLFORCE1R_S25FV_BITPOS 1
                             6913 ; 870  |#define HW_ICLFORCE1R_S26FV_BITPOS 2
                             6914 ; 871  |#define HW_ICLFORCE1R_S27FV_BITPOS 3
                             6915 ; 872  |#define HW_ICLFORCE1R_S28FV_BITPOS 4
                             6916 ; 873  |#define HW_ICLFORCE1R_S29FV_BITPOS 5
                             6917 ; 874  |#define HW_ICLFORCE1R_S30FV_BITPOS 6
                             6918 ; 875  |#define HW_ICLFORCE1R_S31FV_BITPOS 7
                             6919 ; 876  |#define HW_ICLFORCE1R_S32FV_BITPOS 8
                             6920 ; 877  |#define HW_ICLFORCE1R_S33FV_BITPOS 9
                             6921 ; 878  |
                             6922 ; 879  |#define HW_ICLFORCE1R_S24FV_SETMASK 1<<HW_ICLFORCE1R_S24FV_BITPOS
                             6923 ; 880  |#define HW_ICLFORCE1R_S25FV_SETMASK 1<<HW_ICLFORCE1R_S25FV_BITPOS
                             6924 ; 881  |#define HW_ICLFORCE1R_S26FV_SETMASK 1<<HW_ICLFORCE1R_S26FV_BITPOS
                             6925 ; 882  |#define HW_ICLFORCE1R_S27FV_SETMASK 1<<HW_ICLFORCE1R_S27FV_BITPOS
                             6926 ; 883  |#define HW_ICLFORCE1R_S28FV_SETMASK 1<<HW_ICLFORCE1R_S28FV_BITPOS
                             6927 ; 884  |#define HW_ICLFORCE1R_S29FV_SETMASK 1<<HW_ICLFORCE1R_S29FV_BITPOS
                             6928 ; 885  |#define HW_ICLFORCE1R_S30FV_SETMASK 1<<HW_ICLFORCE1R_S30FV_BITPOS
                             6929 ; 886  |#define HW_ICLFORCE1R_S31FV_SETMASK 1<<HW_ICLFORCE1R_S31FV_BITPOS
                             6930 ; 887  |#define HW_ICLFORCE1R_S32FV_SETMASK 1<<HW_ICLFORCE1R_S32FV_BITPOS
                             6931 ; 888  |#define HW_ICLFORCE1R_S33FV_SETMASK 1<<HW_ICLFORCE1R_S33FV_BITPOS
                             6932 ; 889  |
                             6933 ; 890  |#define HW_ICLFORCE1R_S24FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S24FV_SETMASK
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 117

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6934 ; 891  |#define HW_ICLFORCE1R_S25FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S25FV_SETMASK
                             6935 ; 892  |#define HW_ICLFORCE1R_S26FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S26FV_SETMASK
                             6936 ; 893  |#define HW_ICLFORCE1R_S27FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S27FV_SETMASK
                             6937 ; 894  |#define HW_ICLFORCE1R_S28FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S28FV_SETMASK
                             6938 ; 895  |#define HW_ICLFORCE1R_S29FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S29FV_SETMASK
                             6939 ; 896  |#define HW_ICLFORCE1R_S30FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S30FV_SETMASK
                             6940 ; 897  |#define HW_ICLFORCE1R_S31FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S31FV_SETMASK
                             6941 ; 898  |#define HW_ICLFORCE1R_S32FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S32FV_SETMASK
                             6942 ; 899  |#define HW_ICLFORCE1R_S33FV_CLRMASK ~(WORD)HW_ICLFORCE1R_S33FV_SETMASK
                             6943 ; 900  |
                             6944 ; 901  |
                             6945 ; 902  |/////////////////////////////////////////////////////////////////////////////////
                             6946 ; 903  |//  Interrupt Collector Force Enable 0 Register (HW_ICLFENABLE0R) Bit Positions
                             6947 ; 904  |typedef union               /* Interrupt Collector Force Enable 0 Register      */
                             6948 ; 905  |{
                             6949 ; 906  |    struct {
                             6950 ; 907  |        int S0FE        :1;
                             6951 ; 908  |        int S1FE        :1;
                             6952 ; 909  |        int S2FE        :1;
                             6953 ; 910  |        int S3FE        :1;
                             6954 ; 911  |        int S4FE        :1;
                             6955 ; 912  |        int S5FE        :1;
                             6956 ; 913  |        int S6FE        :1;
                             6957 ; 914  |        int S7FE        :1;
                             6958 ; 915  |        int S8FE        :1;
                             6959 ; 916  |        int S9FE        :1;
                             6960 ; 917  |        int S10FE       :1;
                             6961 ; 918  |        int S11FE       :1;
                             6962 ; 919  |        int S12FE       :1;
                             6963 ; 920  |        int S13FE       :1;
                             6964 ; 921  |        int S14FE       :1;
                             6965 ; 922  |        int S15FE       :1;
                             6966 ; 923  |        int S16FE       :1;
                             6967 ; 924  |        int S17FE       :1;
                             6968 ; 925  |        int S18FE       :1;
                             6969 ; 926  |        int S19FE       :1;
                             6970 ; 927  |        int S20FE       :1;
                             6971 ; 928  |        int S21FE       :1;
                             6972 ; 929  |        int S22FE       :1;
                             6973 ; 930  |        int S23FE       :1;
                             6974 ; 931  |    } B;
                             6975 ; 932  |    int I;
                             6976 ; 933  |} iclfenable0_type;
                             6977 ; 934  |#define HW_ICLFENABLE0R (*(volatile iclfenable0_type _X*) (HW_ICOLL_BASEADDR+13)) /* Inter
                                  rupt Collector Force Enable Register 0    */
                             6978 ; 935  |
                             6979 ; 936  |#define HW_ICLFENABLE0R_S0FE_BITPOS 0
                             6980 ; 937  |#define HW_ICLFENABLE0R_S1FE_BITPOS 1
                             6981 ; 938  |#define HW_ICLFENABLE0R_S2FE_BITPOS 2
                             6982 ; 939  |#define HW_ICLFENABLE0R_S3FE_BITPOS 3
                             6983 ; 940  |#define HW_ICLFENABLE0R_S4FE_BITPOS 4
                             6984 ; 941  |#define HW_ICLFENABLE0R_S5FE_BITPOS 5
                             6985 ; 942  |#define HW_ICLFENABLE0R_S6FE_BITPOS 6
                             6986 ; 943  |#define HW_ICLFENABLE0R_S7FE_BITPOS 7
                             6987 ; 944  |#define HW_ICLFENABLE0R_S8FE_BITPOS 8
                             6988 ; 945  |#define HW_ICLFENABLE0R_S9FE_BITPOS 9
                             6989 ; 946  |#define HW_ICLFENABLE0R_S10FE_BITPOS 10
                             6990 ; 947  |#define HW_ICLFENABLE0R_S11FE_BITPOS 11
                             6991 ; 948  |#define HW_ICLFENABLE0R_S12FE_BITPOS 12
                             6992 ; 949  |#define HW_ICLFENABLE0R_S13FE_BITPOS 13
                             6993 ; 950  |#define HW_ICLFENABLE0R_S14FE_BITPOS 14
                             6994 ; 951  |#define HW_ICLFENABLE0R_S15FE_BITPOS 15
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 118

M:ADDR CODE           CYCLES LINE SOURCELINE
                             6995 ; 952  |#define HW_ICLFENABLE0R_S16FE_BITPOS 16
                             6996 ; 953  |#define HW_ICLFENABLE0R_S17FE_BITPOS 17
                             6997 ; 954  |#define HW_ICLFENABLE0R_S18FE_BITPOS 18
                             6998 ; 955  |#define HW_ICLFENABLE0R_S19FE_BITPOS 19
                             6999 ; 956  |#define HW_ICLFENABLE0R_S20FE_BITPOS 20
                             7000 ; 957  |#define HW_ICLFENABLE0R_S21FE_BITPOS 21
                             7001 ; 958  |#define HW_ICLFENABLE0R_S22FE_BITPOS 22
                             7002 ; 959  |#define HW_ICLFENABLE0R_S23FE_BITPOS 23
                             7003 ; 960  |
                             7004 ; 961  |#define HW_ICLFENABLE0R_S0FE_SETMASK 1<<HW_ICLFENABLE0R_S0FE_BITPOS
                             7005 ; 962  |#define HW_ICLFENABLE0R_S1FE_SETMASK 1<<HW_ICLFENABLE0R_S1FE_BITPOS
                             7006 ; 963  |#define HW_ICLFENABLE0R_S2FE_SETMASK 1<<HW_ICLFENABLE0R_S2FE_BITPOS
                             7007 ; 964  |#define HW_ICLFENABLE0R_S3FE_SETMASK 1<<HW_ICLFENABLE0R_S3FE_BITPOS
                             7008 ; 965  |#define HW_ICLFENABLE0R_S4FE_SETMASK 1<<HW_ICLFENABLE0R_S4FE_BITPOS
                             7009 ; 966  |#define HW_ICLFENABLE0R_S5FE_SETMASK 1<<HW_ICLFENABLE0R_S5FE_BITPOS
                             7010 ; 967  |#define HW_ICLFENABLE0R_S6FE_SETMASK 1<<HW_ICLFENABLE0R_S6FE_BITPOS
                             7011 ; 968  |#define HW_ICLFENABLE0R_S7FE_SETMASK 1<<HW_ICLFENABLE0R_S7FE_BITPOS
                             7012 ; 969  |#define HW_ICLFENABLE0R_S8FE_SETMASK 1<<HW_ICLFENABLE0R_S8FE_BITPOS
                             7013 ; 970  |#define HW_ICLFENABLE0R_S9FE_SETMASK 1<<HW_ICLFENABLE0R_S9FE_BITPOS
                             7014 ; 971  |#define HW_ICLFENABLE0R_S10FE_SETMASK 1<<HW_ICLFENABLE0R_S10FE_BITPOS
                             7015 ; 972  |#define HW_ICLFENABLE0R_S11FE_SETMASK 1<<HW_ICLFENABLE0R_S11FE_BITPOS
                             7016 ; 973  |#define HW_ICLFENABLE0R_S12FE_SETMASK 1<<HW_ICLFENABLE0R_S12FE_BITPOS
                             7017 ; 974  |#define HW_ICLFENABLE0R_S13FE_SETMASK 1<<HW_ICLFENABLE0R_S13FE_BITPOS
                             7018 ; 975  |#define HW_ICLFENABLE0R_S14FE_SETMASK 1<<HW_ICLFENABLE0R_S14FE_BITPOS
                             7019 ; 976  |#define HW_ICLFENABLE0R_S15FE_SETMASK 1<<HW_ICLFENABLE0R_S15FE_BITPOS
                             7020 ; 977  |#define HW_ICLFENABLE0R_S16FE_SETMASK 1<<HW_ICLFENABLE0R_S16FE_BITPOS
                             7021 ; 978  |#define HW_ICLFENABLE0R_S17FE_SETMASK 1<<HW_ICLFENABLE0R_S17FE_BITPOS
                             7022 ; 979  |#define HW_ICLFENABLE0R_S18FE_SETMASK 1<<HW_ICLFENABLE0R_S18FE_BITPOS
                             7023 ; 980  |#define HW_ICLFENABLE0R_S19FE_SETMASK 1<<HW_ICLFENABLE0R_S19FE_BITPOS
                             7024 ; 981  |#define HW_ICLFENABLE0R_S20FE_SETMASK 1<<HW_ICLFENABLE0R_S20FE_BITPOS
                             7025 ; 982  |#define HW_ICLFENABLE0R_S21FE_SETMASK 1<<HW_ICLFENABLE0R_S21FE_BITPOS
                             7026 ; 983  |#define HW_ICLFENABLE0R_S22FE_SETMASK 1<<HW_ICLFENABLE0R_S22FE_BITPOS
                             7027 ; 984  |#define HW_ICLFENABLE0R_S23FE_SETMASK 1<<HW_ICLFENABLE0R_S23FE_BITPOS
                             7028 ; 985  |
                             7029 ; 986  |#define HW_ICLFENABLE0R_S0FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S0FE_SETMASK
                             7030 ; 987  |#define HW_ICLFENABLE0R_S1FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S1FE_SETMASK
                             7031 ; 988  |#define HW_ICLFENABLE0R_S2FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S2FE_SETMASK
                             7032 ; 989  |#define HW_ICLFENABLE0R_S3FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S3FE_SETMASK
                             7033 ; 990  |#define HW_ICLFENABLE0R_S4FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S4FE_SETMASK
                             7034 ; 991  |#define HW_ICLFENABLE0R_S5FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S5FE_SETMASK
                             7035 ; 992  |#define HW_ICLFENABLE0R_S6FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S6FE_SETMASK
                             7036 ; 993  |#define HW_ICLFENABLE0R_S7FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S7FE_SETMASK
                             7037 ; 994  |#define HW_ICLFENABLE0R_S8FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S8FE_SETMASK
                             7038 ; 995  |#define HW_ICLFENABLE0R_S9FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S9FE_SETMASK
                             7039 ; 996  |#define HW_ICLFENABLE0R_S10FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S10FE_SETMASK
                             7040 ; 997  |#define HW_ICLFENABLE0R_S11FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S11FE_SETMASK
                             7041 ; 998  |#define HW_ICLFENABLE0R_S12FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S12FE_SETMASK
                             7042 ; 999  |#define HW_ICLFENABLE0R_S13FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S13FE_SETMASK
                             7043 ; 1000 |#define HW_ICLFENABLE0R_S14FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S14FE_SETMASK
                             7044 ; 1001 |#define HW_ICLFENABLE0R_S15FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S15FE_SETMASK
                             7045 ; 1002 |#define HW_ICLFENABLE0R_S16FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S16FE_SETMASK
                             7046 ; 1003 |#define HW_ICLFENABLE0R_S17FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S17FE_SETMASK
                             7047 ; 1004 |#define HW_ICLFENABLE0R_S18FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S18FE_SETMASK
                             7048 ; 1005 |#define HW_ICLFENABLE0R_S19FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S19FE_SETMASK
                             7049 ; 1006 |#define HW_ICLFENABLE0R_S20FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S20FE_SETMASK
                             7050 ; 1007 |#define HW_ICLFENABLE0R_S21FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S21FE_SETMASK
                             7051 ; 1008 |#define HW_ICLFENABLE0R_S22FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S22FE_SETMASK
                             7052 ; 1009 |#define HW_ICLFENABLE0R_S23FE_CLRMASK ~(WORD)HW_ICLFENABLE0R_S23FE_SETMASK
                             7053 ; 1010 |
                             7054 ; 1011 |
                             7055 ; 1012 |/////////////////////////////////////////////////////////////////////////////////
                             7056 ; 1013 |//  Interrupt Collector Force Enable 1 Register (HW_ICLFENABLE1R) Bit Positions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 119

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7057 ; 1014 |typedef union               /* Interrupt Collector Force Enable 1 Register      */
                             7058 ; 1015 |{
                             7059 ; 1016 |    struct {
                             7060 ; 1017 |        int S24FE       :1;
                             7061 ; 1018 |        int S25FE       :1;
                             7062 ; 1019 |        int S26FE       :1;
                             7063 ; 1020 |        int S27FE       :1;
                             7064 ; 1021 |        int S28FE       :1;
                             7065 ; 1022 |        int S29FE       :1;
                             7066 ; 1023 |        int S30FE       :1;
                             7067 ; 1024 |        int S31FE       :1;
                             7068 ; 1025 |        int S32FE       :1;
                             7069 ; 1026 |        int S33FE       :1;
                             7070 ; 1027 |    } B;
                             7071 ; 1028 |    int I;
                             7072 ; 1029 |} iclfenable1_type;
                             7073 ; 1030 |#define HW_ICLFENABLE1R (*(volatile iclfenable1_type _X*) (HW_ICOLL_BASEADDR+14)) /* Inter
                                  rupt Collector Force Enable Register 1    */
                             7074 ; 1031 |#define HW_ICLFENABLE1R_S24FE_BITPOS 0
                             7075 ; 1032 |#define HW_ICLFENABLE1R_S25FE_BITPOS 1
                             7076 ; 1033 |#define HW_ICLFENABLE1R_S26FE_BITPOS 2
                             7077 ; 1034 |#define HW_ICLFENABLE1R_S27FE_BITPOS 3
                             7078 ; 1035 |#define HW_ICLFENABLE1R_S28FE_BITPOS 4
                             7079 ; 1036 |#define HW_ICLFENABLE1R_S29FE_BITPOS 5
                             7080 ; 1037 |#define HW_ICLFENABLE1R_S30FE_BITPOS 6
                             7081 ; 1038 |#define HW_ICLFENABLE1R_S31FE_BITPOS 7
                             7082 ; 1039 |#define HW_ICLFENABLE1R_S32FE_BITPOS 8
                             7083 ; 1040 |#define HW_ICLFENABLE1R_S33FE_BITPOS 9
                             7084 ; 1041 |
                             7085 ; 1042 |#define HW_ICLFENABLE1R_S24FE_SETMASK 1<<HW_ICLFENABLE1R_S24FE_BITPOS
                             7086 ; 1043 |#define HW_ICLFENABLE1R_S25FE_SETMASK 1<<HW_ICLFENABLE1R_S25FE_BITPOS
                             7087 ; 1044 |#define HW_ICLFENABLE1R_S26FE_SETMASK 1<<HW_ICLFENABLE1R_S26FE_BITPOS
                             7088 ; 1045 |#define HW_ICLFENABLE1R_S27FE_SETMASK 1<<HW_ICLFENABLE1R_S27FE_BITPOS
                             7089 ; 1046 |#define HW_ICLFENABLE1R_S28FE_SETMASK 1<<HW_ICLFENABLE1R_S28FE_BITPOS
                             7090 ; 1047 |#define HW_ICLFENABLE1R_S29FE_SETMASK 1<<HW_ICLFENABLE1R_S29FE_BITPOS
                             7091 ; 1048 |#define HW_ICLFENABLE1R_S30FE_SETMASK 1<<HW_ICLFENABLE1R_S30FE_BITPOS
                             7092 ; 1049 |#define HW_ICLFENABLE1R_S31FE_SETMASK 1<<HW_ICLFENABLE1R_S31FE_BITPOS
                             7093 ; 1050 |#define HW_ICLFENABLE1R_S32FE_SETMASK 1<<HW_ICLFENABLE1R_S32FE_BITPOS
                             7094 ; 1051 |#define HW_ICLFENABLE1R_S33FE_SETMASK 1<<HW_ICLFENABLE1R_S33FE_BITPOS
                             7095 ; 1052 |
                             7096 ; 1053 |#define HW_ICLFENABLE1R_S24FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S24FE_SETMASK
                             7097 ; 1054 |#define HW_ICLFENABLE1R_S25FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S25FE_SETMASK
                             7098 ; 1055 |#define HW_ICLFENABLE1R_S26FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S26FE_SETMASK
                             7099 ; 1056 |#define HW_ICLFENABLE1R_S27FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S27FE_SETMASK
                             7100 ; 1057 |#define HW_ICLFENABLE1R_S28FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S28FE_SETMASK
                             7101 ; 1058 |#define HW_ICLFENABLE1R_S29FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S29FE_SETMASK
                             7102 ; 1059 |#define HW_ICLFENABLE1R_S30FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S30FE_SETMASK
                             7103 ; 1060 |#define HW_ICLFENABLE1R_S31FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S31FE_SETMASK
                             7104 ; 1061 |#define HW_ICLFENABLE1R_S32FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S32FE_SETMASK
                             7105 ; 1062 |#define HW_ICLFENABLE1R_S33FE_CLRMASK ~(WORD)HW_ICLFENABLE1R_S33FE_SETMASK
                             7106 ; 1063 |
                             7107 ; 1064 |
                             7108 ; 1065 |/////////////////////////////////////////////////////////////////////////////////
                             7109 ; 1066 |//  Interrupt Collector Observation Register 0 Register (HW_ICLOBSVZ0R) Bit Positions
                             7110 ; 1067 |typedef union               /* Interrupt Collector Observation Register 0       */
                             7111 ; 1068 |{
                             7112 ; 1069 |    struct {
                             7113 ; 1070 |        unsigned RQ     :7;
                             7114 ; 1071 |        unsigned IVA    :7;
                             7115 ; 1072 |        unsigned IVB    :7;
                             7116 ; 1073 |    } B;
                             7117 ; 1074 |    int I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 120

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7118 ; 1075 |} iclobsvz0_type;
                             7119 ; 1076 |#define HW_ICLOBSVZ0R   (*(volatile iclobsvz0_type _X*) (HW_ICOLL_BASEADDR+15)) /* Interru
                                  pt Collector Observation Register 0   */
                             7120 ; 1077 |
                             7121 ; 1078 |#define HW_ICLOBSVZ0R_RQ_BITPOS 0
                             7122 ; 1079 |#define HW_ICLOBSVZ0R_IVA_BITPOS 7
                             7123 ; 1080 |#define HW_ICLOBSVZ0R_IVB_BITPOS 14
                             7124 ; 1081 |
                             7125 ; 1082 |#define HW_ICLOBSVZ0R_RQ_SETMASK 0x3F<<HW_ICLOBSVZ0R_RQ_BITPOS
                             7126 ; 1083 |#define HW_ICLOBSVZ0R_IVA_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVA_BITPOS
                             7127 ; 1084 |#define HW_ICLOBSVZ0R_IVB_SETMASK 0x3F<<HW_ICLOBSVZ0R_IVB_BITPOS
                             7128 ; 1085 |
                             7129 ; 1086 |#define HW_ICLOBSVZ0R_RQ_CLRMASK ~(WORD)HW_ICLOBSVZ0R_RQ_SETMASK
                             7130 ; 1087 |#define HW_ICLOBSVZ0R_IVA_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVA_SETMASK
                             7131 ; 1088 |#define HW_ICLOBSVZ0R_IVB_CLRMASK ~(WORD)HW_ICLOBSVZ0R_IVB_SETMASK
                             7132 ; 1089 |
                             7133 ; 1090 |
                             7134 ; 1091 |/////////////////////////////////////////////////////////////////////////////////
                             7135 ; 1092 |//  Interrupt Collector Observation Register 1 Register (HW_ICL1BSVZ0R) Bit Positions
                             7136 ; 1093 |#define HW_ICL1BSVZ0R_IVC_BITPOS 0
                             7137 ; 1094 |#define HW_ICL1BSVZ0R_IVD_BITPOS 7
                             7138 ; 1095 |
                             7139 ; 1096 |#define HW_ICL1BSVZ0R_IVC_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVC_BITPOS
                             7140 ; 1097 |#define HW_ICL1BSVZ0R_IVD_SETMASK 0x3F<<HW_ICL1BSVZ0R_IVD_BITPOS
                             7141 ; 1098 |
                             7142 ; 1099 |#define HW_ICL1BSVZ0R_IVC_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVC_SETMASK
                             7143 ; 1100 |#define HW_ICL1BSVZ0R_IVD_CLRMASK ~(WORD)HW_ICL1BSVZ0R_IVD_SETMASK
                             7144 ; 1101 |
                             7145 ; 1102 |
                             7146 ; 1103 |
                             7147 ; 1104 |
                             7148 ; 1105 |/////////////////////////////////////////////////////////////////////////////////
                             7149 ; 1106 |//  Interrupt Vectors
                             7150 ; 1107 |/////////////////////////////////////////////////////////////////////////////////
                             7151 ; 1108 |// Reset Vector
                             7152 ; 1109 |#define HW_IVECRESET 0x0000           
                             7153 ; 1110 |// Stack Error
                             7154 ; 1111 |#define HW_IVECSTERR 0x0002           
                             7155 ; 1112 |// Trace
                             7156 ; 1113 |#define HW_IVECTRAC 0x0004           
                             7157 ; 1114 |// SWI
                             7158 ; 1115 |#define HW_IVECSWI 0x0006           
                             7159 ; 1116 |// ~IRQA
                             7160 ; 1117 |#define HW_IVECIRQA 0x0008           
                             7161 ; 1118 |// ~IRQB - BROWNOUT
                             7162 ; 1119 |#define HW_IVECIRQB 0x000A           
                             7163 ; 1120 |// Fatal Error
                             7164 ; 1121 |#define HW_IVECERROR 0x000C           
                             7165 ; 1122 |// SPI
                             7166 ; 1123 |#define HW_IVECSPI 0x000E           
                             7167 ; 1124 |// I2S TX Data Empty
                             7168 ; 1125 |#define HW_IVECI2STXDE 0x0010           
                             7169 ; 1126 |// I2S TX Underflow
                             7170 ; 1127 |#define HW_IVECI2STXUF 0x0012           
                             7171 ; 1128 |// I2S RX Data Full
                             7172 ; 1129 |#define HW_IVECI2SRXDF 0x0014           
                             7173 ; 1130 |// I2S RX Overflow
                             7174 ; 1131 |#define HW_IVECI2SRXOF 0x0016           
                             7175 ; 1132 |//                                       equ     $0018           ; Error, nothing vectors 
                                  here
                             7176 ; 1133 |//                                       equ     $001A           ; Error, nothing vectors 
                                  here
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 121

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7177 ; 1134 |//                                       equ     $001C           ; Error, nothing vectors 
                                  here
                             7178 ; 1135 |//                                       equ     $001E           ; Non-Maskable Interrupt
                             7179 ; 1136 |// GPIO1
                             7180 ; 1137 |#define HW_IVECGPIO1 0x0020           
                             7181 ; 1138 |// GPIO2
                             7182 ; 1139 |#define HW_IVECGPIO2 0x0022           
                             7183 ; 1140 |// GPIO0
                             7184 ; 1141 |#define HW_IVECGPIO0 0x0024           
                             7185 ; 1142 |// TIMER0
                             7186 ; 1143 |#define HW_IVECTIMER0 0x0026           
                             7187 ; 1144 |// TIMER1
                             7188 ; 1145 |#define HW_IVECTIMER1 0x0028           
                             7189 ; 1146 |// TIMER2
                             7190 ; 1147 |#define HW_IVECTIMER2 0x002A           
                             7191 ; 1148 |//                                       equ     $002C           ; Error, nothing vectors 
                                  here
                             7192 ; 1149 |//                                       equ     $002E           ; Error, nothing vectors 
                                  here
                             7193 ; 1150 |// I2C RX Data Ready
                             7194 ; 1151 |#define HW_IVECI2CRXDR 0x0030           
                             7195 ; 1152 |// I2C RX Overflow
                             7196 ; 1153 |#define HW_IVECI2CRXOF 0x0032           
                             7197 ; 1154 |// I2C TX Data Empty
                             7198 ; 1155 |#define HW_IVECI2CTXDE 0x0034           
                             7199 ; 1156 |// I2C TX Underflow
                             7200 ; 1157 |#define HW_IVECI2CTXUF 0x0036           
                             7201 ; 1158 |// Illegal Instruction
                             7202 ; 1159 |#define HW_IVECILI 0x0038           
                             7203 ; 1160 |//                                       equ     $003A           ; Error, nothing vectors 
                                  here
                             7204 ; 1161 |// DAC Empty ISR (DAC Request to Fill Buffer)
                             7205 ; 1162 |#define HW_IVECDACE 0x003C           
                             7206 ; 1163 |// DAC Underflow ISR
                             7207 ; 1164 |#define HW_IVECDACUF 0x003E           
                             7208 ; 1165 |//                                       equ     $0040           ; Error, nothing vectors 
                                  here
                             7209 ; 1166 |// ADC Full ISR
                             7210 ; 1167 |#define HW_IVECADCF 0x0042           
                             7211 ; 1168 |// ADC Overflow ISR
                             7212 ; 1169 |#define HW_IVECADCOF 0x0044           
                             7213 ; 1170 |//                                       equ     $0046           ; Error, nothing vectors 
                                  here
                             7214 ; 1171 |// TIMER3
                             7215 ; 1172 |#define HW_IVECTIMER3 0x0048           
                             7216 ; 1173 |// GPIO3
                             7217 ; 1174 |#define HW_IVECGPIO3 0x004A           
                             7218 ; 1175 |// SDRAM
                             7219 ; 1176 |#define HW_IVECSDRAM 0x004C           
                             7220 ; 1177 |//                                       equ     $004E           ; Error, nothing vectors 
                                  here
                             7221 ; 1178 |// 5 volt power connected
                             7222 ; 1179 |#define HW_IVECVDD5VCONN 0x0050           
                             7223 ; 1180 |// USB Controller
                             7224 ; 1181 |#define HW_IVECUSBCTLR 0x0052           
                             7225 ; 1182 |// USB Wakeup 
                             7226 ; 1183 |#define HW_IVECUSBWAKEUP 0x0054           
                             7227 ; 1184 |// 5 volt power disconnected
                             7228 ; 1185 |#define HW_IVECVDD5VDISC 0x0056           
                             7229 ; 1186 |// enhanced SPI
                             7230 ; 1187 |#define HW_IVECESPI 0x0058           
                             7231 ; 1188 |// filter coprocessor
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 122

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7232 ; 1189 |#define HW_IVECFILCO 0x005A           
                             7233 ; 1190 |// low res ADC #1
                             7234 ; 1191 |#define HW_IVECLRADC1 0x005C           
                             7235 ; 1192 |// real time clock alarm
                             7236 ; 1193 |#define HW_IVECRTCALARM 0x005E           
                             7237 ; 1194 |// low res ADC #2
                             7238 ; 1195 |#define HW_IVECLRADC2 0x0060           
                             7239 ; 1196 |// flash hardware ECC
                             7240 ; 1197 |#define HW_IVECHWECC 0x0062           
                             7241 ; 1198 |//                                       equ     $0064           ; Error, nothing vectors 
                                  here
                             7242 ; 1199 |// CDSYNC Interrupt
                             7243 ; 1200 |#define HW_IVECCDSYNC 0x0066           
                             7244 ; 1201 |// CDSYNC Exception
                             7245 ; 1202 |#define HW_IVECCDSYNCEX 0x0068           
                             7246 ; 1203 |// RS
                             7247 ; 1204 |#define HW_IVECRS 0x006A           
                             7248 ; 1205 |//                                       equ     $006C           ; Error, nothing vectors 
                                  here
                             7249 ; 1206 |// Flash Done ISR
                             7250 ; 1207 |#define HW_IVECFD 0x006E           
                             7251 ; 1208 |// CompactFlash ISR
                             7252 ; 1209 |#define HW_IVECCF 0x0070           
                             7253 ; 1210 |// SmartMedia Timeout ISR
                             7254 ; 1211 |#define HW_IVECSMTO 0x0072           
                             7255 ; 1212 |// SmartMedia Invalid Programming
                             7256 ; 1213 |#define HW_IVECSMIP 0x0074           
                             7257 ; 1214 |// CompactFlash No Card ISR
                             7258 ; 1215 |#define HW_IVECCFNC 0x0076           
                             7259 ; 1216 |// CompactFlash Status Change ISR
                             7260 ; 1217 |#define HW_IVECCFSC 0x0078           
                             7261 ; 1218 |//                                       equ     $007A           ; Error, nothing vectors 
                                  here
                             7262 ; 1219 |//                                       equ     $007C           ; Error, nothing vectors 
                                  here
                             7263 ; 1220 |// CDI
                             7264 ; 1221 |#define HW_IVECCDI 0x007E           
                             7265 ; 1222 |
                             7266 ; 1223 |/////////////////////////////////////////////////////////////////////////////////
                             7267 ; 1224 |//  Interrupt Vectors
                             7268 ; 1225 |/////////////////////////////////////////////////////////////////////////////////
                             7269 ; 1226 |// macro to allow setting vectors from C. Hex const below is jsr opcode.
                             7270 ; 1227 |#define VECTOR(address,isr) \ 
                             7271 ; 1228 |    (*(volatile int _P *)(address))=0x0BF080; \ 
                             7272 ; 1229 |    (*(volatile int _P *)(address+1))=(isr)
                             7273 ; 1230 |
                             7274 ; 1231 |
                             7275 ; 1232 |/////////////////////////////////////////////////////////////////////////////////
                             7276 ; 1233 |//  Interrupt Priority Register (HW_IPR) Bit Positions
                             7277 ; 1234 |#define HW_IPR_IRQA_BITPOS 0
                             7278 ; 1235 |#define HW_IPR_IRQA_ET_BITPOS 2
                             7279 ; 1236 |#define HW_IPR_IRQB_BITPOS 3
                             7280 ; 1237 |#define HW_IPR_IRQB_ET_BITPOS 5
                             7281 ; 1238 |#define HW_IPR_L0P_BITPOS 10
                             7282 ; 1239 |#define HW_IPR_L1P_BITPOS 12
                             7283 ; 1240 |#define HW_IPR_L2P_BITPOS 14
                             7284 ; 1241 |#define HW_IPR_L3P_BITPOS 16
                             7285 ; 1242 |#define HW_IPR_L4P_BITPOS 18
                             7286 ; 1243 |#define HW_IPR_L5P_BITPOS 20
                             7287 ; 1244 |#define HW_IPR_L6P_BITPOS 22
                             7288 ; 1245 |
                             7289 ; 1246 |// Interrupt Disabled
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 123

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7290 ; 1247 |#define HW_IPR_LP_0_SETMASK 0   
                             7291 ; 1248 |// Interrupt Priority Level 0
                             7292 ; 1249 |#define HW_IPR_LP_1_SETMASK 1   
                             7293 ; 1250 |// Interrupt Priority Level 1
                             7294 ; 1251 |#define HW_IPR_LP_2_SETMASK 2   
                             7295 ; 1252 |// Interrupt Priority Level 2
                             7296 ; 1253 |#define HW_IPR_LP_3_SETMASK 3   
                             7297 ; 1254 |
                             7298 ; 1255 |#define HW_IPR_IRQA_SETMASK 3<<HW_IPR_IRQA_BITPOS
                             7299 ; 1256 |#define HW_IPR_IRQA_ET_SETMASK 1<<HW_IPR_IRQA_ET_BITPOS
                             7300 ; 1257 |#define HW_IPR_IRQB_SETMASK 3<<HW_IPR_IRQB_BITPOS
                             7301 ; 1258 |#define HW_IPR_IRQB_ET_SETMASK 1<<HW_IPR_IRQB_ET_BITPOS
                             7302 ; 1259 |#define HW_IPR_L0P_SETMASK 3<<HW_IPR_L0P_BITPOS
                             7303 ; 1260 |#define HW_IPR_L1P_SETMASK 3<<HW_IPR_L1P_BITPOS
                             7304 ; 1261 |#define HW_IPR_L2P_SETMASK 3<<HW_IPR_L2P_BITPOS
                             7305 ; 1262 |#define HW_IPR_L3P_SETMASK 3<<HW_IPR_L3P_BITPOS
                             7306 ; 1263 |#define HW_IPR_L4P_SETMASK 3<<HW_IPR_L4P_BITPOS
                             7307 ; 1264 |#define HW_IPR_L5P_SETMASK 3<<HW_IPR_L5P_BITPOS
                             7308 ; 1265 |#define HW_IPR_L6P_SETMASK 3<<HW_IPR_L6P_BITPOS
                             7309 ; 1266 |
                             7310 ; 1267 |#define HW_IPR_IRQA_CLRMASK ~(WORD)HW_IPR_IRQA_SETMASK
                             7311 ; 1268 |#define HW_IPR_IRQA_ET_CLRMASK ~(WORD)HW_IPR_IRQA_ET_SETMASK
                             7312 ; 1269 |#define HW_IPR_IRQB_CLRMASK ~(WORD)HW_IPR_IRQB_SETMASK
                             7313 ; 1270 |#define HW_IPR_IRQB_ET_CLRMASK ~(WORD)HW_IPR_IRQB_ET_SETMASK
                             7314 ; 1271 |#define HW_IPR_L0P_CLRMASK ~(WORD)HW_IPR_L0P_SETMASK
                             7315 ; 1272 |#define HW_IPR_L1P_CLRMASK ~(WORD)HW_IPR_L1P_SETMASK
                             7316 ; 1273 |#define HW_IPR_L2P_CLRMASK ~(WORD)HW_IPR_L2P_SETMASK
                             7317 ; 1274 |#define HW_IPR_L3P_CLRMASK ~(WORD)HW_IPR_L3P_SETMASK
                             7318 ; 1275 |#define HW_IPR_L4P_CLRMASK ~(WORD)HW_IPR_L4P_SETMASK
                             7319 ; 1276 |#define HW_IPR_L5P_CLRMASK ~(WORD)HW_IPR_L5P_SETMASK
                             7320 ; 1277 |#define HW_IPR_L6P_CLRMASK ~(WORD)HW_IPR_L6P_SETMASK
                             7321 ; 1278 |
                             7322 ; 1279 |// Interrupt Priority register
                             7323 ; 1280 |typedef union               
                             7324 ; 1281 |{
                             7325 ; 1282 |    struct {
                             7326 ; 1283 |        unsigned int IRQAP  :2; /* IRQ A Priority: 00 disable, 01 10 11 enable  */
                             7327 ; 1284 |        unsigned int IRQAT  :1; /* IRQ A Type: 0 level, 1 negative edge         */
                             7328 ; 1285 |        unsigned int IRQBP  :2; /* IRQ B Priority: 00 disable, 01 10 11 enable  */
                             7329 ; 1286 |        unsigned int IRQBT  :1; /* IRQ B Type: 0 level, 1 negative edge.        */
                             7330 ; 1287 |        int                 :4; /* Reserved */
                             7331 ; 1288 |        unsigned int L0P    :2; /* Interrupt Priority for priority 0 (SAI)      */
                             7332 ; 1289 |        unsigned int L1P    :2; /* Interrupt Priority for priority 1 (IColl)    */
                             7333 ; 1290 |        unsigned int L2P    :2; /* Interrupt Priority for priority 2 (IColl)    */
                             7334 ; 1291 |        unsigned int L3P    :2; /* Interrupt Priority for priority 3 (IColl)    */
                             7335 ; 1292 |        unsigned int L4P    :2; /* Interrupt Priority for priority 4 (I2C)      */
                             7336 ; 1293 |        unsigned int L5P    :2; /* Interrupt Priority for priority 5 (SPI)      */
                             7337 ; 1294 |        unsigned int L6P    :2; /* Interrupt Priority for priority 6 (IColl)    */
                             7338 ; 1295 |    } B;
                             7339 ; 1296 |
                             7340 ; 1297 |    int I;
                             7341 ; 1298 |
                             7342 ; 1299 |} ipr_type;
                             7343 ; 1300 |#define HW_IPR         (*(volatile ipr_type _X*) 0x00FFFF)
                             7344 ; 1301 |
                             7345 ; 1302 |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                             7346 ; 1303 |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                             7347 ; 1304 |// to update the actual files. Only the defines needed to build SDK2.400 were added.
                             7348 ; 1305 |
                             7349 ; 1306 |#define HW_IPR_L1P0_BITPOS 12
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 124

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7350 ; 1307 |#define HW_IPR_L2P0_BITPOS 14
                             7351 ; 1308 |#define HW_IPR_L3P0_BITPOS 16
                             7352 ; 1309 |#define HW_IPR_L6P0_BITPOS 22
                             7353 ; 1310 |
                             7354 ; 1311 |/////////////////////////////////////////////////////////////////////////////////
                             7355 ; 1312 |//  Interrupt Collector Steering 0 Register (HW_ICLSTEER0R) Bit Positions
                             7356 ; 1313 |#define HW_ICLSTEERR_SS_1 0
                             7357 ; 1314 |#define HW_ICLSTEERR_SS_2 1
                             7358 ; 1315 |#define HW_ICLSTEERR_SS_3 2
                             7359 ; 1316 |#define HW_ICLSTEERR_SS_6 3
                             7360 ; 1317 |
                             7361 ; 1318 |#endif
                             7362 ; 1319 |
                             7363 
                             7365 
                             7366 ; 26   |#include "regslradc.h"
                             7367 
                             7369 
                             7370 ; 1    |#if !(defined(regslradcinc))
                             7371 ; 2    |
                             7372 ; 3    |#define regslradcinc 1
                             7373 ; 4    |
                             7374 ; 5    |#include "types.h"
                             7375 
                             7377 
                             7378 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             7379 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             7380 ; 3    |//
                             7381 ; 4    |// Filename: types.h
                             7382 ; 5    |// Description: Standard data types
                             7383 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             7384 ; 7    |
                             7385 ; 8    |#ifndef _TYPES_H
                             7386 ; 9    |#define _TYPES_H
                             7387 ; 10   |
                             7388 ; 11   |// TODO:  move this outta here!
                             7389 ; 12   |#if !defined(NOERROR)
                             7390 ; 13   |#define NOERROR 0
                             7391 ; 14   |#define SUCCESS 0
                             7392 ; 15   |#endif 
                             7393 ; 16   |#if !defined(SUCCESS)
                             7394 ; 17   |#define SUCCESS  0
                             7395 ; 18   |#endif
                             7396 ; 19   |#if !defined(ERROR)
                             7397 ; 20   |#define ERROR   -1
                             7398 ; 21   |#endif
                             7399 ; 22   |#if !defined(FALSE)
                             7400 ; 23   |#define FALSE 0
                             7401 ; 24   |#endif
                             7402 ; 25   |#if !defined(TRUE)
                             7403 ; 26   |#define TRUE  1
                             7404 ; 27   |#endif
                             7405 ; 28   |
                             7406 ; 29   |#if !defined(NULL)
                             7407 ; 30   |#define NULL 0
                             7408 ; 31   |#endif
                             7409 ; 32   |
                             7410 ; 33   |#define MAX_INT     0x7FFFFF
                             7411 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             7412 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             7413 ; 36   |#define MAX_ULONG   (-1) 
                             7414 ; 37   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 125

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7415 ; 38   |#define WORD_SIZE   24              // word size in bits
                             7416 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             7417 ; 40   |
                             7418 ; 41   |
                             7419 ; 42   |#define BYTE    unsigned char       // btVarName
                             7420 ; 43   |#define CHAR    signed char         // cVarName
                             7421 ; 44   |#define USHORT  unsigned short      // usVarName
                             7422 ; 45   |#define SHORT   unsigned short      // sVarName
                             7423 ; 46   |#define WORD    unsigned int        // wVarName
                             7424 ; 47   |#define INT     signed int          // iVarName
                             7425 ; 48   |#define DWORD   unsigned long       // dwVarName
                             7426 ; 49   |#define LONG    signed long         // lVarName
                             7427 ; 50   |#define BOOL    unsigned int        // bVarName
                             7428 ; 51   |#define FRACT   _fract              // frVarName
                             7429 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             7430 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             7431 ; 54   |#define FLOAT   float               // fVarName
                             7432 ; 55   |#define DBL     double              // dVarName
                             7433 ; 56   |#define ENUM    enum                // eVarName
                             7434 ; 57   |#define CMX     _complex            // cmxVarName
                             7435 ; 58   |typedef WORD UCS3;                   // 
                             7436 ; 59   |
                             7437 ; 60   |#define UINT16  unsigned short
                             7438 ; 61   |#define UINT8   unsigned char   
                             7439 ; 62   |#define UINT32  unsigned long
                             7440 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7441 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             7442 ; 65   |#define WCHAR   UINT16
                             7443 ; 66   |
                             7444 ; 67   |//UINT128 is 16 bytes or 6 words
                             7445 ; 68   |typedef struct UINT128_3500 {   
                             7446 ; 69   |    int val[6];     
                             7447 ; 70   |} UINT128_3500;
                             7448 ; 71   |
                             7449 ; 72   |#define UINT128   UINT128_3500
                             7450 ; 73   |
                             7451 ; 74   |// Little endian word packed byte strings:   
                             7452 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7453 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7454 ; 77   |// Little endian word packed byte strings:   
                             7455 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             7456 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             7457 ; 80   |
                             7458 ; 81   |// Declare Memory Spaces To Use When Coding
                             7459 ; 82   |// A. Sector Buffers
                             7460 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             7461 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             7462 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             7463 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             7464 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             7465 ; 88   |// B. Media DDI Memory
                             7466 ; 89   |#define MEDIA_DDI_MEM _Y
                             7467 ; 90   |
                             7468 ; 91   |
                             7469 ; 92   |
                             7470 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             7471 ; 94   |// Examples of circular pointers:
                             7472 ; 95   |//    INT CIRC cpiVarName
                             7473 ; 96   |//    DWORD CIRC cpdwVarName
                             7474 ; 97   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 126

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7475 ; 98   |#define RETCODE INT                 // rcVarName
                             7476 ; 99   |
                             7477 ; 100  |// generic bitfield structure
                             7478 ; 101  |struct Bitfield {
                             7479 ; 102  |    unsigned int B0  :1;
                             7480 ; 103  |    unsigned int B1  :1;
                             7481 ; 104  |    unsigned int B2  :1;
                             7482 ; 105  |    unsigned int B3  :1;
                             7483 ; 106  |    unsigned int B4  :1;
                             7484 ; 107  |    unsigned int B5  :1;
                             7485 ; 108  |    unsigned int B6  :1;
                             7486 ; 109  |    unsigned int B7  :1;
                             7487 ; 110  |    unsigned int B8  :1;
                             7488 ; 111  |    unsigned int B9  :1;
                             7489 ; 112  |    unsigned int B10 :1;
                             7490 ; 113  |    unsigned int B11 :1;
                             7491 ; 114  |    unsigned int B12 :1;
                             7492 ; 115  |    unsigned int B13 :1;
                             7493 ; 116  |    unsigned int B14 :1;
                             7494 ; 117  |    unsigned int B15 :1;
                             7495 ; 118  |    unsigned int B16 :1;
                             7496 ; 119  |    unsigned int B17 :1;
                             7497 ; 120  |    unsigned int B18 :1;
                             7498 ; 121  |    unsigned int B19 :1;
                             7499 ; 122  |    unsigned int B20 :1;
                             7500 ; 123  |    unsigned int B21 :1;
                             7501 ; 124  |    unsigned int B22 :1;
                             7502 ; 125  |    unsigned int B23 :1;
                             7503 ; 126  |};
                             7504 ; 127  |
                             7505 ; 128  |union BitInt {
                             7506 ; 129  |        struct Bitfield B;
                             7507 ; 130  |        int        I;
                             7508 ; 131  |};
                             7509 ; 132  |
                             7510 ; 133  |#define MAX_MSG_LENGTH 10
                             7511 ; 134  |struct CMessage
                             7512 ; 135  |{
                             7513 ; 136  |        unsigned int m_uLength;
                             7514 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             7515 ; 138  |};
                             7516 ; 139  |
                             7517 ; 140  |typedef struct {
                             7518 ; 141  |    WORD m_wLength;
                             7519 ; 142  |    WORD m_wMessage;
                             7520 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             7521 ; 144  |} Message;
                             7522 ; 145  |
                             7523 ; 146  |struct MessageQueueDescriptor
                             7524 ; 147  |{
                             7525 ; 148  |        int *m_pBase;
                             7526 ; 149  |        int m_iModulo;
                             7527 ; 150  |        int m_iSize;
                             7528 ; 151  |        int *m_pHead;
                             7529 ; 152  |        int *m_pTail;
                             7530 ; 153  |};
                             7531 ; 154  |
                             7532 ; 155  |struct ModuleEntry
                             7533 ; 156  |{
                             7534 ; 157  |    int m_iSignaledEventMask;
                             7535 ; 158  |    int m_iWaitEventMask;
                             7536 ; 159  |    int m_iResourceOfCode;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 127

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7537 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             7538 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             7539 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             7540 ; 163  |    int m_uTimeOutHigh;
                             7541 ; 164  |    int m_uTimeOutLow;
                             7542 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             7543 ; 166  |};
                             7544 ; 167  |
                             7545 ; 168  |union WaitMask{
                             7546 ; 169  |    struct B{
                             7547 ; 170  |        unsigned int m_bNone     :1;
                             7548 ; 171  |        unsigned int m_bMessage  :1;
                             7549 ; 172  |        unsigned int m_bTimer    :1;
                             7550 ; 173  |        unsigned int m_bButton   :1;
                             7551 ; 174  |    } B;
                             7552 ; 175  |    int I;
                             7553 ; 176  |} ;
                             7554 ; 177  |
                             7555 ; 178  |
                             7556 ; 179  |struct Button {
                             7557 ; 180  |        WORD wButtonEvent;
                             7558 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             7559 ; 182  |};
                             7560 ; 183  |
                             7561 ; 184  |struct Message {
                             7562 ; 185  |        WORD wMsgLength;
                             7563 ; 186  |        WORD wMsgCommand;
                             7564 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             7565 ; 188  |};
                             7566 ; 189  |
                             7567 ; 190  |union EventTypes {
                             7568 ; 191  |        struct CMessage msg;
                             7569 ; 192  |        struct Button Button ;
                             7570 ; 193  |        struct Message Message;
                             7571 ; 194  |};
                             7572 ; 195  |
                             7573 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             7574 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             7575 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             7576 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             7577 ; 200  |
                             7578 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             7579 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             7580 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             7581 ; 204  |
                             7582 ; 205  |#if DEBUG
                             7583 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             7584 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             7585 ; 208  |#else 
                             7586 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             7587 ; 210  |#define DebugBuildAssert(x)    
                             7588 ; 211  |#endif
                             7589 ; 212  |
                             7590 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             7591 ; 214  |//  #pragma asm
                             7592 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             7593 ; 216  |//  #pragma endasm
                             7594 ; 217  |
                             7595 ; 218  |
                             7596 ; 219  |#ifdef COLOR_262K
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 128

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7597 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             7598 ; 221  |#elif defined(COLOR_65K)
                             7599 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             7600 ; 223  |#else
                             7601 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             7602 ; 225  |#endif
                             7603 ; 226  |    
                             7604 ; 227  |#endif // #ifndef _TYPES_H
                             7605 
                             7607 
                             7608 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             7609 ; 7    |
                             7610 ; 8    |//   SYSTEM STMP Registers 
                             7611 ; 9    |//  Last Edited 6.26.2003 M. Henson
                             7612 ; 10   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             7613 ; 11   |
                             7614 ; 12   |#define HW_LRADC_BASEADDR (0xFA20)
                             7615 ; 13   |
                             7616 ; 14   |
                             7617 ; 15   |
                             7618 ; 16   |/////////////////////////////////////////////////////////////////////////////////
                             7619 ; 17   |//  Battery LRADC Control Register (HW_BATT_CTRL) Bit Definitions
                             7620 ; 18   |#define HW_BATT_CTRL_INPUT_OFFSET_WIDTH (7)
                             7621 ; 19   |#define HW_BATT_CTRL_RSVD0_WIDTH (1)
                             7622 ; 20   |#define HW_BATT_CTRL_HALF_CMP_PWR_WIDTH (1)
                             7623 ; 21   |#define HW_BATT_CTRL_INPUT_DIV2_WIDTH (1)
                             7624 ; 22   |#define HW_BATT_CTRL_CLEAR_WIDTH (1)
                             7625 ; 23   |#define HW_BATT_CTRL_PWD_WIDTH (1)
                             7626 ; 24   |#define HW_BATT_CTRL_CLK_DIV_WIDTH (2)
                             7627 ; 25   |#define HW_BATT_CTRL_RSVD1_WIDTH (2)
                             7628 ; 26   |#define HW_BATT_CTRL_REF_VAL_WIDTH (2)
                             7629 ; 27   |#define HW_BATT_CTRL_RSVD2_WIDTH (2)
                             7630 ; 28   |#define HW_BATT_CTRL_IRQ_EN_EVENT0_WIDTH (1)
                             7631 ; 29   |#define HW_BATT_CTRL_IRQ_EN_EVENT1_WIDTH (1)
                             7632 ; 30   |#define HW_BATT_CTRL_POLARITY_EVENT0_WIDTH (1)
                             7633 ; 31   |#define HW_BATT_CTRL_POLARITY_EVENT1_WIDTH (1)
                             7634 ; 32   |
                             7635 ; 33   |#define HW_BATT_CTRL_INPUT_OFFSET_BITPOS (0)
                             7636 ; 34   |#define HW_BATT_CTRL_HALF_CMP_PWR_BITPOS (8)
                             7637 ; 35   |#define HW_BATT_CTRL_INPUT_DIV2_BITPOS (9)
                             7638 ; 36   |#define HW_BATT_CTRL_CLEAR_BITPOS (10)
                             7639 ; 37   |#define HW_BATT_CTRL_PWD_BITPOS (11)
                             7640 ; 38   |#define HW_BATT_CTRL_CLK_DIV_BITPOS (12)
                             7641 ; 39   |#define HW_BATT_CTRL_REF_VAL_BITPOS (16)
                             7642 ; 40   |
                             7643 ; 41   |#define HW_BATT_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_BATT_CTRL_INPUT_OFFSET_WIDTH)-1)<<HW_BA
                                  TT_CTRL_INPUT_OFFSET_BITPOS)        
                             7644 ; 42   |#define HW_BATT_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_BATT_CTRL_HALF_CMP_PWR_WIDTH)-1)<<HW_BA
                                  TT_CTRL_HALF_CMP_PWR_BITPOS)        
                             7645 ; 43   |#define HW_BATT_CTRL_INPUT_DIV2_SETMASK (((1<<HW_BATT_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_BATT_C
                                  TRL_INPUT_DIV2_BITPOS) 
                             7646 ; 44   |#define HW_BATT_CTRL_CLEAR_SETMASK (((1<<HW_BATT_CTRL_CLEAR_WIDTH)-1)<<HW_BATT_CTRL_CLEAR_
                                  BITPOS) 
                             7647 ; 45   |#define HW_BATT_CTRL_PWD_SETMASK (((1<<HW_BATT_CTRL_PWD_WIDTH)-1)<<HW_BATT_CTRL_PWD_BITPOS
                                  ) 
                             7648 ; 46   |#define HW_BATT_CTRL_CLK_DIV_SETMASK (((1<<HW_BATT_CTRL_CLK_DIV_WIDTH)-1)<<HW_BATT_CTRL_CL
                                  K_DIV_BITPOS)        
                             7649 ; 47   |#define HW_BATT_CTRL_REF_VAL_SETMASK (((1<<HW_BATT_CTRL_REF_VAL_WIDTH)-1)<<HW_BATT_CTRL_RE
                                  F_VAL_BITPOS)        
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 129

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7650 ; 48   |
                             7651 ; 49   |#define HW_BATT_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_OFFSET_SETMASK)     
                             7652 ; 50   |#define HW_BATT_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_BATT_CTRL_HALF_CMP_PWR_SETMASK)     
                             7653 ; 51   |#define HW_BATT_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_BATT_CTRL_INPUT_DIV2_SETMASK) 
                             7654 ; 52   |#define HW_BATT_CTRL_CLEAR_CLRMASK (~(WORD)HW_BATT_CTRL_CLEAR_SETMASK) 
                             7655 ; 53   |#define HW_BATT_CTRL_PWD_CLRMASK (~(WORD)HW_BATT_CTRL_PWD_SETMASK) 
                             7656 ; 54   |#define HW_BATT_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_BATT_CTRL_CLK_DIV_SETMASK)     
                             7657 ; 55   |#define HW_BATT_CTRL_REF_VAL_CLRMASK (~(WORD)HW_BATT_CTRL_REF_VAL_SETMASK)
                             7658 ; 56   |
                             7659 ; 57   |typedef union               
                             7660 ; 58   |{
                             7661 ; 59   |    struct {
                             7662 ; 60   |        unsigned int INPUT_OFFSET                 : HW_BATT_CTRL_INPUT_OFFSET_WIDTH;
                             7663 ; 61   |        unsigned int RSVD0                        : HW_BATT_CTRL_RSVD0_WIDTH;
                             7664 ; 62   |        unsigned int HALF_CMP_PWR                 : HW_BATT_CTRL_HALF_CMP_PWR_WIDTH;
                             7665 ; 63   |        unsigned int INPUT_DIV2                   : HW_BATT_CTRL_INPUT_DIV2_WIDTH;
                             7666 ; 64   |        unsigned int CLEAR                        : HW_BATT_CTRL_CLEAR_WIDTH;
                             7667 ; 65   |        unsigned int PWD                          : HW_BATT_CTRL_PWD_WIDTH;
                             7668 ; 66   |        unsigned int CLK_DIV                      : HW_BATT_CTRL_CLK_DIV_WIDTH;
                             7669 ; 67   |        unsigned int RSVD1                        : HW_BATT_CTRL_RSVD1_WIDTH;
                             7670 ; 68   |        unsigned int REF_VAL                      : HW_BATT_CTRL_REF_VAL_WIDTH;
                             7671 ; 69   |        unsigned int RSVD2                        : HW_BATT_CTRL_RSVD2_WIDTH;
                             7672 ; 70   |                 unsigned int IRQ_EN_EVENT0                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT0_WIDTH;
                             7673 ; 71   |                 unsigned int IRQ_EN_EVENT1                               : HW_BATT_CTRL_I
                                  RQ_EN_EVENT1_WIDTH;
                             7674 ; 72   |             unsigned int POLARITY_EVENT0              : HW_BATT_CTRL_POLARITY_EVENT0_WIDT
                                  H;
                             7675 ; 73   |                 unsigned int POLARITY_EVENT1              : HW_BATT_CTRL_POLARITY_EVENT1_
                                  WIDTH;
                             7676 ; 74   |    } B;
                             7677 ; 75   |   unsigned int I;
                             7678 ; 76   |        unsigned int U;
                             7679 ; 77   |} lradc_ctrl_type;
                             7680 ; 78   |#define HW_BATT_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR))    /* Batt
                                  ery LRADC Control Register */
                             7681 ; 79   |
                             7682 ; 80   |
                             7683 ; 81   |/////////////////////////////////////////////////////////////////////////////////
                             7684 ; 82   |//  Battery LRADC Threshold Register (HW_BATT_THRSH) Bit Definitions
                             7685 ; 83   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH (9)
                             7686 ; 84   |#define HW_BATT_THRSH_RSVD0_WIDTH (3)
                             7687 ; 85   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH (9)
                             7688 ; 86   |#define HW_BATT_THRSH_RSVD1_WIDTH (3)
                             7689 ; 87   |
                             7690 ; 88   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS (0)
                             7691 ; 89   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS (12)
                             7692 ; 90   |
                             7693 ; 91   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT0_BITPOS)        
                             7694 ; 92   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_SETMASK (((1<<HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH)
                                  -1)<<HW_BATT_THRSH_THRESHOLD_EVENT1_BITPOS)        
                             7695 ; 93   |
                             7696 ; 94   |#define HW_BATT_THRSH_THRESHOLD_EVENT0_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT0_SETM
                                  ASK)     
                             7697 ; 95   |#define HW_BATT_THRSH_THRESHOLD_EVENT1_CLRMASK (~(WORD)HW_BATT_THRSH_THRESHOLD_EVENT1_SETM
                                  ASK)     
                             7698 ; 96   |
                             7699 ; 97   |
                             7700 ; 98   |typedef union               
                             7701 ; 99   |{
                             7702 ; 100  |    struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 130

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7703 ; 101  |        unsigned int THRESHOLD_EVENT0   : HW_BATT_THRSH_THRESHOLD_EVENT0_WIDTH;
                             7704 ; 102  |        unsigned int RSVD0                  : HW_BATT_THRSH_RSVD0_WIDTH;
                             7705 ; 103  |        unsigned int THRESHOLD_EVENT1   : HW_BATT_THRSH_THRESHOLD_EVENT1_WIDTH;
                             7706 ; 104  |        unsigned int RSVD1              : HW_BATT_THRSH_RSVD1_WIDTH;
                             7707 ; 105  |    } B;
                             7708 ; 106  |    unsigned int I;
                             7709 ; 107  |} lradc_thrsh_type;
                             7710 ; 108  |#define HW_BATT_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+1))    /* 
                                  Battery LRADC Threshold Register */
                             7711 ; 109  |
                             7712 ; 110  |
                             7713 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                             7714 ; 112  |//  Battery LRADC Result Register (HW_BATT_RESULT) Bit Definitions
                             7715 ; 113  |#define HW_BATT_RESULT_EQ_EVENT1_WIDTH (1)
                             7716 ; 114  |#define HW_BATT_RESULT_EQ_EVENT0_WIDTH (1)
                             7717 ; 115  |#define HW_BATT_RESULT_GT_EVENT1_WIDTH (1)
                             7718 ; 116  |#define HW_BATT_RESULT_GT_EVENT0_WIDTH (1)
                             7719 ; 117  |#define HW_BATT_RESULT_LT_EVENT1_WIDTH (1)
                             7720 ; 118  |#define HW_BATT_RESULT_LT_EVENT0_WIDTH (1)
                             7721 ; 119  |#define HW_BATT_RESULT_RSVD0_WIDTH (2)
                             7722 ; 120  |#define HW_BATT_RESULT_DATA_OUT_WIDTH (9)
                             7723 ; 121  |#define HW_BATT_RESULT_RSVD1_WIDTH (3)
                             7724 ; 122  |#define HW_BATT_RESULT_IRQ_EVENT0_WIDTH (1)
                             7725 ; 123  |#define HW_BATT_RESULT_IRQ_EVENT1_WIDTH (1)
                             7726 ; 124  |#define HW_BATT_RESULT_RSVD2_WIDTH (2)
                             7727 ; 125  |
                             7728 ; 126  |#define HW_BATT_RESULT_EQ_EVENT1_BITPOS (0)
                             7729 ; 127  |#define HW_BATT_RESULT_EQ_EVENT0_BITPOS (1)
                             7730 ; 128  |#define HW_BATT_RESULT_GT_EVENT1_BITPOS (2)
                             7731 ; 129  |#define HW_BATT_RESULT_GT_EVENT0_BITPOS (3)
                             7732 ; 130  |#define HW_BATT_RESULT_LT_EVENT1_BITPOS (4)
                             7733 ; 131  |#define HW_BATT_RESULT_LT_EVENT0_BITPOS (5)
                             7734 ; 132  |#define HW_BATT_RESULT_RSVD0_BITPOS (6)
                             7735 ; 133  |#define HW_BATT_RESULT_DATA_OUT_BITPOS (8)
                             7736 ; 134  |#define HW_BATT_RESULT_RSVD1_BITPOS (17)
                             7737 ; 135  |#define HW_BATT_RESULT_IRQ_EVENT0_BITPOS (20)
                             7738 ; 136  |#define HW_BATT_RESULT_IRQ_EVENT1_BITPOS (21)
                             7739 ; 137  |#define HW_BATT_RESULT_RSVD2_BITPOS (22)
                             7740 ; 138  |
                             7741 ; 139  |
                             7742 ; 140  |
                             7743 ; 141  |#define HW_BATT_RESULT_EQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT1_BITPOS)
                             7744 ; 142  |#define HW_BATT_RESULT_EQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_EQ_EVENT0_BITPOS)
                             7745 ; 143  |#define HW_BATT_RESULT_GT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT1_BITPOS)
                             7746 ; 144  |#define HW_BATT_RESULT_GT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_GT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_GT_EVENT0_BITPOS)
                             7747 ; 145  |#define HW_BATT_RESULT_LT_EVENT1_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT1_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT1_BITPOS)
                             7748 ; 146  |#define HW_BATT_RESULT_LT_EVENT0_SETMASK (((1<<HW_BATT_RESULT_LT_EVENT0_WIDTH)-1)<<HW_BATT
                                  _RESULT_LT_EVENT0_BITPOS)
                             7749 ; 147  |#define HW_BATT_RESULT_RSVD0_SETMASK (((1<<HW_BATT_RESULT_RSVD0_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD0_BITPOS)
                             7750 ; 148  |#define HW_BATT_RESULT_DATA_OUT_SETMASK (((1<<HW_BATT_RESULT_DATA_OUT_WIDTH)-1)<<HW_BATT_R
                                  ESULT_DATA_OUT_BITPOS)
                             7751 ; 149  |#define HW_BATT_RESULT_RSVD1_SETMASK (((1<<HW_BATT_RESULT_RSVD1_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD1_BITPOS)
                             7752 ; 150  |#define HW_BATT_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT0_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT0_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 131

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7753 ; 151  |#define HW_BATT_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_BATT_RESULT_IRQ_EVENT1_WIDTH)-1)<<HW_BA
                                  TT_RESULT_IRQ_EVENT1_BITPOS)
                             7754 ; 152  |#define HW_BATT_RESULT_RSVD2_SETMASK (((1<<HW_BATT_RESULT_RSVD2_WIDTH)-1)<<HW_BATT_RESULT_
                                  RSVD2_BITPOS)
                             7755 ; 153  |
                             7756 ; 154  |
                             7757 ; 155  |#define HW_BATT_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT1_SETMASK)
                             7758 ; 156  |#define HW_BATT_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_EQ_EVENT0_SETMASK)
                             7759 ; 157  |#define HW_BATT_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT1_SETMASK)
                             7760 ; 158  |#define HW_BATT_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_GT_EVENT0_SETMASK)
                             7761 ; 159  |#define HW_BATT_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT1_SETMASK)
                             7762 ; 160  |#define HW_BATT_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_LT_EVENT0_SETMASK)
                             7763 ; 161  |#define HW_BATT_RESULT_RSVD0_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD0_SETMASK)
                             7764 ; 162  |#define HW_BATT_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_BATT_RESULT_DATA_OUT_SETMASK)
                             7765 ; 163  |#define HW_BATT_RESULT_RSVD1_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD1_SETMASK)
                             7766 ; 164  |#define HW_BATT_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT0_SETMASK)
                             7767 ; 165  |#define HW_BATT_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_BATT_RESULT_IRQ_EVENT1_SETMASK)
                             7768 ; 166  |#define HW_BATT_RESULT_RSVD2_CLRMASK (~(WORD)HW_BATT_RESULT_RSVD2_SETMASK)
                             7769 ; 167  |
                             7770 ; 168  |typedef union               
                             7771 ; 169  |{
                             7772 ; 170  |    struct {
                             7773 ; 171  |        unsigned int EQ_EVENT1                  : HW_BATT_RESULT_EQ_EVENT1_WIDTH;
                             7774 ; 172  |        unsigned int EQ_EVENT0                  : HW_BATT_RESULT_EQ_EVENT0_WIDTH;
                             7775 ; 173  |        unsigned int GT_EVENT1                  : HW_BATT_RESULT_GT_EVENT1_WIDTH;
                             7776 ; 174  |        unsigned int GT_EVENT0                  : HW_BATT_RESULT_GT_EVENT0_WIDTH;
                             7777 ; 175  |        unsigned int LT_EVENT1                  : HW_BATT_RESULT_LT_EVENT1_WIDTH;
                             7778 ; 176  |        unsigned int LT_EVENT0                  : HW_BATT_RESULT_LT_EVENT0_WIDTH;
                             7779 ; 177  |        unsigned int RSVD0                     : HW_BATT_RESULT_RSVD0_WIDTH;
                             7780 ; 178  |        unsigned int DATA_OUT                  : HW_BATT_RESULT_DATA_OUT_WIDTH;
                             7781 ; 179  |        unsigned int RSVD1                     : HW_BATT_RESULT_RSVD1_WIDTH;
                             7782 ; 180  |                 unsigned int IRQ_EVENT0                                : HW_BATT_RESULT_I
                                  RQ_EVENT0_WIDTH;
                             7783 ; 181  |                 unsigned int IRQ_EVENT1                                : HW_BATT_RESULT_I
                                  RQ_EVENT1_WIDTH;                        
                             7784 ; 182  |                 unsigned int RSVD2                                         : HW_BATT_RESU
                                  LT_RSVD2_WIDTH;
                             7785 ; 183  |    } B;
                             7786 ; 184  |    unsigned int I;
                             7787 ; 185  |} lradc_result_type;
                             7788 ; 186  |#define HW_BATT_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+2))    /
                                  * Battery LRADC Result Register */
                             7789 ; 187  |
                             7790 ; 188  |
                             7791 ; 189  |
                             7792 ; 190  |/////////////////////////////////////////////////////////////////////////////////
                             7793 ; 191  |//  LRADC1 Control Register (HW_LRADC1_CTRL) Bit Definitions
                             7794 ; 192  |#define HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH (7)
                             7795 ; 193  |#define HW_LRADC1_CTRL_RSVD0_WIDTH (1)
                             7796 ; 194  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH (1)
                             7797 ; 195  |#define HW_LRADC1_CTRL_INPUT_DIV2_WIDTH (1)
                             7798 ; 196  |#define HW_LRADC1_CTRL_CLEAR_WIDTH (1)
                             7799 ; 197  |#define HW_LRADC1_CTRL_PWD_WIDTH (1)
                             7800 ; 198  |#define HW_LRADC1_CTRL_CLK_DIV_WIDTH (2)
                             7801 ; 199  |#define HW_LRADC1_CTRL_RSVD1_WIDTH (2)
                             7802 ; 200  |#define HW_LRADC1_CTRL_REF_VAL_WIDTH (2)
                             7803 ; 201  |#define HW_LRADC1_CTRL_RSVD2_WIDTH (6)
                             7804 ; 202  |
                             7805 ; 203  |#define HW_LRADC1_CTRL_INPUT_OFFSET_BITPOS (0)
                             7806 ; 204  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_BITPOS (8)
                             7807 ; 205  |#define HW_LRADC1_CTRL_INPUT_DIV2_BITPOS (9)
                             7808 ; 206  |#define HW_LRADC1_CTRL_CLEAR_BITPOS (10)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 132

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7809 ; 207  |#define HW_LRADC1_CTRL_PWD_BITPOS (11)
                             7810 ; 208  |#define HW_LRADC1_CTRL_CLK_DIV_BITPOS (12)
                             7811 ; 209  |#define HW_LRADC1_CTRL_REF_VAL_BITPOS (16)
                             7812 ; 210  |
                             7813 ; 211  |#define HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_OFFSET_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_INPUT_OFFSET_BITPOS)        
                             7814 ; 212  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC1_CTRL_HALF_CMP_PWR_WIDTH)-1)<<H
                                  W_LRADC1_CTRL_HALF_CMP_PWR_BITPOS)        
                             7815 ; 213  |#define HW_LRADC1_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC1_CTRL_INPUT_DIV2_WIDTH)-1)<<HW_LR
                                  ADC1_CTRL_INPUT_DIV2_BITPOS) 
                             7816 ; 214  |#define HW_LRADC1_CTRL_CLEAR_SETMASK (((1<<HW_LRADC1_CTRL_CLEAR_WIDTH)-1)<<HW_LRADC1_CTRL_
                                  CLEAR_BITPOS) 
                             7817 ; 215  |#define HW_LRADC1_CTRL_PWD_SETMASK (((1<<HW_LRADC1_CTRL_PWD_WIDTH)-1)<<HW_LRADC1_CTRL_PWD_
                                  BITPOS) 
                             7818 ; 216  |#define HW_LRADC1_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC1_CTRL_CLK_DIV_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_CLK_DIV_BITPOS)        
                             7819 ; 217  |#define HW_LRADC1_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC1_CTRL_REF_VAL_WIDTH)-1)<<HW_LRADC1_C
                                  TRL_REF_VAL_BITPOS)        
                             7820 ; 218  |
                             7821 ; 219  |#define HW_LRADC1_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_OFFSET_SETMASK)  
                                     
                             7822 ; 220  |#define HW_LRADC1_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC1_CTRL_HALF_CMP_PWR_SETMASK)  
                                     
                             7823 ; 221  |#define HW_LRADC1_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC1_CTRL_INPUT_DIV2_SETMASK) 
                             7824 ; 222  |#define HW_LRADC1_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLEAR_SETMASK) 
                             7825 ; 223  |#define HW_LRADC1_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC1_CTRL_PWD_SETMASK) 
                             7826 ; 224  |#define HW_LRADC1_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC1_CTRL_CLK_DIV_SETMASK)     
                             7827 ; 225  |#define HW_LRADC1_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC1_CTRL_REF_VAL_SETMASK)     
                             7828 ; 226  |
                             7829 ; 227  |#define HW_LRADC1_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+3))    /* 
                                  LRADC1 Control Register */
                             7830 ; 228  |
                             7831 ; 229  |
                             7832 ; 230  |
                             7833 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                             7834 ; 232  |//  LRADC1 Threshold Register (HW_LRADC1_THRSH) Bit Definitions
                             7835 ; 233  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH (9)
                             7836 ; 234  |#define HW_LRADC1_THRSH_RSVD0_WIDTH (3)
                             7837 ; 235  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH (9)
                             7838 ; 236  |#define HW_LRADC1_THRSH_RSVD1_WIDTH (3)
                             7839 ; 237  |
                             7840 ; 238  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS (0)
                             7841 ; 239  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS (12)
                             7842 ; 240  |
                             7843 ; 241  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MIN_THRESHOLD_BITPOS)        
                             7844 ; 242  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC1_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC1_THRSH_MAX_THRESHOLD_BITPOS)        
                             7845 ; 243  |
                             7846 ; 244  |#define HW_LRADC1_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                             7847 ; 245  |#define HW_LRADC1_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC1_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                             7848 ; 246  |
                             7849 ; 247  |#define HW_LRADC1_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+4))    /
                                  * LRADC1 Threshold Register */
                             7850 ; 248  |
                             7851 ; 249  |/////////////////////////////////////////////////////////////////////////////////
                             7852 ; 250  |//  LRADC1 Result Register (HW_LRADC1_RESULT) Bit Definitions
                             7853 ; 251  |#define HW_LRADC1_RESULT_EQ_EVENT1_WIDTH (1)
                             7854 ; 252  |#define HW_LRADC1_RESULT_EQ_EVENT0_WIDTH (1)
                             7855 ; 253  |#define HW_LRADC1_RESULT_GT_EVENT1_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 133

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7856 ; 254  |#define HW_LRADC1_RESULT_GT_EVENT0_WIDTH (1)
                             7857 ; 255  |#define HW_LRADC1_RESULT_LT_EVENT1_WIDTH (1)
                             7858 ; 256  |#define HW_LRADC1_RESULT_LT_EVENT0_WIDTH (1)
                             7859 ; 257  |#define HW_LRADC1_RESULT_RSVD0_WIDTH (2)
                             7860 ; 258  |#define HW_LRADC1_RESULT_DATA_OUT_WIDTH (9)
                             7861 ; 259  |#define HW_LRADC1_RESULT_RSVD1_WIDTH (3)
                             7862 ; 260  |#define HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH (1)
                             7863 ; 261  |#define HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH (1)
                             7864 ; 262  |#define HW_LRADC1_RESULT_RSVD2_WIDTH (2)
                             7865 ; 263  |
                             7866 ; 264  |#define HW_LRADC1_RESULT_EQ_EVENT1_BITPOS (0)
                             7867 ; 265  |#define HW_LRADC1_RESULT_EQ_EVENT0_BITPOS (1)
                             7868 ; 266  |#define HW_LRADC1_RESULT_GT_EVENT1_BITPOS (2)
                             7869 ; 267  |#define HW_LRADC1_RESULT_GT_EVENT0_BITPOS (3)
                             7870 ; 268  |#define HW_LRADC1_RESULT_LT_EVENT1_BITPOS (4)
                             7871 ; 269  |#define HW_LRADC1_RESULT_LT_EVENT0_BITPOS (5)
                             7872 ; 270  |#define HW_LRADC1_RESULT_RSVD0_BITPOS (6)
                             7873 ; 271  |#define HW_LRADC1_RESULT_DATA_OUT_BITPOS (8)
                             7874 ; 272  |#define HW_LRADC1_RESULT_RSVD1_BITPOS (17)
                             7875 ; 273  |#define HW_LRADC1_RESULT_IRQ_EVENT0_BITPOS (20)
                             7876 ; 274  |#define HW_LRADC1_RESULT_IRQ_EVENT1_BITPOS (21)
                             7877 ; 275  |#define HW_LRADC1_RESULT_RSVD2_BITPOS (22)
                             7878 ; 276  |
                             7879 ; 277  |#define HW_LRADC1_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT1_BITPOS)
                             7880 ; 278  |#define HW_LRADC1_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_EQ_EVENT0_BITPOS)
                             7881 ; 279  |#define HW_LRADC1_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT1_BITPOS)
                             7882 ; 280  |#define HW_LRADC1_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_GT_EVENT0_BITPOS)
                             7883 ; 281  |#define HW_LRADC1_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT1_BITPOS)
                             7884 ; 282  |#define HW_LRADC1_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC1_RESULT_LT_EVENT0_BITPOS)
                             7885 ; 283  |#define HW_LRADC1_RESULT_RSVD0_SETMASK (((1<<HW_LRADC1_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD0_BITPOS)
                             7886 ; 284  |#define HW_LRADC1_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC1_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC1_RESULT_DATA_OUT_BITPOS)
                             7887 ; 285  |#define HW_LRADC1_RESULT_RSVD1_SETMASK (((1<<HW_LRADC1_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD1_BITPOS)
                             7888 ; 286  |#define HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT0_BITPOS)
                             7889 ; 287  |#define HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC1_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC1_RESULT_IRQ_EVENT1_BITPOS)
                             7890 ; 288  |#define HW_LRADC1_RESULT_RSVD2_SETMASK (((1<<HW_LRADC1_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC1_R
                                  ESULT_RSVD2_BITPOS)
                             7891 ; 289  |
                             7892 ; 290  |
                             7893 ; 291  |#define HW_LRADC1_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT1_SETMASK)
                             7894 ; 292  |#define HW_LRADC1_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_EQ_EVENT0_SETMASK)
                             7895 ; 293  |#define HW_LRADC1_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT1_SETMASK)
                             7896 ; 294  |#define HW_LRADC1_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_GT_EVENT0_SETMASK)
                             7897 ; 295  |#define HW_LRADC1_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT1_SETMASK)
                             7898 ; 296  |#define HW_LRADC1_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_LT_EVENT0_SETMASK)
                             7899 ; 297  |#define HW_LRADC1_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD0_SETMASK)
                             7900 ; 298  |#define HW_LRADC1_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC1_RESULT_DATA_OUT_SETMASK)
                             7901 ; 299  |#define HW_LRADC1_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD1_SETMASK)
                             7902 ; 300  |#define HW_LRADC1_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT0_SETMASK)
                             7903 ; 301  |#define HW_LRADC1_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC1_RESULT_IRQ_EVENT1_SETMASK)
                             7904 ; 302  |#define HW_LRADC1_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC1_RESULT_RSVD2_SETMASK)
                             7905 ; 303  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 134

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7906 ; 304  |#define HW_LRADC1_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+5))   
                                   /* LRADC1 Result Register */
                             7907 ; 305  |
                             7908 ; 306  |/////////////////////////////////////////////////////////////////////////////////
                             7909 ; 307  |//  LRADC2_CTRL Control Register (HW_LRADC2_CTRL_CTRL) Bit Definitions
                             7910 ; 308  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WIDTH (7)
                             7911 ; 309  |#define HW_LRADC2_CTRL_CTRL_RSVD0_WIDTH (1)
                             7912 ; 310  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WIDTH (1)
                             7913 ; 311  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH (1)
                             7914 ; 312  |#define HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH (1)
                             7915 ; 313  |#define HW_LRADC2_CTRL_CTRL_PWD_WIDTH (1)
                             7916 ; 314  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH (2)
                             7917 ; 315  |#define HW_LRADC2_CTRL_CTRL_RSVD1_WIDTH (2)
                             7918 ; 316  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH (2)
                             7919 ; 317  |#define HW_LRADC2_CTRL_CTRL_RSVD2_WIDTH (6)
                             7920 ; 318  |
                             7921 ; 319  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS (0)
                             7922 ; 320  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS (8)
                             7923 ; 321  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS (9)
                             7924 ; 322  |#define HW_LRADC2_CTRL_CTRL_CLEAR_BITPOS (10)
                             7925 ; 323  |#define HW_LRADC2_CTRL_CTRL_PWD_BITPOS (11)
                             7926 ; 324  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS (12)
                             7927 ; 325  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_BITPOS (16)
                             7928 ; 326  |
                             7929 ; 327  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_BITPOS)        
                             7930 ; 328  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_WI
                                  DTH)-1)<<HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_BITPOS)        
                             7931 ; 329  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_WIDTH)
                                  -1)<<HW_LRADC2_CTRL_CTRL_INPUT_DIV2_BITPOS) 
                             7932 ; 330  |#define HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLEAR_WIDTH)-1)<<HW_LR
                                  ADC2_CTRL_CTRL_CLEAR_BITPOS) 
                             7933 ; 331  |#define HW_LRADC2_CTRL_CTRL_PWD_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_PWD_WIDTH)-1)<<HW_LRADC2
                                  _CTRL_CTRL_PWD_BITPOS) 
                             7934 ; 332  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_CLK_DIV_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_CLK_DIV_BITPOS)        
                             7935 ; 333  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK (((1<<HW_LRADC2_CTRL_CTRL_REF_VAL_WIDTH)-1)<<H
                                  W_LRADC2_CTRL_CTRL_REF_VAL_BITPOS)        
                             7936 ; 334  |
                             7937 ; 335  |#define HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_OFFSET_
                                  SETMASK)     
                             7938 ; 336  |#define HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_HALF_CMP_PWR_
                                  SETMASK)     
                             7939 ; 337  |#define HW_LRADC2_CTRL_CTRL_INPUT_DIV2_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_INPUT_DIV2_SETM
                                  ASK) 
                             7940 ; 338  |#define HW_LRADC2_CTRL_CTRL_CLEAR_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLEAR_SETMASK) 
                             7941 ; 339  |#define HW_LRADC2_CTRL_CTRL_PWD_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_PWD_SETMASK) 
                             7942 ; 340  |#define HW_LRADC2_CTRL_CTRL_CLK_DIV_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_CLK_DIV_SETMASK)  
                                     
                             7943 ; 341  |#define HW_LRADC2_CTRL_CTRL_REF_VAL_CLRMASK (~(WORD)HW_LRADC2_CTRL_CTRL_REF_VAL_SETMASK)  
                                     
                             7944 ; 342  |
                             7945 ; 343  |
                             7946 ; 344  |#define HW_LRADC2_CTRL      (*(volatile lradc_ctrl_type _X*) (HW_LRADC_BASEADDR+6))    /* 
                                  LRADC2_CTRL Control Register */
                             7947 ; 345  |
                             7948 ; 346  |
                             7949 ; 347  |
                             7950 ; 348  |/////////////////////////////////////////////////////////////////////////////////
                             7951 ; 349  |//  LRADC2 Threshold Register (HW_LRADC2_THRSH) Bit Definitions
                             7952 ; 350  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH (9)
                             7953 ; 351  |#define HW_LRADC2_THRSH_RSVD0_WIDTH (3)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 135

M:ADDR CODE           CYCLES LINE SOURCELINE
                             7954 ; 352  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH (9)
                             7955 ; 353  |#define HW_LRADC2_THRSH_RSVD1_WIDTH (3)
                             7956 ; 354  |
                             7957 ; 355  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS (0)
                             7958 ; 356  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS (12)
                             7959 ; 357  |
                             7960 ; 358  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MIN_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MIN_THRESHOLD_BITPOS)        
                             7961 ; 359  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_SETMASK (((1<<HW_LRADC2_THRSH_MAX_THRESHOLD_WIDTH)-1
                                  )<<HW_LRADC2_THRSH_MAX_THRESHOLD_BITPOS)        
                             7962 ; 360  |
                             7963 ; 361  |#define HW_LRADC2_THRSH_MIN_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MIN_THRESHOLD_SETMAS
                                  K)     
                             7964 ; 362  |#define HW_LRADC2_THRSH_MAX_THRESHOLD_CLRMASK (~(WORD)HW_LRADC2_THRSH_MAX_THRESHOLD_SETMAS
                                  K)     
                             7965 ; 363  |
                             7966 ; 364  |#define HW_LRADC2_THRSH      (*(volatile lradc_thrsh_type _X*) (HW_LRADC_BASEADDR+7))    /
                                  * LRADC2 Threshold Register */
                             7967 ; 365  |
                             7968 ; 366  |
                             7969 ; 367  |
                             7970 ; 368  |/////////////////////////////////////////////////////////////////////////////////
                             7971 ; 369  |//  LRADC2 Result Register (HW_LRADC2_RESULT) Bit Definitions
                             7972 ; 370  |#define HW_LRADC2_RESULT_EQ_EVENT1_WIDTH (1)
                             7973 ; 371  |#define HW_LRADC2_RESULT_EQ_EVENT0_WIDTH (1)
                             7974 ; 372  |#define HW_LRADC2_RESULT_GT_EVENT1_WIDTH (1)
                             7975 ; 373  |#define HW_LRADC2_RESULT_GT_EVENT0_WIDTH (1)
                             7976 ; 374  |#define HW_LRADC2_RESULT_LT_EVENT1_WIDTH (1)
                             7977 ; 375  |#define HW_LRADC2_RESULT_LT_EVENT0_WIDTH (1)
                             7978 ; 376  |#define HW_LRADC2_RESULT_RSVD0_WIDTH (2)
                             7979 ; 377  |#define HW_LRADC2_RESULT_DATA_OUT_WIDTH (9)
                             7980 ; 378  |#define HW_LRADC2_RESULT_RSVD1_WIDTH (3)
                             7981 ; 379  |#define HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH (1)
                             7982 ; 380  |#define HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH (1)
                             7983 ; 381  |#define HW_LRADC2_RESULT_RSVD2_WIDTH (2)
                             7984 ; 382  |
                             7985 ; 383  |#define HW_LRADC2_RESULT_EQ_EVENT1_BITPOS (0)
                             7986 ; 384  |#define HW_LRADC2_RESULT_EQ_EVENT0_BITPOS (1)
                             7987 ; 385  |#define HW_LRADC2_RESULT_GT_EVENT1_BITPOS (2)
                             7988 ; 386  |#define HW_LRADC2_RESULT_GT_EVENT0_BITPOS (3)
                             7989 ; 387  |#define HW_LRADC2_RESULT_LT_EVENT1_BITPOS (4)
                             7990 ; 388  |#define HW_LRADC2_RESULT_LT_EVENT0_BITPOS (5)
                             7991 ; 389  |#define HW_LRADC2_RESULT_RSVD0_BITPOS (6)
                             7992 ; 390  |#define HW_LRADC2_RESULT_DATA_OUT_BITPOS (8)
                             7993 ; 391  |#define HW_LRADC2_RESULT_RSVD1_BITPOS (17)
                             7994 ; 392  |#define HW_LRADC2_RESULT_IRQ_EVENT0_BITPOS (20)
                             7995 ; 393  |#define HW_LRADC2_RESULT_IRQ_EVENT1_BITPOS (21)
                             7996 ; 394  |#define HW_LRADC2_RESULT_RSVD2_BITPOS (22)
                             7997 ; 395  |
                             7998 ; 396  |#define HW_LRADC2_RESULT_EQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT1_BITPOS)
                             7999 ; 397  |#define HW_LRADC2_RESULT_EQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_EQ_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_EQ_EVENT0_BITPOS)
                             8000 ; 398  |#define HW_LRADC2_RESULT_GT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT1_BITPOS)
                             8001 ; 399  |#define HW_LRADC2_RESULT_GT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_GT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_GT_EVENT0_BITPOS)
                             8002 ; 400  |#define HW_LRADC2_RESULT_LT_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT1_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT1_BITPOS)
                             8003 ; 401  |#define HW_LRADC2_RESULT_LT_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_LT_EVENT0_WIDTH)-1)<<HW_
                                  LRADC2_RESULT_LT_EVENT0_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 136

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8004 ; 402  |#define HW_LRADC2_RESULT_RSVD0_SETMASK (((1<<HW_LRADC2_RESULT_RSVD0_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD0_BITPOS)
                             8005 ; 403  |#define HW_LRADC2_RESULT_DATA_OUT_SETMASK (((1<<HW_LRADC2_RESULT_DATA_OUT_WIDTH)-1)<<HW_LR
                                  ADC2_RESULT_DATA_OUT_BITPOS)
                             8006 ; 404  |#define HW_LRADC2_RESULT_RSVD1_SETMASK (((1<<HW_LRADC2_RESULT_RSVD1_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD1_BITPOS)
                             8007 ; 405  |#define HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT0_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT0_BITPOS)
                             8008 ; 406  |#define HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK (((1<<HW_LRADC2_RESULT_IRQ_EVENT1_WIDTH)-1)<<H
                                  W_LRADC2_RESULT_IRQ_EVENT1_BITPOS)
                             8009 ; 407  |#define HW_LRADC2_RESULT_RSVD2_SETMASK (((1<<HW_LRADC2_RESULT_RSVD2_WIDTH)-1)<<HW_LRADC2_R
                                  ESULT_RSVD2_BITPOS)
                             8010 ; 408  |
                             8011 ; 409  |#define HW_LRADC2_RESULT_EQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT1_SETMASK)
                             8012 ; 410  |#define HW_LRADC2_RESULT_EQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_EQ_EVENT0_SETMASK)
                             8013 ; 411  |#define HW_LRADC2_RESULT_GT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT1_SETMASK)
                             8014 ; 412  |#define HW_LRADC2_RESULT_GT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_GT_EVENT0_SETMASK)
                             8015 ; 413  |#define HW_LRADC2_RESULT_LT_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT1_SETMASK)
                             8016 ; 414  |#define HW_LRADC2_RESULT_LT_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_LT_EVENT0_SETMASK)
                             8017 ; 415  |#define HW_LRADC2_RESULT_RSVD0_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD0_SETMASK)
                             8018 ; 416  |#define HW_LRADC2_RESULT_DATA_OUT_CLRMASK (~(WORD)HW_LRADC2_RESULT_DATA_OUT_SETMASK)
                             8019 ; 417  |#define HW_LRADC2_RESULT_RSVD1_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD1_SETMASK)
                             8020 ; 418  |#define HW_LRADC2_RESULT_IRQ_EVENT0_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT0_SETMASK)
                             8021 ; 419  |#define HW_LRADC2_RESULT_IRQ_EVENT1_CLRMASK (~(WORD)HW_LRADC2_RESULT_IRQ_EVENT1_SETMASK)
                             8022 ; 420  |#define HW_LRADC2_RESULT_RSVD2_CLRMASK (~(WORD)HW_LRADC2_RESULT_RSVD2_SETMASK)
                             8023 ; 421  |
                             8024 ; 422  |#define HW_LRADC2_RESULT      (*(volatile lradc_result_type _X*) (HW_LRADC_BASEADDR+8))   
                                   /* LRADC2 Result Register */
                             8025 ; 423  |#define HW_LRADC_REF_0_SETMASK                  0x0<<HW_BATT_CTRL_REF_VAL_BITPOS
                             8026 ; 424  |#define HW_LRADC_REF_1_SETMASK                  0x1<<HW_BATT_CTRL_REF_VAL_BITPOS
                             8027 ; 425  |#define HW_LRADC_REF_2_SETMASK                  0x2<<HW_BATT_CTRL_REF_VAL_BITPOS
                             8028 ; 426  |#define HW_LRADC_REF_3_SETMASK                  0x3<<HW_BATT_CTRL_REF_VAL_BITPOS
                             8029 ; 427  |#define HW_LRADC_REF_4_SETMASK                  HW_LRADC_REF_0_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             8030 ; 428  |#define HW_LRADC_REF_5_SETMASK                  HW_LRADC_REF_1_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             8031 ; 429  |#define HW_LRADC_REF_6_SETMASK                  HW_LRADC_REF_2_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             8032 ; 430  |#define HW_LRADC_REF_7_SETMASK                  HW_LRADC_REF_3_SETMASK|HW_BATT_CTRL_INPUT_
                                  DIV2_SETMASK
                             8033 ; 431  |#define HW_LRADC_RES_REF_0                              80
                             8034 ; 432  |#define HW_LRADC_RES_REF_1                              77
                             8035 ; 433  |#define HW_LRADC_RES_REF_2                              100
                             8036 ; 434  |#define HW_LRADC_RES_REF_3                              129
                             8037 ; 435  |#define HW_LRADC_RES_REF_4                              160
                             8038 ; 436  |#define HW_LRADC_RES_REF_5                              154
                             8039 ; 437  |#define HW_LRADC_RES_REF_6                              200
                             8040 ; 438  |#define HW_LRADC_RES_REF_7                              258
                             8041 ; 439  |#define LRADC_HALF_POWER_SETMASK                HW_BATT_CTRL_HALF_CMP_PWR_SETMASK         
                                   
                             8042 ; 440  |// Translate the generic API enumerations into more meaningful labels for the implementati
                                  on
                             8043 ; 441  |#define REF_2700MV                      HW_LRADC_REF_0_SETMASK
                             8044 ; 442  |#define REF_2600MV              HW_LRADC_REF_1_SETMASK
                             8045 ; 443  |#define REF_2560MV              HW_LRADC_REF_2_SETMASK
                             8046 ; 444  |#define REF_VDDIO               HW_LRADC_REF_3_SETMASK
                             8047 ; 445  |#define REF_5400MV              HW_LRADC_REF_4_SETMASK
                             8048 ; 446  |#define REF_5200MV              HW_LRADC_REF_5_SETMASK
                             8049 ; 447  |#define REF_5120MV              HW_LRADC_REF_6_SETMASK
                             8050 ; 448  |#define REF_VDDIOx2             HW_LRADC_REF_7_SETMASK
                             8051 ; 449  |#define RES_REF_2700MV  HW_LRADC_RES_REF_0
                             8052 ; 450  |#define RES_REF_2600MV  HW_LRADC_RES_REF_1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 137

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8053 ; 451  |#define RES_REF_2560MV  HW_LRADC_RES_REF_2
                             8054 ; 452  |#define RES_REF_VDDIO   HW_LRADC_RES_REF_3
                             8055 ; 453  |#define RES_REF_5400MV  HW_LRADC_RES_REF_4
                             8056 ; 454  |#define RES_REF_5200MV  HW_LRADC_RES_REF_5
                             8057 ; 455  |#define RES_REF_5120MV  HW_LRADC_RES_REF_6
                             8058 ; 456  |#define RES_REF_VDDIOx2         HW_LRADC_RES_REF_7
                             8059 ; 457  |
                             8060 ; 458  |//Needed by button.asm
                             8061 ; 459  |#define LOW_RES_ADC_BATT_READ_MASK 0x01FF00
                             8062 ; 460  |#define LOW_RES_ADC_AUX_READ_MASK 0x01FF00
                             8063 ; 461  |#define LOW_RES_ADC_AUX2_READ_MASK 0x01FF00
                             8064 ; 462  |
                             8065 ; 463  |#define HW_LRADC_CTRL_AUXADC_SETMASK 3<<HW_BATT_CTRL_REF_VAL_BITPOS
                             8066 ; 464  |
                             8067 ; 465  |#endif
                             8068 ; 466  |
                             8069 ; 467  |
                             8070 
                             8072 
                             8073 ; 27   |#include "regspwm.h"
                             8074 
                             8076 
                             8077 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             8078 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                             8079 ; 3    |// Filename: regspwm.inc
                             8080 ; 4    |// Description: Register definitions for PWM interface
                             8081 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             8082 ; 6    |// The following naming conventions are followed in this file.
                             8083 ; 7    |// All registers are named using the format...
                             8084 ; 8    |//     HW_<module>_<regname>
                             8085 ; 9    |// where <module> is the module name which can be any of the following...
                             8086 ; 10   |//     USB20
                             8087 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             8088 ; 12   |// module name includes a number starting from 0 for the first instance of
                             8089 ; 13   |// that module)
                             8090 ; 14   |// <regname> is the specific register within that module
                             8091 ; 15   |// We also define the following...
                             8092 ; 16   |//     HW_<module>_<regname>_BITPOS
                             8093 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             8094 ; 18   |//     HW_<module>_<regname>_SETMASK
                             8095 ; 19   |// which does something else, and
                             8096 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             8097 ; 21   |// which does something else.
                             8098 ; 22   |// Other rules
                             8099 ; 23   |//     All caps
                             8100 ; 24   |//     Numeric identifiers start at 0
                             8101 ; 25   |#if !(defined(regspwminc))
                             8102 ; 26   |#define regspwminc 1
                             8103 ; 27   |
                             8104 ; 28   |#include "types.h"
                             8105 
                             8107 
                             8108 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8109 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8110 ; 3    |//
                             8111 ; 4    |// Filename: types.h
                             8112 ; 5    |// Description: Standard data types
                             8113 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8114 ; 7    |
                             8115 ; 8    |#ifndef _TYPES_H
                             8116 ; 9    |#define _TYPES_H
                             8117 ; 10   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 138

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8118 ; 11   |// TODO:  move this outta here!
                             8119 ; 12   |#if !defined(NOERROR)
                             8120 ; 13   |#define NOERROR 0
                             8121 ; 14   |#define SUCCESS 0
                             8122 ; 15   |#endif 
                             8123 ; 16   |#if !defined(SUCCESS)
                             8124 ; 17   |#define SUCCESS  0
                             8125 ; 18   |#endif
                             8126 ; 19   |#if !defined(ERROR)
                             8127 ; 20   |#define ERROR   -1
                             8128 ; 21   |#endif
                             8129 ; 22   |#if !defined(FALSE)
                             8130 ; 23   |#define FALSE 0
                             8131 ; 24   |#endif
                             8132 ; 25   |#if !defined(TRUE)
                             8133 ; 26   |#define TRUE  1
                             8134 ; 27   |#endif
                             8135 ; 28   |
                             8136 ; 29   |#if !defined(NULL)
                             8137 ; 30   |#define NULL 0
                             8138 ; 31   |#endif
                             8139 ; 32   |
                             8140 ; 33   |#define MAX_INT     0x7FFFFF
                             8141 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8142 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8143 ; 36   |#define MAX_ULONG   (-1) 
                             8144 ; 37   |
                             8145 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8146 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8147 ; 40   |
                             8148 ; 41   |
                             8149 ; 42   |#define BYTE    unsigned char       // btVarName
                             8150 ; 43   |#define CHAR    signed char         // cVarName
                             8151 ; 44   |#define USHORT  unsigned short      // usVarName
                             8152 ; 45   |#define SHORT   unsigned short      // sVarName
                             8153 ; 46   |#define WORD    unsigned int        // wVarName
                             8154 ; 47   |#define INT     signed int          // iVarName
                             8155 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8156 ; 49   |#define LONG    signed long         // lVarName
                             8157 ; 50   |#define BOOL    unsigned int        // bVarName
                             8158 ; 51   |#define FRACT   _fract              // frVarName
                             8159 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8160 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8161 ; 54   |#define FLOAT   float               // fVarName
                             8162 ; 55   |#define DBL     double              // dVarName
                             8163 ; 56   |#define ENUM    enum                // eVarName
                             8164 ; 57   |#define CMX     _complex            // cmxVarName
                             8165 ; 58   |typedef WORD UCS3;                   // 
                             8166 ; 59   |
                             8167 ; 60   |#define UINT16  unsigned short
                             8168 ; 61   |#define UINT8   unsigned char   
                             8169 ; 62   |#define UINT32  unsigned long
                             8170 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8171 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8172 ; 65   |#define WCHAR   UINT16
                             8173 ; 66   |
                             8174 ; 67   |//UINT128 is 16 bytes or 6 words
                             8175 ; 68   |typedef struct UINT128_3500 {   
                             8176 ; 69   |    int val[6];     
                             8177 ; 70   |} UINT128_3500;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 139

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8178 ; 71   |
                             8179 ; 72   |#define UINT128   UINT128_3500
                             8180 ; 73   |
                             8181 ; 74   |// Little endian word packed byte strings:   
                             8182 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8183 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8184 ; 77   |// Little endian word packed byte strings:   
                             8185 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8186 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8187 ; 80   |
                             8188 ; 81   |// Declare Memory Spaces To Use When Coding
                             8189 ; 82   |// A. Sector Buffers
                             8190 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8191 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8192 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8193 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8194 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8195 ; 88   |// B. Media DDI Memory
                             8196 ; 89   |#define MEDIA_DDI_MEM _Y
                             8197 ; 90   |
                             8198 ; 91   |
                             8199 ; 92   |
                             8200 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8201 ; 94   |// Examples of circular pointers:
                             8202 ; 95   |//    INT CIRC cpiVarName
                             8203 ; 96   |//    DWORD CIRC cpdwVarName
                             8204 ; 97   |
                             8205 ; 98   |#define RETCODE INT                 // rcVarName
                             8206 ; 99   |
                             8207 ; 100  |// generic bitfield structure
                             8208 ; 101  |struct Bitfield {
                             8209 ; 102  |    unsigned int B0  :1;
                             8210 ; 103  |    unsigned int B1  :1;
                             8211 ; 104  |    unsigned int B2  :1;
                             8212 ; 105  |    unsigned int B3  :1;
                             8213 ; 106  |    unsigned int B4  :1;
                             8214 ; 107  |    unsigned int B5  :1;
                             8215 ; 108  |    unsigned int B6  :1;
                             8216 ; 109  |    unsigned int B7  :1;
                             8217 ; 110  |    unsigned int B8  :1;
                             8218 ; 111  |    unsigned int B9  :1;
                             8219 ; 112  |    unsigned int B10 :1;
                             8220 ; 113  |    unsigned int B11 :1;
                             8221 ; 114  |    unsigned int B12 :1;
                             8222 ; 115  |    unsigned int B13 :1;
                             8223 ; 116  |    unsigned int B14 :1;
                             8224 ; 117  |    unsigned int B15 :1;
                             8225 ; 118  |    unsigned int B16 :1;
                             8226 ; 119  |    unsigned int B17 :1;
                             8227 ; 120  |    unsigned int B18 :1;
                             8228 ; 121  |    unsigned int B19 :1;
                             8229 ; 122  |    unsigned int B20 :1;
                             8230 ; 123  |    unsigned int B21 :1;
                             8231 ; 124  |    unsigned int B22 :1;
                             8232 ; 125  |    unsigned int B23 :1;
                             8233 ; 126  |};
                             8234 ; 127  |
                             8235 ; 128  |union BitInt {
                             8236 ; 129  |        struct Bitfield B;
                             8237 ; 130  |        int        I;
                             8238 ; 131  |};
                             8239 ; 132  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 140

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8240 ; 133  |#define MAX_MSG_LENGTH 10
                             8241 ; 134  |struct CMessage
                             8242 ; 135  |{
                             8243 ; 136  |        unsigned int m_uLength;
                             8244 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8245 ; 138  |};
                             8246 ; 139  |
                             8247 ; 140  |typedef struct {
                             8248 ; 141  |    WORD m_wLength;
                             8249 ; 142  |    WORD m_wMessage;
                             8250 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8251 ; 144  |} Message;
                             8252 ; 145  |
                             8253 ; 146  |struct MessageQueueDescriptor
                             8254 ; 147  |{
                             8255 ; 148  |        int *m_pBase;
                             8256 ; 149  |        int m_iModulo;
                             8257 ; 150  |        int m_iSize;
                             8258 ; 151  |        int *m_pHead;
                             8259 ; 152  |        int *m_pTail;
                             8260 ; 153  |};
                             8261 ; 154  |
                             8262 ; 155  |struct ModuleEntry
                             8263 ; 156  |{
                             8264 ; 157  |    int m_iSignaledEventMask;
                             8265 ; 158  |    int m_iWaitEventMask;
                             8266 ; 159  |    int m_iResourceOfCode;
                             8267 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8268 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8269 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8270 ; 163  |    int m_uTimeOutHigh;
                             8271 ; 164  |    int m_uTimeOutLow;
                             8272 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8273 ; 166  |};
                             8274 ; 167  |
                             8275 ; 168  |union WaitMask{
                             8276 ; 169  |    struct B{
                             8277 ; 170  |        unsigned int m_bNone     :1;
                             8278 ; 171  |        unsigned int m_bMessage  :1;
                             8279 ; 172  |        unsigned int m_bTimer    :1;
                             8280 ; 173  |        unsigned int m_bButton   :1;
                             8281 ; 174  |    } B;
                             8282 ; 175  |    int I;
                             8283 ; 176  |} ;
                             8284 ; 177  |
                             8285 ; 178  |
                             8286 ; 179  |struct Button {
                             8287 ; 180  |        WORD wButtonEvent;
                             8288 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8289 ; 182  |};
                             8290 ; 183  |
                             8291 ; 184  |struct Message {
                             8292 ; 185  |        WORD wMsgLength;
                             8293 ; 186  |        WORD wMsgCommand;
                             8294 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8295 ; 188  |};
                             8296 ; 189  |
                             8297 ; 190  |union EventTypes {
                             8298 ; 191  |        struct CMessage msg;
                             8299 ; 192  |        struct Button Button ;
                             8300 ; 193  |        struct Message Message;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 141

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8301 ; 194  |};
                             8302 ; 195  |
                             8303 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8304 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8305 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8306 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8307 ; 200  |
                             8308 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8309 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8310 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8311 ; 204  |
                             8312 ; 205  |#if DEBUG
                             8313 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8314 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8315 ; 208  |#else 
                             8316 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8317 ; 210  |#define DebugBuildAssert(x)    
                             8318 ; 211  |#endif
                             8319 ; 212  |
                             8320 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8321 ; 214  |//  #pragma asm
                             8322 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8323 ; 216  |//  #pragma endasm
                             8324 ; 217  |
                             8325 ; 218  |
                             8326 ; 219  |#ifdef COLOR_262K
                             8327 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8328 ; 221  |#elif defined(COLOR_65K)
                             8329 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8330 ; 223  |#else
                             8331 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8332 ; 225  |#endif
                             8333 ; 226  |    
                             8334 ; 227  |#endif // #ifndef _TYPES_H
                             8335 
                             8337 
                             8338 ; 29   |
                             8339 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8340 ; 31   |//   Pulse Width Modulator STMP Registers 
                             8341 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8342 ; 33   |#define HW_PWM_BASEADDR (0xFA31)
                             8343 ; 34   |
                             8344 ; 35   |
                             8345 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                             8346 ; 37   |//  PWM CSR register (HW_PWM_CSR) Bit Definitions
                             8347 ; 38   |#define HW_PWM_CSR_PWM0_EN_BITPOS (0)
                             8348 ; 39   |#define HW_PWM_CSR_PWM1_EN_BITPOS (1) 
                             8349 ; 40   |#define HW_PWM_CSR_PWM2_EN_BITPOS (2)
                             8350 ; 41   |#define HW_PWM_CSR_PWM3_EN_BITPOS (3)
                             8351 ; 42   |#define HW_PWM_CSR_CDIV_BITPOS (8)
                             8352 ; 43   |#define HW_PWM_CSR_MSTR_EN_BITPOS (23)
                             8353 ; 44   |
                             8354 ; 45   |#define HW_PWM_CSR_PWM0_EN_WIDTH (1)
                             8355 ; 46   |#define HW_PWM_CSR_PWM1_EN_WIDTH (1) 
                             8356 ; 47   |#define HW_PWM_CSR_PWM2_EN_WIDTH (1)
                             8357 ; 48   |#define HW_PWM_CSR_PWM3_EN_WIDTH (1)
                             8358 ; 49   |#define HW_PWM_CSR_CDIV_WIDTH (2)
                             8359 ; 50   |#define HW_PWM_CSR_MSTR_EN_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 142

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8360 ; 51   |
                             8361 ; 52   |#define HW_PWM_CSR_PWM0_EN_SETMASK (((1<<HW_PWM_CSR_PWM0_EN_WIDTH)-1)<<HW_PWM_CSR_PWM0_EN_
                                  BITPOS)
                             8362 ; 53   |#define HW_PWM_CSR_PWM1_EN_SETMASK (((1<<HW_PWM_CSR_PWM1_EN_WIDTH)-1)<<HW_PWM_CSR_PWM1_EN_
                                  BITPOS)
                             8363 ; 54   |#define HW_PWM_CSR_PWM2_EN_SETMASK (((1<<HW_PWM_CSR_PWM2_EN_WIDTH)-1)<<HW_PWM_CSR_PWM2_EN_
                                  BITPOS)
                             8364 ; 55   |#define HW_PWM_CSR_PWM3_EN_SETMASK (((1<<HW_PWM_CSR_PWM3_EN_WIDTH)-1)<<HW_PWM_CSR_PWM3_EN_
                                  BITPOS)
                             8365 ; 56   |#define HW_PWM_CSR_CDIV_SETMASK (((1<<HW_PWM_CSR_CDIV_WIDTH)-1)<<HW_PWM_CSR_CDIV_BITPOS)
                             8366 ; 57   |#define HW_PWM_CSR_MSTR_EN_SETMASK (((1<<HW_PWM_CSR_MSTR_EN_WIDTH)-1)<<HW_PWM_CSR_MSTR_EN_
                                  BITPOS)
                             8367 ; 58   |
                             8368 ; 59   |#define HW_PWM_CSR_PWM0_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM0_EN_SETMASK)
                             8369 ; 60   |#define HW_PWM_CSR_PWM1_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM1_EN_SETMASK)
                             8370 ; 61   |#define HW_PWM_CSR_PWM2_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM2_EN_SETMASK)
                             8371 ; 62   |#define HW_PWM_CSR_PWM3_EN_CLRMASK (~(WORD)HW_PWM_CSR_PWM3_EN_SETMASK)
                             8372 ; 63   |#define HW_PWM_CSR_CDIV_CLRMASK (~(WORD)HW_PWM_CSR_CDIV_SETMASK)   
                             8373 ; 64   |#define HW_PWM_CSR_MSTR_EN_CLRMASK (~(WORD)HW_PWM_CSR_MSTR_EN_SETMASK)
                             8374 ; 65   |
                             8375 ; 66   |typedef union               
                             8376 ; 67   |{
                             8377 ; 68   |    struct {
                             8378 ; 69   |        int PWM0_EN                    :1;
                             8379 ; 70   |        int PWM1_EN                    :1;
                             8380 ; 71   |        int PWM2_EN                    :1;
                             8381 ; 72   |        int PWM3_EN                    :1;
                             8382 ; 73   |        int RSVD0                      :4;
                             8383 ; 74   |        int CDIV                       :2;
                             8384 ; 75   |        int RSVD1                      :13;
                             8385 ; 76   |        int MSTR_EN                    :1;
                             8386 ; 77   |    } B;
                             8387 ; 78   |    int I;
                             8388 ; 79   |} pwmcsr_type;
                             8389 ; 80   |#define HW_PWM_CSR        (*(volatile pwmcsr_type _X*) (HW_PWM_BASEADDR))  /* PWM Control 
                                  Status Register */
                             8390 ; 81   |
                             8391 ; 82   |/////////////////////////////////////////////////////////////////////////////////
                             8392 ; 83   |//  PWM CHANNEL 0 A  (HW_PWM_CH0AR) Bit Definitions
                             8393 ; 84   |#define HW_PWM_CH0AR_ACTIVE_BITPOS (0)
                             8394 ; 85   |#define HW_PWM_CH0AR_INACTIVE_BITPOS (12)
                             8395 ; 86   |
                             8396 ; 87   |#define HW_PWM_CH0AR_ACTIVE_WIDTH (12)
                             8397 ; 88   |#define HW_PWM_CH0AR_INACTIVE_WIDTH (12)
                             8398 ; 89   |
                             8399 ; 90   |#define HW_PWM_CH0AR_ACTIVE_SETMASK (((1<<HW_PWM_CH0AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_ACTI
                                  VE_BITPOS)
                             8400 ; 91   |#define HW_PWM_CH0AR_INACTIVE_SETMASK (((1<<HW_PWM_CH0AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0AR_
                                  INACTIVE_BITPOS)
                             8401 ; 92   |
                             8402 ; 93   |#define HW_PWM_CH0AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_ACTIVE_SETMASK)
                             8403 ; 94   |#define HW_PWM_CH0AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0AR_INACTIVE_SETMASK)
                             8404 ; 95   |
                             8405 ; 96   |/////////////////////////////////////////////////////////////////////////////////
                             8406 ; 97   |//  PWM CHANNEL 0 B  (HW_PWM_CH0BR) Bit Definitions
                             8407 ; 98   |#define HW_PWM_CH0BR_ACTIVE_BITPOS (0)
                             8408 ; 99   |#define HW_PWM_CH0BR_INACTIVE_BITPOS (12)
                             8409 ; 100  |
                             8410 ; 101  |#define HW_PWM_CH0BR_ACTIVE_WIDTH (12)
                             8411 ; 102  |#define HW_PWM_CH0BR_INACTIVE_WIDTH (12)
                             8412 ; 103  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 143

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8413 ; 104  |#define HW_PWM_CH0BR_ACTIVE_SETMASK (((1<<HW_PWM_CH0BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_ACTI
                                  VE_BITPOS)
                             8414 ; 105  |#define HW_PWM_CH0BR_INACTIVE_SETMASK (((1<<HW_PWM_CH0BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH0BR_
                                  INACTIVE_BITPOS)
                             8415 ; 106  |
                             8416 ; 107  |#define HW_PWM_CH0BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_ACTIVE_SETMASK)
                             8417 ; 108  |#define HW_PWM_CH0BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH0BR_INACTIVE_SETMASK)
                             8418 ; 109  |
                             8419 ; 110  |/////////////////////////////////////////////////////////////////////////////////
                             8420 ; 111  |//  PWM CHANNEL 1 A  (HW_PWM_CH1AR) Bit Definitions
                             8421 ; 112  |#define HW_PWM_CH1AR_ACTIVE_BITPOS (0)
                             8422 ; 113  |#define HW_PWM_CH1AR_INACTIVE_BITPOS (12)
                             8423 ; 114  |
                             8424 ; 115  |#define HW_PWM_CH1AR_ACTIVE_WIDTH (12)
                             8425 ; 116  |#define HW_PWM_CH1AR_INACTIVE_WIDTH (12)
                             8426 ; 117  |
                             8427 ; 118  |#define HW_PWM_CH1AR_ACTIVE_SETMASK (((1<<HW_PWM_CH1AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_ACTI
                                  VE_BITPOS)
                             8428 ; 119  |#define HW_PWM_CH1AR_INACTIVE_SETMASK (((1<<HW_PWM_CH1AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1AR_
                                  INACTIVE_BITPOS)
                             8429 ; 120  |
                             8430 ; 121  |#define HW_PWM_CH1AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_ACTIVE_SETMASK)
                             8431 ; 122  |#define HW_PWM_CH1AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1AR_INACTIVE_SETMASK)
                             8432 ; 123  |
                             8433 ; 124  |/////////////////////////////////////////////////////////////////////////////////
                             8434 ; 125  |//  PWM CHANNEL 1 B  (HW_PWM_CH1BR) Bit Definitions
                             8435 ; 126  |#define HW_PWM_CH1BR_ACTIVE_BITPOS (0)
                             8436 ; 127  |#define HW_PWM_CH1BR_INACTIVE_BITPOS (12)
                             8437 ; 128  |
                             8438 ; 129  |#define HW_PWM_CH1BR_ACTIVE_WIDTH (12)
                             8439 ; 130  |#define HW_PWM_CH1BR_INACTIVE_WIDTH (12)
                             8440 ; 131  |
                             8441 ; 132  |#define HW_PWM_CH1BR_ACTIVE_SETMASK (((1<<HW_PWM_CH1BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_ACTI
                                  VE_BITPOS)
                             8442 ; 133  |#define HW_PWM_CH1BR_INACTIVE_SETMASK (((1<<HW_PWM_CH1BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH1BR_
                                  INACTIVE_BITPOS)
                             8443 ; 134  |
                             8444 ; 135  |#define HW_PWM_CH1BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_ACTIVE_SETMASK)
                             8445 ; 136  |#define HW_PWM_CH1BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH1BR_INACTIVE_SETMASK)
                             8446 ; 137  |
                             8447 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                             8448 ; 139  |//  PWM CHANNEL 2 A  (HW_PWM_CH2AR) Bit Definitions
                             8449 ; 140  |#define HW_PWM_CH2AR_ACTIVE_BITPOS (0)
                             8450 ; 141  |#define HW_PWM_CH2AR_INACTIVE_BITPOS (12)
                             8451 ; 142  |
                             8452 ; 143  |#define HW_PWM_CH2AR_ACTIVE_WIDTH (12)
                             8453 ; 144  |#define HW_PWM_CH2AR_INACTIVE_WIDTH (12)
                             8454 ; 145  |
                             8455 ; 146  |#define HW_PWM_CH2AR_ACTIVE_SETMASK (((1<<HW_PWM_CH2AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_ACTI
                                  VE_BITPOS)
                             8456 ; 147  |#define HW_PWM_CH2AR_INACTIVE_SETMASK (((1<<HW_PWM_CH2AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2AR_
                                  INACTIVE_BITPOS)
                             8457 ; 148  |
                             8458 ; 149  |#define HW_PWM_CH2AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_ACTIVE_SETMASK)
                             8459 ; 150  |#define HW_PWM_CH2AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2AR_INACTIVE_SETMASK)
                             8460 ; 151  |
                             8461 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                             8462 ; 153  |//  PWM CHANNEL 2 B  (HW_PWM_CH2BR) Bit Definitions
                             8463 ; 154  |#define HW_PWM_CH2BR_ACTIVE_BITPOS (0)
                             8464 ; 155  |#define HW_PWM_CH2BR_INACTIVE_BITPOS (12)
                             8465 ; 156  |
                             8466 ; 157  |#define HW_PWM_CH2BR_ACTIVE_WIDTH (12)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 144

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8467 ; 158  |#define HW_PWM_CH2BR_INACTIVE_WIDTH (12)
                             8468 ; 159  |
                             8469 ; 160  |#define HW_PWM_CH2BR_ACTIVE_SETMASK (((1<<HW_PWM_CH2BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_ACTI
                                  VE_BITPOS)
                             8470 ; 161  |#define HW_PWM_CH2BR_INACTIVE_SETMASK (((1<<HW_PWM_CH2BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH2BR_
                                  INACTIVE_BITPOS)
                             8471 ; 162  |
                             8472 ; 163  |#define HW_PWM_CH2BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_ACTIVE_SETMASK)
                             8473 ; 164  |#define HW_PWM_CH2BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH2BR_INACTIVE_SETMASK)
                             8474 ; 165  |
                             8475 ; 166  |/////////////////////////////////////////////////////////////////////////////////
                             8476 ; 167  |//  PWM CHANNEL 3 A  (HW_PWM_CH3AR) Bit Definitions
                             8477 ; 168  |#define HW_PWM_CH3AR_ACTIVE_BITPOS (0)
                             8478 ; 169  |#define HW_PWM_CH3AR_INACTIVE_BITPOS (12)
                             8479 ; 170  |
                             8480 ; 171  |#define HW_PWM_CH3AR_ACTIVE_WIDTH (12)
                             8481 ; 172  |#define HW_PWM_CH3AR_INACTIVE_WIDTH (12)
                             8482 ; 173  |
                             8483 ; 174  |#define HW_PWM_CH3AR_ACTIVE_SETMASK (((1<<HW_PWM_CH3AR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_ACTI
                                  VE_BITPOS)
                             8484 ; 175  |#define HW_PWM_CH3AR_INACTIVE_SETMASK (((1<<HW_PWM_CH3AR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3AR_
                                  INACTIVE_BITPOS)
                             8485 ; 176  |
                             8486 ; 177  |#define HW_PWM_CH3AR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_ACTIVE_SETMASK)
                             8487 ; 178  |#define HW_PWM_CH3AR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3AR_INACTIVE_SETMASK)
                             8488 ; 179  |
                             8489 ; 180  |/////////////////////////////////////////////////////////////////////////////////
                             8490 ; 181  |//  PWM CHANNEL 3 B  (HW_PWM_CH3BR) Bit Definitions
                             8491 ; 182  |#define HW_PWM_CH3BR_ACTIVE_BITPOS (0)
                             8492 ; 183  |#define HW_PWM_CH3BR_INACTIVE_BITPOS (12)
                             8493 ; 184  |
                             8494 ; 185  |#define HW_PWM_CH3BR_ACTIVE_WIDTH (12)
                             8495 ; 186  |#define HW_PWM_CH3BR_INACTIVE_WIDTH (12)
                             8496 ; 187  |
                             8497 ; 188  |#define HW_PWM_CH3BR_ACTIVE_SETMASK (((1<<HW_PWM_CH3BR_ACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_ACTI
                                  VE_BITPOS)
                             8498 ; 189  |#define HW_PWM_CH3BR_INACTIVE_SETMASK (((1<<HW_PWM_CH3BR_INACTIVE_WIDTH)-1)<<HW_PWM_CH3BR_
                                  INACTIVE_BITPOS)
                             8499 ; 190  |
                             8500 ; 191  |#define HW_PWM_CH3BR_ACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_ACTIVE_SETMASK)
                             8501 ; 192  |#define HW_PWM_CH3BR_INACTIVE_CLRMASK (~(WORD)HW_PWM_CH3BR_INACTIVE_SETMASK)
                             8502 ; 193  |
                             8503 ; 194  |typedef union               
                             8504 ; 195  |{
                             8505 ; 196  |    struct {
                             8506 ; 197  |       int ACTIVE                    :12;
                             8507 ; 198  |       int INACTIVE                  :12;
                             8508 ; 199  |    } B;
                             8509 ; 200  |    int I;
                             8510 ; 201  |} pwmchan_type;
                             8511 ; 202  |#define HW_PWM_CH0AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+1))  /* PWM Cha
                                  nnel 0 A Register */
                             8512 ; 203  |#define HW_PWM_CH0BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+2))  /* PWM Cha
                                  nnel 0 B Register */
                             8513 ; 204  |#define HW_PWM_CH1AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+3))  /* PWM Cha
                                  nnel 1 A Register */
                             8514 ; 205  |#define HW_PWM_CH1BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+4))  /* PWM Cha
                                  nnel 1 B Register */
                             8515 ; 206  |#define HW_PWM_CH2AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+5))  /* PWM Cha
                                  nnel 2 A Register */
                             8516 ; 207  |#define HW_PWM_CH2BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+6))  /* PWM Cha
                                  nnel 2 B Register */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 145

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8517 ; 208  |#define HW_PWM_CH3AR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+7))  /* PWM Cha
                                  nnel 3 A Register */
                             8518 ; 209  |#define HW_PWM_CH3BR        (*(volatile pwmchan_type _X*) (HW_PWM_BASEADDR+8))  /* PWM Cha
                                  nnel 3 B Register */
                             8519 ; 210  |
                             8520 ; 211  |#endif
                             8521 ; 212  |
                             8522 ; 213  |
                             8523 ; 214  |
                             8524 ; 215  |
                             8525 
                             8527 
                             8528 ; 28   |#include "regsrevision.h"
                             8529 
                             8531 
                             8532 ; 1    |#if !(defined(__HW_REVR))
                             8533 ; 2    |#define __HW_REVR 1
                             8534 ; 3    |
                             8535 ; 4    |
                             8536 ; 5    |#define HW_GLUE_BASEADDR 0xFA00
                             8537 ; 6    |
                             8538 ; 7    |#define HW_REVR_RMN_BITPOS (0)
                             8539 ; 8    |#define HW_REVR_DCDCMODE_BITPOS (5)
                             8540 ; 9    |#define HW_REVR_RMJ_BITPOS (8)
                             8541 ; 10   |
                             8542 ; 11   |#define HW_REVR_RMN_WIDTH (5)
                             8543 ; 12   |#define HW_REVR_DCDCMODE_WIDTH (3)
                             8544 ; 13   |
                             8545 ; 14   |#define HW_REVR_DCDCMODE_SETMASK (((1<<HW_REVR_DCDCMODE_WIDTH)-1)<<HW_REVR_DCDCMODE_BITPOS
                                  )
                             8546 ; 15   |
                             8547 ; 16   |#define HW_REVR_DCDCMODE_CLRMASK (~(WORD)HW_REVR_DCDCMODE_SETMASK)
                             8548 ; 17   |
                             8549 ; 18   |
                             8550 ; 19   |/////////////////////////////////////////////////////////////////////////////////
                             8551 ; 20   |//  Revision Register (HW_REVR) bitfields and values. (read only)
                             8552 ; 21   |//  June15 2004: C struct updated to be correct: 
                             8553 ; 22   |//   Added DCDCMODE bitfield. Removed RMP bitfield. Reduced size of RMN bitfield to 5 bits
                                  .
                             8554 ; 23   |typedef union               
                             8555 ; 24   |{
                             8556 ; 25   |    struct {
                             8557 ; 26   |        unsigned RMN    :5;     //Minor Revision
                             8558 ; 27   |        unsigned DCDCMODE : 3;  //DCDC mode field function depends on DCDC mode pin strapp
                                  ing
                             8559 ; 28   |           #define DCDCMODE_7_CONVERTER1_2CH_BOOST_CONVERTER2_OFF      7
                             8560 ; 29   |           #define DCDCMODE_6_RESERVED                                 6
                             8561 ; 30   |           #define DCDCMODE_5_CONVERTER1_3CH_BOOST_CONVERTER2_OFF      5
                             8562 ; 31   |           #define DCDCMODE_4_RESERVED                                 4
                             8563 ; 32   |           #define DCDCMODE_3_CONVERTER1_1CH_BUCK_CONVERTER2_OFF       3
                             8564 ; 33   |           #define DCDCMODE_2_CONVERTER1_OFF_CONVERTER2_OFF            2
                             8565 ; 34   |           #define DCDCMODE_1_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BOOST 1
                             8566 ; 35   |           #define DCDCMODE_0_CONVERTER1_1CH_BUCK_CONVERTER2_1CH_BUCK  0
                             8567 ; 36   |           #define DCDCMODE_X_BUCK_MASKED_SETMASK 0x4
                             8568 ; 37   |        unsigned RMJ    :16;    //Major Revision
                             8569 ; 38   |    } B;
                             8570 ; 39   |
                             8571 ; 40   |    int I;
                             8572 ; 41   |
                             8573 ; 42   |} revr_type;
                             8574 ; 43   |#define HW_REVR (*(volatile revr_type _X*) (HW_GLUE_BASEADDR+2))
                             8575 ; 44   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 146

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8576 ; 45   |#define HW_REVR_DCDCMODE_B0_BITPOS 5
                             8577 ; 46   |#define HW_REVR_DCDCMODE_B1_BITPOS 6
                             8578 ; 47   |#define HW_REVR_DCDCMODE_B2_BITPOS 7
                             8579 ; 48   |
                             8580 ; 49   |#define HW_REVR_DCDCMODE_BUCK_MASK_POS HW_REVR_DCDCMODE_B2_BITPOS
                             8581 ; 50   |// 3 bit bitfield: (HW_REVR_DCDCMODE_B2_BITPOS|HW_REVR_DCDCMODE_B1_BITPOS|HW_REVR_DCDCMODE
                                  _B0_BITPOS)
                             8582 ; 51   |#define HW_REVR_DCDC_MODE_SETMASK 0x0000E0
                             8583 ; 52   |#define HW_REVR_RMN_SETMASK 0xFF<<HW_REVR_RMN_BITPOS
                             8584 ; 53   |#define HW_REVR_RMJ_SETMASK 0xFFFF<<HW_REVR_RMJ_BITPOS
                             8585 ; 54   |
                             8586 ; 55   |#define HW_REVR_RMN_CLRMASK ~(WORD)HW_REVR_RMN_SETMASK
                             8587 ; 56   |#define HW_REVR_RMJ_CLRMASK ~(WORD)HW_REVR_RMJ_SETMASK
                             8588 ; 57   |
                             8589 ; 58   |#endif //!@def(__HW_REVR)
                             8590 ; 59   |
                             8591 
                             8593 
                             8594 ; 29   |#include "regsrtc.h"
                             8595 
                             8597 
                             8598 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                             8599 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8600 ; 3    |// Filename: regsrtc.inc
                             8601 ; 4    |// Description: Register definitions for RTC interface
                             8602 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                             8603 ; 6    |// The following naming conventions are followed in this file.
                             8604 ; 7    |// All registers are named using the format...
                             8605 ; 8    |//     HW_<module>_<regname>
                             8606 ; 9    |// where <module> is the module name which can be any of the following...
                             8607 ; 10   |//     USB20
                             8608 ; 11   |// (Note that when there is more than one copy of a particular module, the
                             8609 ; 12   |// module name includes a number starting from 0 for the first instance of
                             8610 ; 13   |// that module)
                             8611 ; 14   |// <regname> is the specific register within that module
                             8612 ; 15   |// We also define the following...
                             8613 ; 16   |//     HW_<module>_<regname>_BITPOS
                             8614 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             8615 ; 18   |//     HW_<module>_<regname>_SETMASK
                             8616 ; 19   |// which does something else, and
                             8617 ; 20   |//     HW_<module>_<regname>_CLRMASK
                             8618 ; 21   |// which does something else.
                             8619 ; 22   |// Other rules
                             8620 ; 23   |//     All caps
                             8621 ; 24   |//     Numeric identifiers start at 0
                             8622 ; 25   |#if !(defined(regsrtcinc))
                             8623 ; 26   |#define regsrtcinc 1
                             8624 ; 27   |
                             8625 ; 28   |#include "types.h"
                             8626 
                             8628 
                             8629 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             8630 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             8631 ; 3    |//
                             8632 ; 4    |// Filename: types.h
                             8633 ; 5    |// Description: Standard data types
                             8634 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             8635 ; 7    |
                             8636 ; 8    |#ifndef _TYPES_H
                             8637 ; 9    |#define _TYPES_H
                             8638 ; 10   |
                             8639 ; 11   |// TODO:  move this outta here!
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 147

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8640 ; 12   |#if !defined(NOERROR)
                             8641 ; 13   |#define NOERROR 0
                             8642 ; 14   |#define SUCCESS 0
                             8643 ; 15   |#endif 
                             8644 ; 16   |#if !defined(SUCCESS)
                             8645 ; 17   |#define SUCCESS  0
                             8646 ; 18   |#endif
                             8647 ; 19   |#if !defined(ERROR)
                             8648 ; 20   |#define ERROR   -1
                             8649 ; 21   |#endif
                             8650 ; 22   |#if !defined(FALSE)
                             8651 ; 23   |#define FALSE 0
                             8652 ; 24   |#endif
                             8653 ; 25   |#if !defined(TRUE)
                             8654 ; 26   |#define TRUE  1
                             8655 ; 27   |#endif
                             8656 ; 28   |
                             8657 ; 29   |#if !defined(NULL)
                             8658 ; 30   |#define NULL 0
                             8659 ; 31   |#endif
                             8660 ; 32   |
                             8661 ; 33   |#define MAX_INT     0x7FFFFF
                             8662 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             8663 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             8664 ; 36   |#define MAX_ULONG   (-1) 
                             8665 ; 37   |
                             8666 ; 38   |#define WORD_SIZE   24              // word size in bits
                             8667 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             8668 ; 40   |
                             8669 ; 41   |
                             8670 ; 42   |#define BYTE    unsigned char       // btVarName
                             8671 ; 43   |#define CHAR    signed char         // cVarName
                             8672 ; 44   |#define USHORT  unsigned short      // usVarName
                             8673 ; 45   |#define SHORT   unsigned short      // sVarName
                             8674 ; 46   |#define WORD    unsigned int        // wVarName
                             8675 ; 47   |#define INT     signed int          // iVarName
                             8676 ; 48   |#define DWORD   unsigned long       // dwVarName
                             8677 ; 49   |#define LONG    signed long         // lVarName
                             8678 ; 50   |#define BOOL    unsigned int        // bVarName
                             8679 ; 51   |#define FRACT   _fract              // frVarName
                             8680 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             8681 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             8682 ; 54   |#define FLOAT   float               // fVarName
                             8683 ; 55   |#define DBL     double              // dVarName
                             8684 ; 56   |#define ENUM    enum                // eVarName
                             8685 ; 57   |#define CMX     _complex            // cmxVarName
                             8686 ; 58   |typedef WORD UCS3;                   // 
                             8687 ; 59   |
                             8688 ; 60   |#define UINT16  unsigned short
                             8689 ; 61   |#define UINT8   unsigned char   
                             8690 ; 62   |#define UINT32  unsigned long
                             8691 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8692 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             8693 ; 65   |#define WCHAR   UINT16
                             8694 ; 66   |
                             8695 ; 67   |//UINT128 is 16 bytes or 6 words
                             8696 ; 68   |typedef struct UINT128_3500 {   
                             8697 ; 69   |    int val[6];     
                             8698 ; 70   |} UINT128_3500;
                             8699 ; 71   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 148

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8700 ; 72   |#define UINT128   UINT128_3500
                             8701 ; 73   |
                             8702 ; 74   |// Little endian word packed byte strings:   
                             8703 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8704 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8705 ; 77   |// Little endian word packed byte strings:   
                             8706 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             8707 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             8708 ; 80   |
                             8709 ; 81   |// Declare Memory Spaces To Use When Coding
                             8710 ; 82   |// A. Sector Buffers
                             8711 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             8712 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             8713 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             8714 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             8715 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             8716 ; 88   |// B. Media DDI Memory
                             8717 ; 89   |#define MEDIA_DDI_MEM _Y
                             8718 ; 90   |
                             8719 ; 91   |
                             8720 ; 92   |
                             8721 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             8722 ; 94   |// Examples of circular pointers:
                             8723 ; 95   |//    INT CIRC cpiVarName
                             8724 ; 96   |//    DWORD CIRC cpdwVarName
                             8725 ; 97   |
                             8726 ; 98   |#define RETCODE INT                 // rcVarName
                             8727 ; 99   |
                             8728 ; 100  |// generic bitfield structure
                             8729 ; 101  |struct Bitfield {
                             8730 ; 102  |    unsigned int B0  :1;
                             8731 ; 103  |    unsigned int B1  :1;
                             8732 ; 104  |    unsigned int B2  :1;
                             8733 ; 105  |    unsigned int B3  :1;
                             8734 ; 106  |    unsigned int B4  :1;
                             8735 ; 107  |    unsigned int B5  :1;
                             8736 ; 108  |    unsigned int B6  :1;
                             8737 ; 109  |    unsigned int B7  :1;
                             8738 ; 110  |    unsigned int B8  :1;
                             8739 ; 111  |    unsigned int B9  :1;
                             8740 ; 112  |    unsigned int B10 :1;
                             8741 ; 113  |    unsigned int B11 :1;
                             8742 ; 114  |    unsigned int B12 :1;
                             8743 ; 115  |    unsigned int B13 :1;
                             8744 ; 116  |    unsigned int B14 :1;
                             8745 ; 117  |    unsigned int B15 :1;
                             8746 ; 118  |    unsigned int B16 :1;
                             8747 ; 119  |    unsigned int B17 :1;
                             8748 ; 120  |    unsigned int B18 :1;
                             8749 ; 121  |    unsigned int B19 :1;
                             8750 ; 122  |    unsigned int B20 :1;
                             8751 ; 123  |    unsigned int B21 :1;
                             8752 ; 124  |    unsigned int B22 :1;
                             8753 ; 125  |    unsigned int B23 :1;
                             8754 ; 126  |};
                             8755 ; 127  |
                             8756 ; 128  |union BitInt {
                             8757 ; 129  |        struct Bitfield B;
                             8758 ; 130  |        int        I;
                             8759 ; 131  |};
                             8760 ; 132  |
                             8761 ; 133  |#define MAX_MSG_LENGTH 10
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 149

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8762 ; 134  |struct CMessage
                             8763 ; 135  |{
                             8764 ; 136  |        unsigned int m_uLength;
                             8765 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             8766 ; 138  |};
                             8767 ; 139  |
                             8768 ; 140  |typedef struct {
                             8769 ; 141  |    WORD m_wLength;
                             8770 ; 142  |    WORD m_wMessage;
                             8771 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             8772 ; 144  |} Message;
                             8773 ; 145  |
                             8774 ; 146  |struct MessageQueueDescriptor
                             8775 ; 147  |{
                             8776 ; 148  |        int *m_pBase;
                             8777 ; 149  |        int m_iModulo;
                             8778 ; 150  |        int m_iSize;
                             8779 ; 151  |        int *m_pHead;
                             8780 ; 152  |        int *m_pTail;
                             8781 ; 153  |};
                             8782 ; 154  |
                             8783 ; 155  |struct ModuleEntry
                             8784 ; 156  |{
                             8785 ; 157  |    int m_iSignaledEventMask;
                             8786 ; 158  |    int m_iWaitEventMask;
                             8787 ; 159  |    int m_iResourceOfCode;
                             8788 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             8789 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             8790 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             8791 ; 163  |    int m_uTimeOutHigh;
                             8792 ; 164  |    int m_uTimeOutLow;
                             8793 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             8794 ; 166  |};
                             8795 ; 167  |
                             8796 ; 168  |union WaitMask{
                             8797 ; 169  |    struct B{
                             8798 ; 170  |        unsigned int m_bNone     :1;
                             8799 ; 171  |        unsigned int m_bMessage  :1;
                             8800 ; 172  |        unsigned int m_bTimer    :1;
                             8801 ; 173  |        unsigned int m_bButton   :1;
                             8802 ; 174  |    } B;
                             8803 ; 175  |    int I;
                             8804 ; 176  |} ;
                             8805 ; 177  |
                             8806 ; 178  |
                             8807 ; 179  |struct Button {
                             8808 ; 180  |        WORD wButtonEvent;
                             8809 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             8810 ; 182  |};
                             8811 ; 183  |
                             8812 ; 184  |struct Message {
                             8813 ; 185  |        WORD wMsgLength;
                             8814 ; 186  |        WORD wMsgCommand;
                             8815 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             8816 ; 188  |};
                             8817 ; 189  |
                             8818 ; 190  |union EventTypes {
                             8819 ; 191  |        struct CMessage msg;
                             8820 ; 192  |        struct Button Button ;
                             8821 ; 193  |        struct Message Message;
                             8822 ; 194  |};
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 150

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8823 ; 195  |
                             8824 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             8825 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             8826 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             8827 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             8828 ; 200  |
                             8829 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             8830 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             8831 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             8832 ; 204  |
                             8833 ; 205  |#if DEBUG
                             8834 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             8835 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             8836 ; 208  |#else 
                             8837 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             8838 ; 210  |#define DebugBuildAssert(x)    
                             8839 ; 211  |#endif
                             8840 ; 212  |
                             8841 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             8842 ; 214  |//  #pragma asm
                             8843 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             8844 ; 216  |//  #pragma endasm
                             8845 ; 217  |
                             8846 ; 218  |
                             8847 ; 219  |#ifdef COLOR_262K
                             8848 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             8849 ; 221  |#elif defined(COLOR_65K)
                             8850 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             8851 ; 223  |#else
                             8852 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             8853 ; 225  |#endif
                             8854 ; 226  |    
                             8855 ; 227  |#endif // #ifndef _TYPES_H
                             8856 
                             8858 
                             8859 ; 29   |
                             8860 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8861 ; 31   |
                             8862 ; 32   |//   RTC STMP Registers 
                             8863 ; 33   |//   Edited 2/26/2002 J. Ferrara
                             8864 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             8865 ; 35   |
                             8866 ; 36   |#define HW_RTC_BASEADDR (0xF500)
                             8867 ; 37   |
                             8868 ; 38   |
                             8869 ; 39   |
                             8870 ; 40   |
                             8871 ; 41   |
                             8872 ; 42   |/////////////////////////////////////////////////////////////////////////////////
                             8873 ; 43   |
                             8874 ; 44   |////  RTC Control Status Register (HW_RTC_CSR) Bit Definitions
                             8875 ; 45   |
                             8876 ; 46   |#define HW_RTC_CSR_ALARMINTEN_BITPOS (0)
                             8877 ; 47   |#define HW_RTC_CSR_ALARMINT_BITPOS (1)
                             8878 ; 48   |#define HW_RTC_CSR_WATCHDOGEN_BITPOS (2)
                             8879 ; 49   |#define HW_RTC_CSR_RSVD0_BITPOS (3)
                             8880 ; 50   |#define HW_RTC_CSR_STALEREGS_BITPOS (4)
                             8881 ; 51   |#define HW_RTC_CSR_RSVD1_BITPOS (9)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 151

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8882 ; 52   |#define HW_RTC_CSR_NEWREGS_BITPOS (12)
                             8883 ; 53   |#define HW_RTC_CSR_NEWREGS_XTALDIV_BITPOS (12)
                             8884 ; 54   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_BITPOS (13)
                             8885 ; 55   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS (14)
                             8886 ; 56   |#define HW_RTC_CSR_NEWREGS_PERSIST0_BITPOS (15)
                             8887 ; 57   |#define HW_RTC_CSR_NEWREGS_PERSIST1_BITPOS (16)
                             8888 ; 58   |#define HW_RTC_CSR_RSVD2_BITPOS (17)
                             8889 ; 59   |#define HW_RTC_CSR_FORCE_BITPOS (20)
                             8890 ; 60   |#define HW_RTC_CSR_RSVD3_BITPOS (21)
                             8891 ; 61   |#define HW_RTC_CSR_SFTRST_BITPOS (23)                                                     
                                                          
                             8892 ; 62   |#define HW_RTC_CSR_ALARMINTEN_WIDTH (1)
                             8893 ; 63   |#define HW_RTC_CSR_ALARMINT_WIDTH (1)
                             8894 ; 64   |#define HW_RTC_CSR_WATCHDOGEN_WIDTH (1)
                             8895 ; 65   |#define HW_RTC_CSR_RSVD0_WIDTH (1)
                             8896 ; 66   |#define HW_RTC_CSR_STALEREGS_WIDTH (5)
                             8897 ; 67   |#define HW_RTC_CSR_RSVD1_WIDTH (3)
                             8898 ; 68   |#define HW_RTC_CSR_NEWREGS_WIDTH (5)
                             8899 ; 69   |#define HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH (1)
                             8900 ; 70   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH (1)
                             8901 ; 71   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH (1)
                             8902 ; 72   |#define HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH (1)
                             8903 ; 73   |#define HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH (1)
                             8904 ; 74   |#define HW_RTC_CSR_RSVD2_WIDTH (3)
                             8905 ; 75   |#define HW_RTC_CSR_FORCE_WIDTH (1)
                             8906 ; 76   |#define HW_RTC_CSR_RSVD3_WIDTH (2)
                             8907 ; 77   |#define HW_RTC_CSR_SFTRST_WIDTH (1)
                             8908 ; 78   |
                             8909 ; 79   |#define HW_RTC_CSR_ALARMINT_SETMASK (((1<<HW_RTC_CSR_ALARMINT_WIDTH)-1)<<HW_RTC_CSR_ALARMI
                                  NT_BITPOS) 
                             8910 ; 80   |#define HW_RTC_CSR_ALARMINTEN_SETMASK (((1<<HW_RTC_CSR_ALARMINTEN_WIDTH)-1)<<HW_RTC_CSR_AL
                                  ARMINTEN_BITPOS) 
                             8911 ; 81   |#define HW_RTC_CSR_WATCHDOGEN_SETMASK (((1<<HW_RTC_CSR_WATCHDOGEN_WIDTH)-1)<<HW_RTC_CSR_WA
                                  TCHDOGEN_BITPOS) 
                             8912 ; 82   |#define HW_RTC_CSR_RSVD0_SETMASK (((1<<HW_RTC_CSR_RSVD0_WIDTH)-1)<<HW_RTC_CSR_RSVD0_BITPOS
                                  ) 
                             8913 ; 83   |#define HW_RTC_CSR_STALEREGS_SETMASK (((1<<HW_RTC_CSR_STALEREGS_WIDTH)-1)<<HW_RTC_CSR_STAL
                                  EREGS_BITPOS) 
                             8914 ; 84   |#define HW_RTC_CSR_RSVD1_SETMASK (((1<<HW_RTC_CSR_RSVD1_WIDTH)-1)<<HW_RTC_CSR_RSVD1_BITPOS
                                  ) 
                             8915 ; 85   |#define HW_RTC_CSR_NEWREGS_SETMASK (((1<<HW_RTC_CSR_NEWREGS_WIDTH)-1)<<HW_RTC_CSR_NEWREGS_
                                  BITPOS) 
                             8916 ; 86   |#define HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK (((1<<HW_RTC_CSR_NEWREGS_XTALDIV_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_XTALDIV_BITPOS)   
                             8917 ; 87   |#define HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_MSCOUNT_WIDTH)-1)<<HW_
                                  RTC_CSR_NEWREGS_MSCOUNT_BITPOS)
                             8918 ; 88   |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK (((1<<HW_RTC_CSR_NEWREGS_ALRMCOUNT_WIDTH)-1)<
                                  <HW_RTC_CSR_NEWREGS_ALRMCOUNT_BITPOS)
                             8919 ; 89   |#define HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST0_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST0_BITPOS)
                             8920 ; 90   |#define HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK (((1<<HW_RTC_CSR_NEWREGS_PERSIST1_WIDTH)-1)<<H
                                  W_RTC_CSR_NEWREGS_PERSIST1_BITPOS)
                             8921 ; 91   |#define HW_RTC_CSR_RSVD2_SETMASK (((1<<HW_RTC_CSR_RSVD2_WIDTH)-1)<<HW_RTC_CSR_RSVD2_BITPOS
                                  ) 
                             8922 ; 92   |#define HW_RTC_CSR_FORCE_SETMASK (((1<<HW_RTC_CSR_FORCE_WIDTH)-1)<<HW_RTC_CSR_FORCE_BITPOS
                                  ) 
                             8923 ; 93   |#define HW_RTC_CSR_RSVD3_SETMASK (((1<<HW_RTC_CSR_RSVD3_WIDTH)-1)<<HW_RTC_CSR_RSVD3_BITPOS
                                  ) 
                             8924 ; 94   |#define HW_RTC_CSR_SFTRST_SETMASK (((1<<HW_RTC_CSR_SFTRST_WIDTH)-1)<<HW_RTC_CSR_SFTRST_BIT
                                  POS) 
                             8925 ; 95   |
                             8926 ; 96   |#define HW_RTC_CSR_ALARMINTEN_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINTEN_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 152

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8927 ; 97   |#define HW_RTC_CSR_ALARMINT_CLRMASK (~(WORD)HW_RTC_CSR_ALARMINT_SETMASK)
                             8928 ; 98   |#define HW_RTC_CSR_WATCHDOGEN_CLRMASK (~(WORD)HW_RTC_CSR_WATCHDOGEN_SETMASK)
                             8929 ; 99   |#define HW_RTC_CSR_RSVD0_CLRMASK (~(WORD)HW_RTC_CSR_RSVD0_SETMASK)
                             8930 ; 100  |#define HW_RTC_CSR_STALEREGS_CLRMASK (~(WORD)HW_RTC_CSR_STALEREGS_SETMASK)
                             8931 ; 101  |#define HW_RTC_CSR_RSVD1_CLRMASK (~(WORD)HW_RTC_CSR_RSVD1_SETMASK)
                             8932 ; 102  |#define HW_RTC_CSR_NEWREGS_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_SETMASK)
                             8933 ; 103  |#define HW_RTC_CSR_NEWREGS_XTALDIV_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_XTALDIV_SETMASK)   
                             8934 ; 104  |#define HW_RTC_CSR_NEWREGS_MSCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_MSCOUNT_SETMASK)
                             8935 ; 105  |#define HW_RTC_CSR_NEWREGS_ALRMCOUNT_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_ALRMCOUNT_SETMASK)
                                  
                             8936 ; 106  |#define HW_RTC_CSR_NEWREGS_PERSIST0_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST0_SETMASK)
                             8937 ; 107  |#define HW_RTC_CSR_NEWREGS_PERSIST1_CLRMASK (~(WORD)HW_RTC_CSR_NEWREGS_PERSIST1_SETMASK)
                             8938 ; 108  |
                             8939 ; 109  |#define HW_RTC_CSR_RSVD2_CLRMASK (~(WORD)HW_RTC_CSR_RSVD2_SETMASK)
                             8940 ; 110  |#define HW_RTC_CSR_FORCE_CLRMASK (~(WORD)HW_RTC_CSR_FORCE_SETMASK)
                             8941 ; 111  |#define HW_RTC_CSR_RSVD3_CLRMASK (~(WORD)HW_RTC_CSR_RSVD3_SETMASK)
                             8942 ; 112  |#define HW_RTC_CSR_SFTRST_CLRMASK (~(WORD)HW_RTC_CSR_SFTRST_SETMASK)
                             8943 ; 113  |
                             8944 ; 114  |
                             8945 ; 115  |typedef union               
                             8946 ; 116  |{
                             8947 ; 117  |    struct {
                             8948 ; 118  |         int ALARMINTEN         : HW_RTC_CSR_ALARMINTEN_WIDTH;
                             8949 ; 119  |         int ALARMINT           : HW_RTC_CSR_ALARMINT_WIDTH;
                             8950 ; 120  |         int WATCHDOGEN         : HW_RTC_CSR_WATCHDOGEN_WIDTH;
                             8951 ; 121  |         int RSVD0              : HW_RTC_CSR_RSVD0_WIDTH;
                             8952 ; 122  |         unsigned int STALEREGS : HW_RTC_CSR_STALEREGS_WIDTH;
                             8953 ; 123  |         int RSVD1              : HW_RTC_CSR_RSVD1_WIDTH;
                             8954 ; 124  |         unsigned int NEWREGS   : HW_RTC_CSR_NEWREGS_WIDTH;
                             8955 ; 125  |         int RSVD2              : HW_RTC_CSR_RSVD2_WIDTH;
                             8956 ; 126  |         int FORCE             : HW_RTC_CSR_FORCE_WIDTH;
                             8957 ; 127  |         int RSVD3              : HW_RTC_CSR_RSVD3_WIDTH;
                             8958 ; 128  |         unsigned int SFTRST    : HW_RTC_CSR_SFTRST_WIDTH;
                             8959 ; 129  |    } B;
                             8960 ; 130  |    int I;
                             8961 ; 131  |    unsigned int U;
                             8962 ; 132  |} rtc_csr_type;
                             8963 ; 133  |#define HW_RTC_CSR      (*(volatile rtc_csr_type _X*) (HW_RTC_BASEADDR+0))    /* RTC Contr
                                  ol / Status Register */
                             8964 ; 134  |
                             8965 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                             8966 ; 136  |
                             8967 ; 137  |//  RTC Milliseconds Register0 (HW_RTC_MSECONDS0) Bit Definitions
                             8968 ; 138  |
                             8969 ; 139  |#define HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS (0)
                             8970 ; 140  |
                             8971 ; 141  |#define HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH (24)
                             8972 ; 142  |
                             8973 ; 143  |#define HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK (((1<<HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH)-1)<
                                  <HW_RTC_MSECONDS0_MSECONDSLOW_BITPOS) 
                             8974 ; 144  |
                             8975 ; 145  |#define HW_RTC_MSECONDS0_MSECONDSLOW_CLRMASK (~(WORD)HW_RTC_MSECONDS0_MSECONDSLOW_SETMASK)
                                  
                             8976 ; 146  |
                             8977 ; 147  |typedef union               
                             8978 ; 148  |{
                             8979 ; 149  |    struct {
                             8980 ; 150  |         int MSECONDSLOW        : HW_RTC_MSECONDS0_MSECONDSLOW_WIDTH;
                             8981 ; 151  |    } B;
                             8982 ; 152  |    int I;
                             8983 ; 153  |    unsigned int U;
                             8984 ; 154  |} rtc_mseconds0_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 153

M:ADDR CODE           CYCLES LINE SOURCELINE
                             8985 ; 155  |#define HW_RTC_MSECONDS0      (*(volatile rtc_mseconds0_type _X*) (HW_RTC_BASEADDR+1))    
                                  /* RTC MSECONDS Lower Word Register */
                             8986 ; 156  |#define HW_RTCLOWR            HW_RTC_MSECONDS0
                             8987 ; 157  |/////////////////////////////////////////////////////////////////////////////////
                             8988 ; 158  |
                             8989 ; 159  |//  RTC Milliseconds Register1 (HW_RTC_MSECONDS1) Bit Definitions
                             8990 ; 160  |
                             8991 ; 161  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS (0)
                             8992 ; 162  |
                             8993 ; 163  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH (24)
                             8994 ; 164  |
                             8995 ; 165  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_SETMASK (((1<<HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH)-1
                                  )<<HW_RTC_MSECONDS1_MSECONDSHIGH_BITPOS) 
                             8996 ; 166  |
                             8997 ; 167  |#define HW_RTC_MSECONDS1_MSECONDSHIGH_CLRMASK (~(WORD)HW_RTC_MSECONDS1_MSECONDSHIGH_SETMAS
                                  K)
                             8998 ; 168  |
                             8999 ; 169  |typedef union               
                             9000 ; 170  |{
                             9001 ; 171  |    struct {
                             9002 ; 172  |         int MSECONDSHIGH       : HW_RTC_MSECONDS1_MSECONDSHIGH_WIDTH;
                             9003 ; 173  |    } B;
                             9004 ; 174  |    int I;
                             9005 ; 175  |    unsigned int U;
                             9006 ; 176  |} rtc_mseconds1_type;
                             9007 ; 177  |#define HW_RTC_MSECONDS1      (*(volatile rtc_mseconds1_type _X*) (HW_RTC_BASEADDR+2))    
                                  /* RTC MSECONDS Upper Word Register */
                             9008 ; 178  |#define HW_RTCUPR             HW_RTC_MSECONDS1
                             9009 ; 179  |
                             9010 ; 180  |#define HW_RTC_LOWER_OFFSET 1
                             9011 ; 181  |#define HW_RTC_UP_OFFSET 2
                             9012 ; 182  |
                             9013 ; 183  |
                             9014 ; 184  |/////////////////////////////////////////////////////////////////////////////////
                             9015 ; 185  |
                             9016 ; 186  |//  RTC Watchdog Count (HW_RTC_WATCHDOG) Bit Definitions
                             9017 ; 187  |
                             9018 ; 188  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_BITPOS (0)
                             9019 ; 189  |
                             9020 ; 190  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH (24)
                             9021 ; 191  |
                             9022 ; 192  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK (((1<<HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH)-1)<<HW_
                                  RTC_WATCHDOG_TIMEOUTCNT_BITPOS) 
                             9023 ; 193  |
                             9024 ; 194  |#define HW_RTC_WATCHDOG_TIMEOUTCNT_CLRMASK (~(WORD)HW_RTC_WATCHDOG_TIMEOUTCNT_SETMASK)
                             9025 ; 195  |
                             9026 ; 196  |typedef union               
                             9027 ; 197  |{
                             9028 ; 198  |    struct {
                             9029 ; 199  |         int TIMEOUTCNT         : HW_RTC_WATCHDOG_TIMEOUTCNT_WIDTH;
                             9030 ; 200  |    } B;
                             9031 ; 201  |    int I;
                             9032 ; 202  |    unsigned int U;
                             9033 ; 203  |} rtc_watchdog_type;
                             9034 ; 204  |#define HW_RTC_WATCHDOG     (*(volatile rtc_watchdog_type _X*) (HW_RTC_BASEADDR+3))    /* 
                                  RTC Watchdog Timeout Register */
                             9035 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                             9036 ; 206  |
                             9037 ; 207  |//  RTC Alarm Register0 (HW_RTC_ALARM0) Bit Definitions
                             9038 ; 208  |
                             9039 ; 209  |#define HW_RTC_ALARM0_ALARMLOW_BITPOS (0)
                             9040 ; 210  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 154

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9041 ; 211  |#define HW_RTC_ALARM0_ALARMLOW_WIDTH (24)
                             9042 ; 212  |
                             9043 ; 213  |#define HW_RTC_ALARM0_ALARMLOW_SETMASK (((1<<HW_RTC_ALARM0_ALARMLOW_WIDTH)-1)<<HW_RTC_ALAR
                                  M0_ALARMLOW_BITPOS) 
                             9044 ; 214  |
                             9045 ; 215  |#define HW_RTC_ALARM0_ALARMLOW_CLRMASK (~(WORD)HW_RTC_ALARM0_ALARMLOW_SETMASK)
                             9046 ; 216  |
                             9047 ; 217  |typedef union               
                             9048 ; 218  |{
                             9049 ; 219  |    struct {
                             9050 ; 220  |         int ALARMLOW   : HW_RTC_ALARM0_ALARMLOW_WIDTH;
                             9051 ; 221  |    } B;
                             9052 ; 222  |    int I;
                             9053 ; 223  |    unsigned int U;
                             9054 ; 224  |} rtc_alarm0_type;
                             9055 ; 225  |#define HW_RTC_ALARM0      (*(volatile rtc_alarm0_type _X*) (HW_RTC_BASEADDR+4))    /* RTC
                                   ALARM Lower Word Register */
                             9056 ; 226  |/////////////////////////////////////////////////////////////////////////////////
                             9057 ; 227  |
                             9058 ; 228  |//  RTC Alarm Register1 (HW_RTC_ALARM1) Bit Definitions
                             9059 ; 229  |
                             9060 ; 230  |#define HW_RTC_ALARM1_ALARMHIGH_BITPOS (0)
                             9061 ; 231  |
                             9062 ; 232  |#define HW_RTC_ALARM1_ALARMHIGH_WIDTH (24)
                             9063 ; 233  |
                             9064 ; 234  |#define HW_RTC_ALARM1_ALARMHIGH_SETMASK (((1<<HW_RTC_ALARM1_ALARMHIGH_WIDTH)-1)<<HW_RTC_AL
                                  ARM1_ALARMHIGH_BITPOS) 
                             9065 ; 235  |
                             9066 ; 236  |#define HW_RTC_ALARM1_ALARMHIGH_CLRMASK (~(WORD)HW_RTC_ALARM1_ALARMHIGH_SETMASK)
                             9067 ; 237  |
                             9068 ; 238  |typedef union               
                             9069 ; 239  |{
                             9070 ; 240  |    struct {
                             9071 ; 241  |         int ALARMHIGH  : HW_RTC_ALARM1_ALARMHIGH_WIDTH;
                             9072 ; 242  |    } B;
                             9073 ; 243  |    int I;
                             9074 ; 244  |    unsigned int U;
                             9075 ; 245  |} rtc_alarm1_type;
                             9076 ; 246  |#define HW_RTC_ALARM1      (*(volatile rtc_alarm1_type _X*) (HW_RTC_BASEADDR+5))    /* RTC
                                   ALARM Upper Word Register */
                             9077 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                             9078 ; 248  |
                             9079 ; 249  |//  RTC Xtal-Clock Divide Register (HW_RTC_XTALDIVIDE) Bit Definitions
                             9080 ; 250  |
                             9081 ; 251  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_BITPOS (0)
                             9082 ; 252  |#define HW_RTC_XTALDIVIDE_RSVD0_BITPOS (16)
                             9083 ; 253  |
                             9084 ; 254  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH (16)
                             9085 ; 255  |#define HW_RTC_XTALDIVIDE_RSVD0_WIDTH (8)
                             9086 ; 256  |
                             9087 ; 257  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK (((1<<HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH)-1)<<HW_
                                  RTC_XTALDIVIDE_DIVCOUNT_BITPOS) 
                             9088 ; 258  |#define HW_RTC_XTALDIVIDE_RSVD0_SETMASK (((1<<HW_RTC_XTALDIVIDE_RSVD0_BITPOS)-1)<<HW_RTC_X
                                  TALDIVIDE_RSVD0_BITPOS) 
                             9089 ; 259  |
                             9090 ; 260  |#define HW_RTC_XTALDIVIDE_DIVCOUNT_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_DIVCOUNT_SETMASK)
                             9091 ; 261  |#define HW_RTC_XTALDIVIDE_RSVD0_CLRMASK (~(WORD)HW_RTC_XTALDIVIDE_RSVD0_SETMASK)
                             9092 ; 262  |
                             9093 ; 263  |typedef union               
                             9094 ; 264  |{
                             9095 ; 265  |    struct {
                             9096 ; 266  |         int DIVCOUNT   : HW_RTC_XTALDIVIDE_DIVCOUNT_WIDTH;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 155

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9097 ; 267  |         int RSVD0      : HW_RTC_XTALDIVIDE_RSVD0_WIDTH;
                             9098 ; 268  |    } B;
                             9099 ; 269  |    int I;
                             9100 ; 270  |    unsigned int U;
                             9101 ; 271  |} rtc_xtaldivide_type;
                             9102 ; 272  |#define HW_RTC_XTALDIVIDE   (*(volatile rtc_xtaldivide_type _X*) (HW_RTC_BASEADDR+6))  /* 
                                  RTC Xtal-clock Pre-Divider Word Register */
                             9103 ; 273  |/////////////////////////////////////////////////////////////////////////////////
                             9104 ; 274  |
                             9105 ; 275  |//  RTC PERSISTENT Register0 (HW_RTC_PERSISTENT0) Bit Definitions
                             9106 ; 276  |
                             9107 ; 277  |#define HW_RTC_PERSISTENT0_ALARMEN_BITPOS (0)
                             9108 ; 278  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS (1)
                             9109 ; 279  |#define HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS (2)
                             9110 ; 280  |#define HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS (3)
                             9111 ; 281  |#define HW_RTC_PERSISTENT0_RSVD0_BITPOS (4)
                             9112 ; 282  |
                             9113 ; 283  |#define HW_RTC_PERSISTENT0_ALARMEN_WIDTH (1)
                             9114 ; 284  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH (1)
                             9115 ; 285  |#define HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH (1)
                             9116 ; 286  |#define HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH (1)
                             9117 ; 287  |#define HW_RTC_PERSISTENT0_RSVD0_WIDTH (21)
                             9118 ; 288  |
                             9119 ; 289  |#define HW_RTC_PERSISTENT0_ALARMEN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMEN_WIDTH)-1)<<HW_
                                  RTC_PERSISTENT0_ALARMEN_BITPOS) 
                             9120 ; 290  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDT
                                  H)-1)<<HW_RTC_PERSISTENT0_ALARMWAKE_EN_BITPOS)
                             9121 ; 291  |#define HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK (((1<<HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_ALARMWAKE_BITPOS) 
                             9122 ; 292  |#define HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK (((1<<HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH)-1)<
                                  <HW_RTC_PERSISTENT0_XTALPDOWN_BITPOS) 
                             9123 ; 293  |#define HW_RTC_PERSISTENT0_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT0_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT0_RSVD0_BITPOS) 
                             9124 ; 294  |
                             9125 ; 295  |#define HW_RTC_PERSISTENT0_ALARMEN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMEN_SETMASK)
                             9126 ; 296  |#define HW_RTC_PERSISTENT0_ALARMWAKE_EN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_EN_SE
                                  TMASK)
                             9127 ; 297  |#define HW_RTC_PERSISTENT0_ALARMWAKE_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_ALARMWAKE_SETMASK)
                                  
                             9128 ; 298  |#define HW_RTC_PERSISTENT0_XTALPDOWN_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_XTALPDOWN_SETMASK)
                                  
                             9129 ; 299  |#define HW_RTC_PERSISTENT0_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT0_RSVD0_SETMASK)
                             9130 ; 300  |
                             9131 ; 301  |typedef union               
                             9132 ; 302  |{
                             9133 ; 303  |   struct {
                             9134 ; 304  |      int ALARMEN   : HW_RTC_PERSISTENT0_ALARMEN_WIDTH;
                             9135 ; 305  |           int ALARMWAKE_EN  :  HW_RTC_PERSISTENT0_ALARMWAKE_EN_WIDTH;
                             9136 ; 306  |      int ALARMWAKE : HW_RTC_PERSISTENT0_ALARMWAKE_WIDTH;
                             9137 ; 307  |      int XTALPDOWN : HW_RTC_PERSISTENT0_XTALPDOWN_WIDTH;
                             9138 ; 308  |      int RSVD0     : HW_RTC_PERSISTENT0_RSVD0_WIDTH;
                             9139 ; 309  |   } B;
                             9140 ; 310  |    int I;
                             9141 ; 311  |    unsigned int U;
                             9142 ; 312  |} rtc_PERSISTENT0_type;
                             9143 ; 313  |#define HW_RTC_PERSISTENT0   (*(volatile rtc_PERSISTENT0_type _X*) (HW_RTC_BASEADDR+7))  /
                                  * RTC PERSISTENT Register0 */
                             9144 ; 314  |
                             9145 ; 315  |/////////////////////////////////////////////////////////////////////////////////
                             9146 ; 316  |
                             9147 ; 317  |//  RTC PERSISTENT Register1 (HW_RTC_PERSISTENT1) Bit Definitions
                             9148 ; 318  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 156

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9149 ; 319  |#define HW_RTC_PERSISTENT1_RSVD0_BITPOS (0)
                             9150 ; 320  |
                             9151 ; 321  |#define HW_RTC_PERSISTENT1_RSVD0_WIDTH (24)
                             9152 ; 322  |
                             9153 ; 323  |#define HW_RTC_PERSISTENT1_RSVD0_SETMASK (((1<<HW_RTC_PERSISTENT1_RSVD0_WIDTH)-1)<<HW_RTC_
                                  PERSISTENT1_RSVD0_BITPOS) 
                             9154 ; 324  |
                             9155 ; 325  |#define HW_RTC_PERSISTENT1_RSVD0_CLRMASK (~(WORD)HW_RTC_PERSISTENT1_RSVD0_SETMASK)
                             9156 ; 326  |
                             9157 ; 327  |
                             9158 ; 328  |typedef union               
                             9159 ; 329  |{
                             9160 ; 330  |    struct {
                             9161 ; 331  |         int RSVD0      : HW_RTC_PERSISTENT1_RSVD0_WIDTH;
                             9162 ; 332  |    } B;
                             9163 ; 333  |    int I;
                             9164 ; 334  |    unsigned int U;
                             9165 ; 335  |} rtc_PERSISTENT1_type;
                             9166 ; 336  |#define HW_RTC_PERSISTENT1   (*(volatile rtc_PERSISTENT1_type _X*) (HW_RTC_BASEADDR+8))  /
                                  * RTC PERSISTENT Register1 */
                             9167 ; 337  |
                             9168 ; 338  |
                             9169 ; 339  |#endif
                             9170 ; 340  |
                             9171 ; 341  |
                             9172 ; 342  |
                             9173 ; 343  |
                             9174 ; 344  |
                             9175 ; 345  |
                             9176 ; 346  |
                             9177 ; 347  |
                             9178 ; 348  |
                             9179 ; 349  |
                             9180 ; 350  |
                             9181 ; 351  |
                             9182 ; 352  |
                             9183 ; 353  |
                             9184 
                             9186 
                             9187 ; 30   |#include "regsspare.h"
                             9188 
                             9190 
                             9191 ; 1    |#if !(defined(RESGSSPARE_INC))
                             9192 ; 2    |#define RESGSSPARE_INC 1
                             9193 ; 3    |
                             9194 ; 4    |#define HW_SPARER_BASEADDR (0xFA16)
                             9195 ; 5    |
                             9196 ; 6    |
                             9197 ; 7    |#define HW_SPARER_I2SS_BITPOS 0
                             9198 ; 8    |#define HW_SPARER_USB_SELECT_BITPOS 1
                             9199 ; 9    |#define HW_SPARER_USB_PLUGIN_BITPOS 8
                             9200 ; 10   |#define HW_SPARER_PSWITCH_BITPOS 9
                             9201 ; 11   |
                             9202 ; 12   |#define HW_SPARER_I2SS_SETMASK 1<<HW_SPARER_I2SS_BITPOS
                             9203 ; 13   |#define HW_SPARER_USB_SELECT_SETMASK 1<<HW_SPARER_USB_SELECT_BITPOS
                             9204 ; 14   |
                             9205 ; 15   |#define HW_SPARER_I2SS_CLRMASK ~(WORD)HW_SPARER_I2SS_SETMASK
                             9206 ; 16   |#define HW_SPARER_USB_SELECT_CLRMASK ~(WORD)HW_SPARER_USB_SELECT_SETMASK
                             9207 ; 17   |
                             9208 ; 18   |
                             9209 ; 19   |
                             9210 ; 20   |typedef union               
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 157

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9211 ; 21   |{
                             9212 ; 22   |    struct {
                             9213 ; 23   |        int      I2SS       :1;     
                             9214 ; 24   |        int      USBSELECT  :1;     
                             9215 ; 25   |        unsigned            :6;
                             9216 ; 26   |        int      USBPLUGIN  :1;     
                             9217 ; 27   |        int      PSWITCH    :1;     
                             9218 ; 28   |    } B;
                             9219 ; 29   |
                             9220 ; 30   |    int I;
                             9221 ; 31   |
                             9222 ; 32   |} spare_type;
                             9223 ; 33   |#define HW_SPARER      (*(volatile spare_type _X*) (HW_SPARER_BASEADDR))
                             9224 ; 34   |
                             9225 ; 35   |
                             9226 ; 36   |
                             9227 ; 37   |#endif
                             9228 
                             9230 
                             9231 ; 31   |#include "regsspi.h"
                             9232 
                             9234 
                             9235 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9236 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                             9237 ; 3    |//;; Filename    : regsspi.inc
                             9238 ; 4    |//;; Description : Register definitions for SPI interface
                             9239 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9240 ; 6    |
                             9241 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                             9242 ; 8    |// The following naming conventions are followed in this file.
                             9243 ; 9    |// All registers are named using the format...
                             9244 ; 10   |//     HW_<module>_<regname>
                             9245 ; 11   |// where <module> is the module name which can be any of the following...
                             9246 ; 12   |//     USB20
                             9247 ; 13   |// (Note that when there is more than one copy of a particular module, the
                             9248 ; 14   |// module name includes a number starting from 0 for the first instance of
                             9249 ; 15   |// that module)
                             9250 ; 16   |// <regname> is the specific register within that module
                             9251 ; 17   |// We also define the following...
                             9252 ; 18   |//     HW_<module>_<regname>_BITPOS
                             9253 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             9254 ; 20   |//     HW_<module>_<regname>_SETMASK
                             9255 ; 21   |// which does something else, and
                             9256 ; 22   |//     HW_<module>_<regname>_CLRMASK
                             9257 ; 23   |// which does something else.
                             9258 ; 24   |// Other rules
                             9259 ; 25   |//     All caps
                             9260 ; 26   |//     Numeric identifiers start at 0
                             9261 ; 27   |#if !(defined(regsspiinc))
                             9262 ; 28   |#define regsspiinc 1
                             9263 ; 29   |
                             9264 ; 30   |#include "types.h"
                             9265 
                             9267 
                             9268 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9269 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9270 ; 3    |//
                             9271 ; 4    |// Filename: types.h
                             9272 ; 5    |// Description: Standard data types
                             9273 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9274 ; 7    |
                             9275 ; 8    |#ifndef _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 158

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9276 ; 9    |#define _TYPES_H
                             9277 ; 10   |
                             9278 ; 11   |// TODO:  move this outta here!
                             9279 ; 12   |#if !defined(NOERROR)
                             9280 ; 13   |#define NOERROR 0
                             9281 ; 14   |#define SUCCESS 0
                             9282 ; 15   |#endif 
                             9283 ; 16   |#if !defined(SUCCESS)
                             9284 ; 17   |#define SUCCESS  0
                             9285 ; 18   |#endif
                             9286 ; 19   |#if !defined(ERROR)
                             9287 ; 20   |#define ERROR   -1
                             9288 ; 21   |#endif
                             9289 ; 22   |#if !defined(FALSE)
                             9290 ; 23   |#define FALSE 0
                             9291 ; 24   |#endif
                             9292 ; 25   |#if !defined(TRUE)
                             9293 ; 26   |#define TRUE  1
                             9294 ; 27   |#endif
                             9295 ; 28   |
                             9296 ; 29   |#if !defined(NULL)
                             9297 ; 30   |#define NULL 0
                             9298 ; 31   |#endif
                             9299 ; 32   |
                             9300 ; 33   |#define MAX_INT     0x7FFFFF
                             9301 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9302 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9303 ; 36   |#define MAX_ULONG   (-1) 
                             9304 ; 37   |
                             9305 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9306 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9307 ; 40   |
                             9308 ; 41   |
                             9309 ; 42   |#define BYTE    unsigned char       // btVarName
                             9310 ; 43   |#define CHAR    signed char         // cVarName
                             9311 ; 44   |#define USHORT  unsigned short      // usVarName
                             9312 ; 45   |#define SHORT   unsigned short      // sVarName
                             9313 ; 46   |#define WORD    unsigned int        // wVarName
                             9314 ; 47   |#define INT     signed int          // iVarName
                             9315 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9316 ; 49   |#define LONG    signed long         // lVarName
                             9317 ; 50   |#define BOOL    unsigned int        // bVarName
                             9318 ; 51   |#define FRACT   _fract              // frVarName
                             9319 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9320 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9321 ; 54   |#define FLOAT   float               // fVarName
                             9322 ; 55   |#define DBL     double              // dVarName
                             9323 ; 56   |#define ENUM    enum                // eVarName
                             9324 ; 57   |#define CMX     _complex            // cmxVarName
                             9325 ; 58   |typedef WORD UCS3;                   // 
                             9326 ; 59   |
                             9327 ; 60   |#define UINT16  unsigned short
                             9328 ; 61   |#define UINT8   unsigned char   
                             9329 ; 62   |#define UINT32  unsigned long
                             9330 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9331 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9332 ; 65   |#define WCHAR   UINT16
                             9333 ; 66   |
                             9334 ; 67   |//UINT128 is 16 bytes or 6 words
                             9335 ; 68   |typedef struct UINT128_3500 {   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 159

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9336 ; 69   |    int val[6];     
                             9337 ; 70   |} UINT128_3500;
                             9338 ; 71   |
                             9339 ; 72   |#define UINT128   UINT128_3500
                             9340 ; 73   |
                             9341 ; 74   |// Little endian word packed byte strings:   
                             9342 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9343 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9344 ; 77   |// Little endian word packed byte strings:   
                             9345 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9346 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9347 ; 80   |
                             9348 ; 81   |// Declare Memory Spaces To Use When Coding
                             9349 ; 82   |// A. Sector Buffers
                             9350 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9351 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9352 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9353 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9354 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9355 ; 88   |// B. Media DDI Memory
                             9356 ; 89   |#define MEDIA_DDI_MEM _Y
                             9357 ; 90   |
                             9358 ; 91   |
                             9359 ; 92   |
                             9360 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9361 ; 94   |// Examples of circular pointers:
                             9362 ; 95   |//    INT CIRC cpiVarName
                             9363 ; 96   |//    DWORD CIRC cpdwVarName
                             9364 ; 97   |
                             9365 ; 98   |#define RETCODE INT                 // rcVarName
                             9366 ; 99   |
                             9367 ; 100  |// generic bitfield structure
                             9368 ; 101  |struct Bitfield {
                             9369 ; 102  |    unsigned int B0  :1;
                             9370 ; 103  |    unsigned int B1  :1;
                             9371 ; 104  |    unsigned int B2  :1;
                             9372 ; 105  |    unsigned int B3  :1;
                             9373 ; 106  |    unsigned int B4  :1;
                             9374 ; 107  |    unsigned int B5  :1;
                             9375 ; 108  |    unsigned int B6  :1;
                             9376 ; 109  |    unsigned int B7  :1;
                             9377 ; 110  |    unsigned int B8  :1;
                             9378 ; 111  |    unsigned int B9  :1;
                             9379 ; 112  |    unsigned int B10 :1;
                             9380 ; 113  |    unsigned int B11 :1;
                             9381 ; 114  |    unsigned int B12 :1;
                             9382 ; 115  |    unsigned int B13 :1;
                             9383 ; 116  |    unsigned int B14 :1;
                             9384 ; 117  |    unsigned int B15 :1;
                             9385 ; 118  |    unsigned int B16 :1;
                             9386 ; 119  |    unsigned int B17 :1;
                             9387 ; 120  |    unsigned int B18 :1;
                             9388 ; 121  |    unsigned int B19 :1;
                             9389 ; 122  |    unsigned int B20 :1;
                             9390 ; 123  |    unsigned int B21 :1;
                             9391 ; 124  |    unsigned int B22 :1;
                             9392 ; 125  |    unsigned int B23 :1;
                             9393 ; 126  |};
                             9394 ; 127  |
                             9395 ; 128  |union BitInt {
                             9396 ; 129  |        struct Bitfield B;
                             9397 ; 130  |        int        I;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 160

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9398 ; 131  |};
                             9399 ; 132  |
                             9400 ; 133  |#define MAX_MSG_LENGTH 10
                             9401 ; 134  |struct CMessage
                             9402 ; 135  |{
                             9403 ; 136  |        unsigned int m_uLength;
                             9404 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9405 ; 138  |};
                             9406 ; 139  |
                             9407 ; 140  |typedef struct {
                             9408 ; 141  |    WORD m_wLength;
                             9409 ; 142  |    WORD m_wMessage;
                             9410 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9411 ; 144  |} Message;
                             9412 ; 145  |
                             9413 ; 146  |struct MessageQueueDescriptor
                             9414 ; 147  |{
                             9415 ; 148  |        int *m_pBase;
                             9416 ; 149  |        int m_iModulo;
                             9417 ; 150  |        int m_iSize;
                             9418 ; 151  |        int *m_pHead;
                             9419 ; 152  |        int *m_pTail;
                             9420 ; 153  |};
                             9421 ; 154  |
                             9422 ; 155  |struct ModuleEntry
                             9423 ; 156  |{
                             9424 ; 157  |    int m_iSignaledEventMask;
                             9425 ; 158  |    int m_iWaitEventMask;
                             9426 ; 159  |    int m_iResourceOfCode;
                             9427 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9428 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9429 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9430 ; 163  |    int m_uTimeOutHigh;
                             9431 ; 164  |    int m_uTimeOutLow;
                             9432 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9433 ; 166  |};
                             9434 ; 167  |
                             9435 ; 168  |union WaitMask{
                             9436 ; 169  |    struct B{
                             9437 ; 170  |        unsigned int m_bNone     :1;
                             9438 ; 171  |        unsigned int m_bMessage  :1;
                             9439 ; 172  |        unsigned int m_bTimer    :1;
                             9440 ; 173  |        unsigned int m_bButton   :1;
                             9441 ; 174  |    } B;
                             9442 ; 175  |    int I;
                             9443 ; 176  |} ;
                             9444 ; 177  |
                             9445 ; 178  |
                             9446 ; 179  |struct Button {
                             9447 ; 180  |        WORD wButtonEvent;
                             9448 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9449 ; 182  |};
                             9450 ; 183  |
                             9451 ; 184  |struct Message {
                             9452 ; 185  |        WORD wMsgLength;
                             9453 ; 186  |        WORD wMsgCommand;
                             9454 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9455 ; 188  |};
                             9456 ; 189  |
                             9457 ; 190  |union EventTypes {
                             9458 ; 191  |        struct CMessage msg;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 161

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9459 ; 192  |        struct Button Button ;
                             9460 ; 193  |        struct Message Message;
                             9461 ; 194  |};
                             9462 ; 195  |
                             9463 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9464 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9465 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9466 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9467 ; 200  |
                             9468 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9469 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9470 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9471 ; 204  |
                             9472 ; 205  |#if DEBUG
                             9473 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9474 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9475 ; 208  |#else 
                             9476 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9477 ; 210  |#define DebugBuildAssert(x)    
                             9478 ; 211  |#endif
                             9479 ; 212  |
                             9480 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9481 ; 214  |//  #pragma asm
                             9482 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9483 ; 216  |//  #pragma endasm
                             9484 ; 217  |
                             9485 ; 218  |
                             9486 ; 219  |#ifdef COLOR_262K
                             9487 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9488 ; 221  |#elif defined(COLOR_65K)
                             9489 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9490 ; 223  |#else
                             9491 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9492 ; 225  |#endif
                             9493 ; 226  |    
                             9494 ; 227  |#endif // #ifndef _TYPES_H
                             9495 
                             9497 
                             9498 ; 31   |
                             9499 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9500 ; 33   |
                             9501 ; 34   |//   SPI STMP3500 Registers 
                             9502 ; 35   |//   Last Updated 7.7.2003 Dave Dyches
                             9503 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9504 ; 37   |
                             9505 ; 38   |#define HW_SPI_BASEADDR (0xFFF9)
                             9506 ; 39   |
                             9507 ; 40   |
                             9508 ; 41   |
                             9509 ; 42   |// /////////////////////////////////////////////
                             9510 ; 43   |// //  SPI Control/Status Register Bit Definitions
                             9511 ; 44   |#define HW_SPCSR_SPE_BITPOS (0)
                             9512 ; 45   |#define HW_SPCSR_MSTR_BITPOS (1)
                             9513 ; 46   |#define HW_SPCSR_SPIE_BITPOS (2)
                             9514 ; 47   |#define HW_SPCSR_CPOL_BITPOS (3)
                             9515 ; 48   |#define HW_SPCSR_CPHA_BITPOS (4)
                             9516 ; 49   |#define HW_SPCSR_SPIF_BITPOS (5)
                             9517 ; 50   |#define HW_SPCSR_WCOL_BITPOS (6)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 162

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9518 ; 51   |#define HW_SPCSR_MODF_BITPOS (7)
                             9519 ; 52   |#define HW_SPCSR_DIV_BITPOS (8)
                             9520 ; 53   |#define HW_SPCSR_RSVD_BITPOS (16)
                             9521 ; 54   |
                             9522 ; 55   |#define HW_SPCSR_SPE_WIDTH (1)
                             9523 ; 56   |#define HW_SPCSR_MSTR_WIDTH (1)
                             9524 ; 57   |#define HW_SPCSR_SPIE_WIDTH (1)
                             9525 ; 58   |#define HW_SPCSR_CPOL_WIDTH (1)
                             9526 ; 59   |#define HW_SPCSR_CPHA_WIDTH (1)
                             9527 ; 60   |#define HW_SPCSR_SPIF_WIDTH (1)
                             9528 ; 61   |#define HW_SPCSR_WCOL_WIDTH (1)
                             9529 ; 62   |#define HW_SPCSR_MODF_WIDTH (1)
                             9530 ; 63   |#define HW_SPCSR_DIV_WIDTH (8)
                             9531 ; 64   |#define HW_SPCSR_RSVD_WIDTH (8)
                             9532 ; 65   |
                             9533 ; 66   |#define HW_SPCSR_SPE_SETMASK (((1<<HW_SPCSR_SPE_WIDTH)-1)<<HW_SPCSR_SPE_BITPOS)
                             9534 ; 67   |#define HW_SPCSR_MSTR_SETMASK (((1<<HW_SPCSR_MSTR_WIDTH)-1)<<HW_SPCSR_MSTR_BITPOS)
                             9535 ; 68   |#define HW_SPCSR_SPIE_SETMASK (((1<<HW_SPCSR_SPIE_WIDTH)-1)<<HW_SPCSR_SPIE_BITPOS)
                             9536 ; 69   |#define HW_SPCSR_CPOL_SETMASK (((1<<HW_SPCSR_CPOL_WIDTH)-1)<<HW_SPCSR_CPOL_BITPOS)
                             9537 ; 70   |#define HW_SPCSR_CPHA_SETMASK (((1<<HW_SPCSR_CPHA_WIDTH)-1)<<HW_SPCSR_CPHA_BITPOS)
                             9538 ; 71   |#define HW_SPCSR_SPIF_SETMASK (((1<<HW_SPCSR_SPIF_WIDTH)-1)<<HW_SPCSR_SPIF_BITPOS)
                             9539 ; 72   |#define HW_SPCSR_WCOL_SETMASK (((1<<HW_SPCSR_WCOL_WIDTH)-1)<<HW_SPCSR_WCOL_BITPOS)
                             9540 ; 73   |#define HW_SPCSR_MODF_SETMASK (((1<<HW_SPCSR_MODF_WIDTH)-1)<<HW_SPCSR_MODF_BITPOS)
                             9541 ; 74   |#define HW_SPCSR_DIV_SETMASK (((1<<HW_SPCSR_DIV_WIDTH)-1)<<HW_SPCSR_DIV_BITPOS)
                             9542 ; 75   |#define HW_SPCSR_RSVD_SETMASK (((1<<HW_SPCSR_RSVD_WIDTH)-1)<<HW_SPCSR_RSVD_BITPOS)
                             9543 ; 76   |
                             9544 ; 77   |#define HW_SPCSR_SPE_CLRMASK (~(WORD)HW_SPCSR_SPE_SETMASK)
                             9545 ; 78   |#define HW_SPCSR_MSTR_CLRMASK (~(WORD)HW_SPCSR_MSTR_SETMASK)
                             9546 ; 79   |#define HW_SPCSR_SPIE_CLRMASK (~(WORD)HW_SPCSR_SPIE_SETMASK)
                             9547 ; 80   |#define HW_SPCSR_CPOL_CLRMASK (~(WORD)HW_SPCSR_CPOL_SETMASK)
                             9548 ; 81   |#define HW_SPCSR_CPHA_CLRMASK (~(WORD)HW_SPCSR_CPHA_SETMASK)
                             9549 ; 82   |#define HW_SPCSR_SPIF_CLRMASK (~(WORD)HW_SPCSR_SPIF_SETMASK)
                             9550 ; 83   |#define HW_SPCSR_WCOL_CLRMASK (~(WORD)HW_SPCSR_WCOL_SETMASK)
                             9551 ; 84   |#define HW_SPCSR_MODF_CLRMASK (~(WORD)HW_SPCSR_MODF_SETMASK)
                             9552 ; 85   |#define HW_SPCSR_DIV_CLRMASK (~(WORD)HW_SPCSR_DIV_SETMASK)
                             9553 ; 86   |#define HW_SPCSR_RSVD_CLRMASK (~(WORD)HW_SPCSR_RSVD_SETMASK)
                             9554 ; 87   |
                             9555 ; 88   |typedef union               
                             9556 ; 89   |{
                             9557 ; 90   |    struct {
                             9558 ; 91   |        int SPE                 : HW_SPCSR_SPE_WIDTH;    
                             9559 ; 92   |        int MSTR                : HW_SPCSR_MSTR_WIDTH;
                             9560 ; 93   |        int SPIE                    : HW_SPCSR_SPIE_WIDTH;
                             9561 ; 94   |        int CPOL                : HW_SPCSR_CPOL_WIDTH;
                             9562 ; 95   |        int CPHA                : HW_SPCSR_CPHA_WIDTH;
                             9563 ; 96   |        int SPIF                : HW_SPCSR_SPIF_WIDTH;
                             9564 ; 97   |        int WCOL                    : HW_SPCSR_WCOL_WIDTH;
                             9565 ; 98   |        int MODF                : HW_SPCSR_MODF_WIDTH;
                             9566 ; 99   |        int DIV                 : HW_SPCSR_DIV_WIDTH;
                             9567 ; 100  |    } B;
                             9568 ; 101  |
                             9569 ; 102  |    int I;
                             9570 ; 103  |    unsigned int U;
                             9571 ; 104  |} spcsr_type;
                             9572 ; 105  |#define HW_SPCSR      (*(volatile spcsr_type _X*) (HW_SPI_BASEADDR))    /* SPI Control / S
                                  tatus Register */
                             9573 ; 106  |
                             9574 ; 107  |// /////////////////////////////////////////////
                             9575 ; 108  |// //  SPI Data Register Bit Definitions
                             9576 ; 109  |#define HW_SPDR_SPIDATA_BITPOS (0)
                             9577 ; 110  |#define HW_SPDR_RSVD_BITPOS (8)
                             9578 ; 111  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 163

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9579 ; 112  |#define HW_SPDR_SPIDATA_WIDTH (8)
                             9580 ; 113  |#define HW_SPDR_RSVD_WIDTH (16)
                             9581 ; 114  |
                             9582 ; 115  |#define HW_SPDR_SPIDATA_SETMASK (((1<<HW_SPDR_SPIDATA_WIDTH)-1)<<HW_SPDR_SPIDATA_BITPOS)
                             9583 ; 116  |#define HW_SPDR_RSVD_SETMASK (((1<<HW_SPDR_RSVD_WIDTH)-1)<<HW_SPDR_RSVD_BITPOS)
                             9584 ; 117  |
                             9585 ; 118  |#define HW_SPDR_SPIDATA_CLRMASK (~(WORD)HW_SPDR_SPIDATA_SETMASK) 
                             9586 ; 119  |#define HW_SPDR_RSVD_CLRMASK (~(WORD)HW_SPDR_RSVD_SETMASK)
                             9587 ; 120  |
                             9588 ; 121  |typedef union               
                             9589 ; 122  |{
                             9590 ; 123  |    struct {
                             9591 ; 124  |        int SPIDATA                     : HW_SPDR_SPIDATA_WIDTH;
                             9592 ; 125  |    } B;
                             9593 ; 126  |
                             9594 ; 127  |    int I;
                             9595 ; 128  |    unsigned int U;
                             9596 ; 129  |} spdr_type;
                             9597 ; 130  |#define HW_SPDR      (*(volatile spdr_type _X*) (HW_SPI_BASEADDR+1))    /* SPI Data Regist
                                  er */
                             9598 ; 131  |
                             9599 ; 132  |
                             9600 ; 133  |#endif
                             9601 ; 134  |
                             9602 ; 135  |
                             9603 
                             9605 
                             9606 ; 32   |#include "regsswizzle.h"
                             9607 
                             9609 
                             9610 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9611 ; 2    |//;; Copyright(C) SigmaTel, Inc. 2002-2003
                             9612 ; 3    |//;; Filename    : regsswizzle.inc
                             9613 ; 4    |//;; Description : Register definitions for Swizzle interface
                             9614 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9615 ; 6    |
                             9616 ; 7    |/////////////////////////////////////////////////////////////////////////////////
                             9617 ; 8    |// The following naming conventions are followed in this file.
                             9618 ; 9    |// All registers are named using the format...
                             9619 ; 10   |//     HW_<module>_<regname>
                             9620 ; 11   |// where <module> is the module name which can be any of the following...
                             9621 ; 12   |//     USB20
                             9622 ; 13   |// (Note that when there is more than one copy of a particular module, the
                             9623 ; 14   |// module name includes a number starting from 0 for the first instance of
                             9624 ; 15   |// that module)
                             9625 ; 16   |// <regname> is the specific register within that module
                             9626 ; 17   |// We also define the following...
                             9627 ; 18   |//     HW_<module>_<regname>_BITPOS
                             9628 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
                             9629 ; 20   |//     HW_<module>_<regname>_SETMASK
                             9630 ; 21   |// which does something else, and
                             9631 ; 22   |//     HW_<module>_<regname>_CLRMASK
                             9632 ; 23   |// which does something else.
                             9633 ; 24   |// Other rules
                             9634 ; 25   |//     All caps
                             9635 ; 26   |//     Numeric identifiers start at 0
                             9636 ; 27   |#if !(defined(regsswizzleinc))
                             9637 ; 28   |#define regsswizzleinc 1
                             9638 ; 29   |
                             9639 ; 30   |#include "types.h"
                             9640 
                             9642 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 164

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9643 ; 1    |////////////////////////////////////////////////////////////////////////////////
                             9644 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                             9645 ; 3    |//
                             9646 ; 4    |// Filename: types.h
                             9647 ; 5    |// Description: Standard data types
                             9648 ; 6    |////////////////////////////////////////////////////////////////////////////////
                             9649 ; 7    |
                             9650 ; 8    |#ifndef _TYPES_H
                             9651 ; 9    |#define _TYPES_H
                             9652 ; 10   |
                             9653 ; 11   |// TODO:  move this outta here!
                             9654 ; 12   |#if !defined(NOERROR)
                             9655 ; 13   |#define NOERROR 0
                             9656 ; 14   |#define SUCCESS 0
                             9657 ; 15   |#endif 
                             9658 ; 16   |#if !defined(SUCCESS)
                             9659 ; 17   |#define SUCCESS  0
                             9660 ; 18   |#endif
                             9661 ; 19   |#if !defined(ERROR)
                             9662 ; 20   |#define ERROR   -1
                             9663 ; 21   |#endif
                             9664 ; 22   |#if !defined(FALSE)
                             9665 ; 23   |#define FALSE 0
                             9666 ; 24   |#endif
                             9667 ; 25   |#if !defined(TRUE)
                             9668 ; 26   |#define TRUE  1
                             9669 ; 27   |#endif
                             9670 ; 28   |
                             9671 ; 29   |#if !defined(NULL)
                             9672 ; 30   |#define NULL 0
                             9673 ; 31   |#endif
                             9674 ; 32   |
                             9675 ; 33   |#define MAX_INT     0x7FFFFF
                             9676 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                             9677 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                             9678 ; 36   |#define MAX_ULONG   (-1) 
                             9679 ; 37   |
                             9680 ; 38   |#define WORD_SIZE   24              // word size in bits
                             9681 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                             9682 ; 40   |
                             9683 ; 41   |
                             9684 ; 42   |#define BYTE    unsigned char       // btVarName
                             9685 ; 43   |#define CHAR    signed char         // cVarName
                             9686 ; 44   |#define USHORT  unsigned short      // usVarName
                             9687 ; 45   |#define SHORT   unsigned short      // sVarName
                             9688 ; 46   |#define WORD    unsigned int        // wVarName
                             9689 ; 47   |#define INT     signed int          // iVarName
                             9690 ; 48   |#define DWORD   unsigned long       // dwVarName
                             9691 ; 49   |#define LONG    signed long         // lVarName
                             9692 ; 50   |#define BOOL    unsigned int        // bVarName
                             9693 ; 51   |#define FRACT   _fract              // frVarName
                             9694 ; 52   |#define LFRACT  long _fract         // lfrVarName
                             9695 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                             9696 ; 54   |#define FLOAT   float               // fVarName
                             9697 ; 55   |#define DBL     double              // dVarName
                             9698 ; 56   |#define ENUM    enum                // eVarName
                             9699 ; 57   |#define CMX     _complex            // cmxVarName
                             9700 ; 58   |typedef WORD UCS3;                   // 
                             9701 ; 59   |
                             9702 ; 60   |#define UINT16  unsigned short
                             9703 ; 61   |#define UINT8   unsigned char   
                             9704 ; 62   |#define UINT32  unsigned long
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 165

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9705 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9706 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                             9707 ; 65   |#define WCHAR   UINT16
                             9708 ; 66   |
                             9709 ; 67   |//UINT128 is 16 bytes or 6 words
                             9710 ; 68   |typedef struct UINT128_3500 {   
                             9711 ; 69   |    int val[6];     
                             9712 ; 70   |} UINT128_3500;
                             9713 ; 71   |
                             9714 ; 72   |#define UINT128   UINT128_3500
                             9715 ; 73   |
                             9716 ; 74   |// Little endian word packed byte strings:   
                             9717 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9718 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9719 ; 77   |// Little endian word packed byte strings:   
                             9720 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                             9721 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                             9722 ; 80   |
                             9723 ; 81   |// Declare Memory Spaces To Use When Coding
                             9724 ; 82   |// A. Sector Buffers
                             9725 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                             9726 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                             9727 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                             9728 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                             9729 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                             9730 ; 88   |// B. Media DDI Memory
                             9731 ; 89   |#define MEDIA_DDI_MEM _Y
                             9732 ; 90   |
                             9733 ; 91   |
                             9734 ; 92   |
                             9735 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                             9736 ; 94   |// Examples of circular pointers:
                             9737 ; 95   |//    INT CIRC cpiVarName
                             9738 ; 96   |//    DWORD CIRC cpdwVarName
                             9739 ; 97   |
                             9740 ; 98   |#define RETCODE INT                 // rcVarName
                             9741 ; 99   |
                             9742 ; 100  |// generic bitfield structure
                             9743 ; 101  |struct Bitfield {
                             9744 ; 102  |    unsigned int B0  :1;
                             9745 ; 103  |    unsigned int B1  :1;
                             9746 ; 104  |    unsigned int B2  :1;
                             9747 ; 105  |    unsigned int B3  :1;
                             9748 ; 106  |    unsigned int B4  :1;
                             9749 ; 107  |    unsigned int B5  :1;
                             9750 ; 108  |    unsigned int B6  :1;
                             9751 ; 109  |    unsigned int B7  :1;
                             9752 ; 110  |    unsigned int B8  :1;
                             9753 ; 111  |    unsigned int B9  :1;
                             9754 ; 112  |    unsigned int B10 :1;
                             9755 ; 113  |    unsigned int B11 :1;
                             9756 ; 114  |    unsigned int B12 :1;
                             9757 ; 115  |    unsigned int B13 :1;
                             9758 ; 116  |    unsigned int B14 :1;
                             9759 ; 117  |    unsigned int B15 :1;
                             9760 ; 118  |    unsigned int B16 :1;
                             9761 ; 119  |    unsigned int B17 :1;
                             9762 ; 120  |    unsigned int B18 :1;
                             9763 ; 121  |    unsigned int B19 :1;
                             9764 ; 122  |    unsigned int B20 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 166

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9765 ; 123  |    unsigned int B21 :1;
                             9766 ; 124  |    unsigned int B22 :1;
                             9767 ; 125  |    unsigned int B23 :1;
                             9768 ; 126  |};
                             9769 ; 127  |
                             9770 ; 128  |union BitInt {
                             9771 ; 129  |        struct Bitfield B;
                             9772 ; 130  |        int        I;
                             9773 ; 131  |};
                             9774 ; 132  |
                             9775 ; 133  |#define MAX_MSG_LENGTH 10
                             9776 ; 134  |struct CMessage
                             9777 ; 135  |{
                             9778 ; 136  |        unsigned int m_uLength;
                             9779 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                             9780 ; 138  |};
                             9781 ; 139  |
                             9782 ; 140  |typedef struct {
                             9783 ; 141  |    WORD m_wLength;
                             9784 ; 142  |    WORD m_wMessage;
                             9785 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                             9786 ; 144  |} Message;
                             9787 ; 145  |
                             9788 ; 146  |struct MessageQueueDescriptor
                             9789 ; 147  |{
                             9790 ; 148  |        int *m_pBase;
                             9791 ; 149  |        int m_iModulo;
                             9792 ; 150  |        int m_iSize;
                             9793 ; 151  |        int *m_pHead;
                             9794 ; 152  |        int *m_pTail;
                             9795 ; 153  |};
                             9796 ; 154  |
                             9797 ; 155  |struct ModuleEntry
                             9798 ; 156  |{
                             9799 ; 157  |    int m_iSignaledEventMask;
                             9800 ; 158  |    int m_iWaitEventMask;
                             9801 ; 159  |    int m_iResourceOfCode;
                             9802 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                             9803 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                             9804 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                             9805 ; 163  |    int m_uTimeOutHigh;
                             9806 ; 164  |    int m_uTimeOutLow;
                             9807 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                             9808 ; 166  |};
                             9809 ; 167  |
                             9810 ; 168  |union WaitMask{
                             9811 ; 169  |    struct B{
                             9812 ; 170  |        unsigned int m_bNone     :1;
                             9813 ; 171  |        unsigned int m_bMessage  :1;
                             9814 ; 172  |        unsigned int m_bTimer    :1;
                             9815 ; 173  |        unsigned int m_bButton   :1;
                             9816 ; 174  |    } B;
                             9817 ; 175  |    int I;
                             9818 ; 176  |} ;
                             9819 ; 177  |
                             9820 ; 178  |
                             9821 ; 179  |struct Button {
                             9822 ; 180  |        WORD wButtonEvent;
                             9823 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                             9824 ; 182  |};
                             9825 ; 183  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 167

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9826 ; 184  |struct Message {
                             9827 ; 185  |        WORD wMsgLength;
                             9828 ; 186  |        WORD wMsgCommand;
                             9829 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                             9830 ; 188  |};
                             9831 ; 189  |
                             9832 ; 190  |union EventTypes {
                             9833 ; 191  |        struct CMessage msg;
                             9834 ; 192  |        struct Button Button ;
                             9835 ; 193  |        struct Message Message;
                             9836 ; 194  |};
                             9837 ; 195  |
                             9838 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                             9839 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                             9840 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                             9841 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                             9842 ; 200  |
                             9843 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                             9844 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                             9845 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                             9846 ; 204  |
                             9847 ; 205  |#if DEBUG
                             9848 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                             9849 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                             9850 ; 208  |#else 
                             9851 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                             9852 ; 210  |#define DebugBuildAssert(x)    
                             9853 ; 211  |#endif
                             9854 ; 212  |
                             9855 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                             9856 ; 214  |//  #pragma asm
                             9857 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                             9858 ; 216  |//  #pragma endasm
                             9859 ; 217  |
                             9860 ; 218  |
                             9861 ; 219  |#ifdef COLOR_262K
                             9862 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                             9863 ; 221  |#elif defined(COLOR_65K)
                             9864 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                             9865 ; 223  |#else
                             9866 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                             9867 ; 225  |#endif
                             9868 ; 226  |    
                             9869 ; 227  |#endif // #ifndef _TYPES_H
                             9870 
                             9872 
                             9873 ; 31   |
                             9874 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9875 ; 33   |
                             9876 ; 34   |//   SWIZZLE STMP3500 Registers 
                             9877 ; 35   |//   Last Updated 7.11.2003 Dave Dyches
                             9878 ; 36   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9879 ; 37   |
                             9880 ; 38   |
                             9881 ; 39   |
                             9882 ; 40   |
                             9883 ; 41   |
                             9884 ; 42   |#define HW_SWIZZLE_BASEADDR 0xF380
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 168

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9885 ; 43   |
                             9886 ; 44   |
                             9887 ; 45   |
                             9888 ; 46   |////  Swizzle CSR1 (HW_SWIZZLECSR1) Bit Definitions
                             9889 ; 47   |#define HW_SWIZZLECSR1_EN_BITPOS (0)
                             9890 ; 48   |#define HW_SWIZZLECSR1_LA_BITPOS (1)
                             9891 ; 49   |#define HW_SWIZZLECSR1_LNR_BITPOS (2)
                             9892 ; 50   |#define HW_SWIZZLECSR1_SIGN_BITPOS (3)
                             9893 ; 51   |#define HW_SWIZZLECSR1_SHIFT_BITPOS (4)
                             9894 ; 52   |#define HW_SWIZZLECSR1_MEM_BITPOS (8)
                             9895 ; 53   |#define HW_SWIZZLECSR1_CLK_OFF_BITPOS (9)
                             9896 ; 54   |#define HW_SWIZZLECSR1_NEWADD_BITPOS (10)
                             9897 ; 55   |#define HW_SWIZZLECSR1_RSVD_BITPOS (11)
                             9898 ; 56   |
                             9899 ; 57   |#define HW_SWIZZLECSR1_EN_WIDTH (1)
                             9900 ; 58   |#define HW_SWIZZLECSR1_LA_WIDTH (1)
                             9901 ; 59   |#define HW_SWIZZLECSR1_LNR_WIDTH (1)
                             9902 ; 60   |#define HW_SWIZZLECSR1_SIGN_WIDTH (1)
                             9903 ; 61   |#define HW_SWIZZLECSR1_SHIFT_WIDTH (4)
                             9904 ; 62   |#define HW_SWIZZLECSR1_MEM_WIDTH (1)
                             9905 ; 63   |#define HW_SWIZZLECSR1_CLK_OFF_WIDTH (1)
                             9906 ; 64   |#define HW_SWIZZLECSR1_NEWADD_WIDTH (1)
                             9907 ; 65   |#define HW_SWIZZLECSR1_RSVD_WIDTH (13)
                             9908 ; 66   |
                             9909 ; 67   |#define HW_SWIZZLECSR1_EN_SETMASK (((1<HW_SWIZZLECSR1_EN_WIDTH)-1)<<HW_SWIZZLECSR1_EN_BITP
                                  OS)
                             9910 ; 68   |#define HW_SWIZZLECSR1_LA_SETMASK (((1<HW_SWIZZLECSR1_LA_WIDTH)-1)<<HW_SWIZZLECSR1_LA_BITP
                                  OS)
                             9911 ; 69   |#define HW_SWIZZLECSR1_LNR_SETMASK (((1<HW_SWIZZLECSR1_LNR_WIDTH)-1)<<HW_SWIZZLECSR1_LNR_B
                                  ITPOS)
                             9912 ; 70   |#define HW_SWIZZLECSR1_SIGN_SETMASK (((1<HW_SWIZZLECSR1_SIGN_WIDTH)-1)<<HW_SWIZZLECSR1_SIG
                                  N_BITPOS)
                             9913 ; 71   |#define HW_SWIZZLECSR1_SHIFT_SETMASK (((1<HW_SWIZZLECSR1_SHIFT_WIDTH)-1)<<HW_SWIZZLECSR1_S
                                  HIFT_BITPOS)
                             9914 ; 72   |#define HW_SWIZZLECSR1_MEM_SETMASK (((1<HW_SWIZZLECSR1_MEM_WIDTH)-1)<<HW_SWIZZLECSR1_MEM_B
                                  ITPOS)
                             9915 ; 73   |#define HW_SWIZZLECSR1_CLK_OFF_SETMASK (((1<HW_SWIZZLECSR1_CLK_OFF_WIDTH)-1)<<HW_SWIZZLECS
                                  R1_CLK_OFF_BITPOS)
                             9916 ; 74   |#define HW_SWIZZLECSR1_NEWADD_SETMASK (((1<HW_SWIZZLECSR1_NEWADD_WIDTH)-1)<<HW_SWIZZLECSR1
                                  _NEWADD_BITPOS)
                             9917 ; 75   |#define HW_SWIZZLECSR1_RSVD_SETMASK (((1<HW_SWIZZLECSR1_RSVD_WIDTH)-1)<<HW_SWIZZLECSR1_RSV
                                  D_BITPOS)
                             9918 ; 76   |
                             9919 ; 77   |#define HW_SWIZZLECSR1_EN_CLRMASK (~(WORD)HW_SWIZZLECSR1_EN_SETMASK)
                             9920 ; 78   |#define HW_SWIZZLECSR1_LA_CLRMASK (~(WORD)HW_SWIZZLECSR1_LA_SETMASK)
                             9921 ; 79   |#define HW_SWIZZLECSR1_LNR_CLRMASK (~(WORD)HW_SWIZZLECSR1_LNR_SETMASK)
                             9922 ; 80   |#define HW_SWIZZLECSR1_SIGN_CLRMASK (~(WORD)HW_SWIZZLECSR1_SIGN_SETMASK)
                             9923 ; 81   |#define HW_SWIZZLECSR1_SHIFT_CLRMASK (~(WORD)HW_SWIZZLECSR1_SHIFT_SETMASK)
                             9924 ; 82   |#define HW_SWIZZLECSR1_MEM_CLRMASK (~(WORD)HW_SWIZZLECSR1_MEM_SETMASK)
                             9925 ; 83   |#define HW_SWIZZLECSR1_CLK_OFF_CLRMASK (~(WORD)HW_SWIZZLECSR1_CLK_OFF_SETMASK)
                             9926 ; 84   |#define HW_SWIZZLECSR1_NEWADD_CLRMASK (~(WORD)HW_SWIZZLECSR1_NEWADD_SETMASK)
                             9927 ; 85   |#define HW_SWIZZLECSR1_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR1_RSVD_SETMASK)
                             9928 ; 86   |
                             9929 ; 87   |////////////////////////////////////////////////////////////////////////////////
                             9930 ; 88   |//  Bit Manipulation Unit Registers
                             9931 ; 89   |////////////////////////////////////////////////////////////////////////////////
                             9932 ; 90   |typedef union
                             9933 ; 91   |{
                             9934 ; 92   |    struct
                             9935 ; 93   |    {
                             9936 ; 94   |    int EN      :1;     /* Swizzle Enable                           */
                             9937 ; 95   |    int LA      :1;     /* Left Align Data                          */
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 169

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9938 ; 96   |    int LNR     :1;     /* Left Barrel Shift                        */
                             9939 ; 97   |    int SIGN    :1;     /* Sign Extend Data                         */
                             9940 ; 98   |    unsigned SHIFT :4;          /* Number of positions to shift (0 to 23)   */
                             9941 ; 99   |    int MEM     :1;     /* Manipulate in Memory (not in registers)  */
                             9942 ; 100  |    int CLK_OFF :1;     /* Gate the Clock, Power Off                */
                             9943 ; 101  |    int NEWADD  :1;     /* Place the data into a new location       */     
                             9944 ; 102  |    } B;
                             9945 ; 103  |    int I;
                             9946 ; 104  |    unsigned U;
                             9947 ; 105  |} swizzlecsr1_type;
                             9948 ; 106  |////////////////////////////////////////////////////////////////////////////////
                             9949 ; 107  |#define HW_SWIZZLECS1R (*(volatile swizzlecsr1_type _X*) (HW_SWIZZLE_BASEADDR))       /* S
                                  wizzle Control & Status Register 1 */
                             9950 ; 108  |
                             9951 ; 109  |////  Swizzle CSR2 (HW_SWIZZLECSR2) Bit Definitions
                             9952 ; 110  |#define HW_SWIZZLECSR2_KICK_BITPOS (0)
                             9953 ; 111  |#define HW_SWIZZLECSR2_SASEL_BITPOS (1)
                             9954 ; 112  |#define HW_SWIZZLECSR2_DESASEL_BITPOS (3)
                             9955 ; 113  |#define HW_SWIZZLECSR2_BIGE_BITPOS (5)
                             9956 ; 114  |#define HW_SWIZZLECSR2_BITREV_BITPOS (6)
                             9957 ; 115  |#define HW_SWIZZLECSR2_PLSB_BITPOS (7)
                             9958 ; 116  |#define HW_SWIZZLECSR2_PISB_OFF_BITPOS (8)
                             9959 ; 117  |#define HW_SWIZZLECSR2_PMSB_BITPOS (9)
                             9960 ; 118  |#define HW_SWIZZLECSR2_P16L_BITPOS (10)
                             9961 ; 119  |#define HW_SWIZZLECSR2_P16I_BITPOS (11)
                             9962 ; 120  |#define HW_SWIZZLECSR2_BS_EN_BITPOS (12)
                             9963 ; 121  |#define HW_SWIZZLECSR2_SBYTEDEST_BITPOS (13)
                             9964 ; 122  |#define HW_SWIZZLECSR2_UNKICK_BITPOS (15)
                             9965 ; 123  |#define HW_SWIZZLECSR2_RSVD_BITPOS (16)
                             9966 ; 124  |
                             9967 ; 125  |#define HW_SWIZZLECSR2_KICK_WIDTH (1)
                             9968 ; 126  |#define HW_SWIZZLECSR2_SASEL_WIDTH (2)
                             9969 ; 127  |#define HW_SWIZZLECSR2_DESASEL_WIDTH (2)
                             9970 ; 128  |#define HW_SWIZZLECSR2_BIGE_WIDTH (1)
                             9971 ; 129  |#define HW_SWIZZLECSR2_BITREV_WIDTH (1)
                             9972 ; 130  |#define HW_SWIZZLECSR2_PLSB_WIDTH (1)
                             9973 ; 131  |#define HW_SWIZZLECSR2_PMSB_WIDTH (1)
                             9974 ; 132  |#define HW_SWIZZLECSR2_P16L_WIDTH (1)
                             9975 ; 133  |#define HW_SWIZZLECSR2_P16I_WIDTH (1)
                             9976 ; 134  |#define HW_SWIZZLECSR2_BS_EN_WIDTH (1)
                             9977 ; 135  |#define HW_SWIZZLECSR2_SBYTEDEST_WIDTH (2)
                             9978 ; 136  |#define HW_SWIZZLECSR2_UNKICK_WIDTH (1)
                             9979 ; 137  |#define HW_SWIZZLECSR2_RSVD_WIDTH (8)
                             9980 ; 138  |
                             9981 ; 139  |#define HW_SWIZZLECSR2_KICK_SETMASK (((1<HW_SWIZZLECSR2_KICK_WIDTH)-1)<<HW_SWIZZLECSR2_KIC
                                  K_BITPOS)
                             9982 ; 140  |#define HW_SWIZZLECSR2_SASEL_SETMASK (((1<HW_SWIZZLECSR2_SASEL_WIDTH)-1)<<HW_SWIZZLECSR2_S
                                  ASEL_BITPOS)
                             9983 ; 141  |#define HW_SWIZZLECSR2_DESASEL_SETMASK (((1<HW_SWIZZLECSR2_DESASEL_WIDTH)-1)<<HW_SWIZZLECS
                                  R2_DESASEL_BITPOS)
                             9984 ; 142  |#define HW_SWIZZLECSR2_BIGE_SETMASK (((1<HW_SWIZZLECSR2_BIGE_WIDTH)-1)<<HW_SWIZZLECSR2_BIG
                                  E_BITPOS)
                             9985 ; 143  |#define HW_SWIZZLECSR2_BITREV_SETMASK (((1<HW_SWIZZLECSR2_BITREV_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _BITREV_BITPOS)
                             9986 ; 144  |#define HW_SWIZZLECSR2_PLSB_SETMASK (((1<HW_SWIZZLECSR2_PLSB_WIDTH)-1)<<HW_SWIZZLECSR2_PLS
                                  B_BITPOS)
                             9987 ; 145  |#define HW_SWIZZLECSR2_PMSB_SETMASK (((1<HW_SWIZZLECSR2_PMSB_WIDTH)-1)<<HW_SWIZZLECSR2_PMS
                                  B_BITPOS)
                             9988 ; 146  |#define HW_SWIZZLECSR2_P16L_SETMASK (((1<HW_SWIZZLECSR2_P16L_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  L_BITPOS)
                             9989 ; 147  |#define HW_SWIZZLECSR2_P16I_SETMASK (((1<HW_SWIZZLECSR2_P16I_WIDTH)-1)<<HW_SWIZZLECSR2_P16
                                  I_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 170

M:ADDR CODE           CYCLES LINE SOURCELINE
                             9990 ; 148  |#define HW_SWIZZLECSR2_BS_EN_SETMASK (((1<HW_SWIZZLECSR2_BS_EN_WIDTH)-1)<<HW_SWIZZLECSR2_B
                                  S_EN_BITPOS)
                             9991 ; 149  |#define HW_SWIZZLECSR2_SBYTEDEST_SETMASK (((1<HW_SWIZZLECSR2_SBYTEDEST_WIDTH)-1)<<HW_SWIZZ
                                  LECSR2_SBYTEDEST_BITPOS)
                             9992 ; 150  |#define HW_SWIZZLECSR2_UNKICK_SETMASK (((1<HW_SWIZZLECSR2_UNKICK_WIDTH)-1)<<HW_SWIZZLECSR2
                                  _UNKICK_BITPOS)
                             9993 ; 151  |#define HW_SWIZZLECSR2_RSVD_SETMASK (((1<HW_SWIZZLECSR2_RSVD_WIDTH)-1)<<HW_SWIZZLECSR2_RSV
                                  D_BITPOS)
                             9994 ; 152  |
                             9995 ; 153  |#define HW_SWIZZLECSR2_KICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_KICK_SETMASK)
                             9996 ; 154  |#define HW_SWIZZLECSR2_SASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_SASEL_SETMASK)
                             9997 ; 155  |#define HW_SWIZZLECSR2_DESASEL_CLRMASK (~(WORD)HW_SWIZZLECSR2_DESASEL_SETMASK)
                             9998 ; 156  |#define HW_SWIZZLECSR2_BIGE_CLRMASK (~(WORD)HW_SWIZZLECSR2_BIGE_SETMASK)
                             9999 ; 157  |#define HW_SWIZZLECSR2_BITREV_CLRMASK (~(WORD)HW_SWIZZLECSR2_BITREV_SETMASK)
                            10000 ; 158  |#define HW_SWIZZLECSR2_PLSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PLSB_SETMASK)
                            10001 ; 159  |#define HW_SWIZZLECSR2_PMSB_CLRMASK (~(WORD)HW_SWIZZLECSR2_PMSB_SETMASK)
                            10002 ; 160  |#define HW_SWIZZLECSR2_P16L_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16L_SETMASK)
                            10003 ; 161  |#define HW_SWIZZLECSR2_P16I_CLRMASK (~(WORD)HW_SWIZZLECSR2_P16I_SETMASK)
                            10004 ; 162  |#define HW_SWIZZLECSR2_BS_EN_CLRMASK (~(WORD)HW_SWIZZLECSR2_BS_EN_SETMASK)
                            10005 ; 163  |#define HW_SWIZZLECSR2_SBYTEDEST_CLRMASK (~(WORD)HW_SWIZZLECSR2_SBYTEDEST_SETMASK)
                            10006 ; 164  |#define HW_SWIZZLECSR2_UNKICK_CLRMASK (~(WORD)HW_SWIZZLECSR2_UNKICK_SETMASK)
                            10007 ; 165  |#define HW_SWIZZLECSR2_RSVD_CLRMASK (~(WORD)HW_SWIZZLECSR2_RSVD_SETMASK)
                            10008 ; 166  |
                            10009 ; 167  |///////////////////////////////////////////////////////////////////////////////
                            10010 ; 168  |typedef union
                            10011 ; 169  |{
                            10012 ; 170  |    struct
                            10013 ; 171  |    {
                            10014 ; 172  |    int KICK    :1;         /* Start transfer                      */
                            10015 ; 173  |    unsigned SASEL :2;              /* Source memory Select                */
                            10016 ; 174  |    unsigned DESASEL :2;                    /* Destination memory Select           */
                            10017 ; 175  |    int BIGE        :1;             /* Big Endian Enable                   */
                            10018 ; 176  |    int BITREV      :1;     /* Bit reverse the data                */
                            10019 ; 177  |    int PLSB        :1;             /* Pass Least Significant Byte         */
                            10020 ; 178  |    int PISB        :1;     /* Pass Intermediate Byte              */
                            10021 ; 179  |    int PMSB        :1;     /* Pass Most Significant Byte          */
                            10022 ; 180  |    int P16L        :1;     /* Pass Least Significant word         */
                            10023 ; 181  |    int P16I        :1;     /* Pass Intermediate significant word  */
                            10024 ; 182  |    int BS_EN       :1;     /* Barrel Shift Enable                 */
                            10025 ; 183  |    unsigned SBYTE  :2;                     /* Start byte                          */
                            10026 ; 184  |    int UNKICK      :1;     /* Halt transfer                       */  
                            10027 ; 185  |    } B;
                            10028 ; 186  |    unsigned int I;
                            10029 ; 187  |    unsigned int U;
                            10030 ; 188  |} swizzlecsr2_type;
                            10031 ; 189  |///////////////////////////////////////////////////////////////////////////////
                            10032 ; 190  |#define HW_SWIZZLECS2R (*(volatile swizzlecsr2_type _X*) (HW_SWIZZLE_BASEADDR+1))     /* S
                                  wizzle Control & Status Register 2 */
                            10033 ; 191  |
                            10034 ; 192  |////  Swizzle SIZER (HW_SWIZZLESIZER) Bit Definitions
                            10035 ; 193  |#define HW_SWIZZLESIZER_SIZE_BITPOS (0)
                            10036 ; 194  |#define HW_SWIZZLESIZER_NEW_SHIFT_BITPOS (16)
                            10037 ; 195  |#define HW_SWIZZLESIZER_RSVD_BITPOS (21)
                            10038 ; 196  |
                            10039 ; 197  |#define HW_SWIZZLESIZER_SIZE_WIDTH (16)
                            10040 ; 198  |#define HW_SWIZZLESIZER_NEW_SHIFT_WIDTH (5)
                            10041 ; 199  |#define HW_SWIZZLESIZER_RSVD_WIDTH (3)
                            10042 ; 200  |
                            10043 ; 201  |#define HW_SWIZZLESIZER_SIZE_SETMASK (((1<HW_SWIZZLESIZER_SIZE_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  SIZE_BITPOS)
                            10044 ; 202  |#define HW_SWIZZLESIZER_NEW_SHIFT_SETMASK (((1<HW_SWIZZLESIZER_NEW_SHIFT_WIDTH)-1)<<HW_SWI
                                  ZZLESIZER_NEW_SHIFT_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 171

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10045 ; 203  |#define HW_SWIZZLESIZER_RSVD_SETMASK (((1<HW_SWIZZLESIZER_RSVD_WIDTH)-1)<<HW_SWIZZLESIZER_
                                  RSVD_BITPOS)
                            10046 ; 204  |
                            10047 ; 205  |#define HW_SWIZZLESIZER_SIZE_CLRMASK (~(WORD)HW_SWIZZLESIZER_SIZE_SETMASK)
                            10048 ; 206  |#define HW_SWIZZLESIZER_NEW_SHIFT_CLRMASK (~(WORD)HW_SWIZZLESIZER_NEW_SHIFT_SETMASK)
                            10049 ; 207  |#define HW_SWIZZLESIZER_RSVD_CLRMASK (~(WORD)HW_SWIZZLESIZER_RSVD_SETMASK)
                            10050 ; 208  |
                            10051 ; 209  |///////////////////////////////////////////////////////////////////////////////
                            10052 ; 210  |typedef union
                            10053 ; 211  |{
                            10054 ; 212  |    struct
                            10055 ; 213  |    {
                            10056 ; 214  |    unsigned SIZE      :16;        /* Number of memory words to manipulate */
                            10057 ; 215  |    unsigned NEW_SHIFT :5;         /* Source memory Select                 */
                            10058 ; 216  |    } B;
                            10059 ; 217  |    int I;
                            10060 ; 218  |    unsigned U;
                            10061 ; 219  |} swizzlesizer_type;
                            10062 ; 220  |///////////////////////////////////////////////////////////////////////////////
                            10063 ; 221  |#define HW_SWIZZLESIZER (*(volatile swizzlesizer_type _X*) (HW_SWIZZLE_BASEADDR+2))       
                                   /* Swizzle Transfer Size Register */
                            10064 ; 222  |#define HW_SWIZZLESOURCER (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+3))      /* S
                                  wizzle Source Address Register */
                            10065 ; 223  |#define HW_SWIZZLEDATA1R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+4))       /* S
                                  wizzle Data1 Register */
                            10066 ; 224  |#define HW_SWIZZLEDATA2R (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+5))       /* S
                                  wizzle Data2 Register */
                            10067 ; 225  |#define HW_SWIZZLEDESTADDRR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+6))    /* S
                                  wizzle Destination Address Register */
                            10068 ; 226  |#define HW_SWIZZLEBIGENDIANR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+7))   /* S
                                  wizzle Big Endian Register */
                            10069 ; 227  |#define HW_SWIZZLEBITREVR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+8))      /* S
                                  wizzle BITREV Register */
                            10070 ; 228  |#define HW_SWIZZLEPASSLSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+9))     /* S
                                  wizzle Pass Least Significant Byte Register */
                            10071 ; 229  |#define HW_SWIZZLEPASSISBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+10))    /* S
                                  wizzle Pass Intermediate Byte Register */
                            10072 ; 230  |#define HW_SWIZZLEPASSMSBR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+11))    /* S
                                  wizzle Pass Most Significant Byte Register */
                            10073 ; 231  |#define HW_SWIZZLEPASSLSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+12))    /* S
                                  wizzle Pass Least Significant Word Register */
                            10074 ; 232  |#define HW_SWIZZLEPASSISWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+13))    /* S
                                  wizzle Pass Intermediate Significant Word Register */
                            10075 ; 233  |#define HW_SWIZZLEPASSMSWR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+14))    /* S
                                  wizzle Pass Most Significant Word Register */
                            10076 ; 234  |#define HW_SWIZZLEBARRELR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+15))    /* Sw
                                  izzle Barrel Shift Register */
                            10077 ; 235  |#define HW_SWIZZLEDIV3LR (*(volatile unsigned int _X*) (HW_SWIZZLE_BASEADDR+16))    /* Swi
                                  zzle Divide By 3 Lower Register */
                            10078 ; 236  |
                            10079 ; 237  |
                            10080 ; 238  |////  Swizzle DIV3UR (HW_SWIZZLEDIV3UR) Bit Definitions
                            10081 ; 239  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_BITPOS (0)
                            10082 ; 240  |#define HW_SWIZZLEDIV3UR_RSVD0_BITPOS (8)
                            10083 ; 241  |#define HW_SWIZZLEDIV3UR_REMAINDER_BITPOS (20)
                            10084 ; 242  |#define HW_SWIZZLEDIV3UR_RSVD1_BITPOS (22)
                            10085 ; 243  |
                            10086 ; 244  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH (8)
                            10087 ; 245  |#define HW_SWIZZLEDIV3UR_RSVD0_WIDTH (12)
                            10088 ; 246  |#define HW_SWIZZLEDIV3UR_REMAINDER_WIDTH (2)
                            10089 ; 247  |#define HW_SWIZZLEDIV3UR_RSVD1_WIDTH (2)
                            10090 ; 248  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 172

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10091 ; 249  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK (((1<HW_SWIZZLEDIV3UR_DIV3_UPPER_WIDTH)-1)<<HW
                                  _SWIZZLEDIV3UR_DIV3_UPPER_BITPOS)
                            10092 ; 250  |#define HW_SWIZZLEDIV3UR_RSVD0_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD0_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD0_BITPOS)
                            10093 ; 251  |#define HW_SWIZZLEDIV3UR_REMAINDER_SETMASK (((1<HW_SWIZZLEDIV3UR_REMAINDER_WIDTH)-1)<<HW_S
                                  WIZZLEDIV3UR_REMAINDER_BITPOS)
                            10094 ; 252  |#define HW_SWIZZLEDIV3UR_RSVD1_SETMASK (((1<HW_SWIZZLEDIV3UR_RSVD1_WIDTH)-1)<<HW_SWIZZLEDI
                                  V3UR_RSVD1_BITPOS)
                            10095 ; 253  |
                            10096 ; 254  |#define HW_SWIZZLEDIV3UR_DIV3_UPPER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_DIV3_UPPER_SETMASK)
                            10097 ; 255  |#define HW_SWIZZLEDIV3UR_RSVD0_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD0_SETMASK)
                            10098 ; 256  |#define HW_SWIZZLEDIV3UR_REMAINDER_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_REMAINDER_SETMASK)
                            10099 ; 257  |#define HW_SWIZZLEDIV3UR_RSVD1_CLRMASK (~(WORD)HW_SWIZZLEDIV3UR_RSVD1_SETMASK)
                            10100 ; 258  |
                            10101 ; 259  |///////////////////////////////////////////////////////////////////////////////
                            10102 ; 260  |typedef union
                            10103 ; 261  |{
                            10104 ; 262  |    struct
                            10105 ; 263  |    {
                            10106 ; 264  |    unsigned DIV3_UPPER    :8;     /* Number of memory words to manipulate */
                            10107 ; 265  |    unsigned RSVD0         :12;         /* Source memory Select                 */
                            10108 ; 266  |    unsigned REMAINDER     :2;         /* Source memory Select                 */
                            10109 ; 267  |    } B;
                            10110 ; 268  |    int I;
                            10111 ; 269  |    unsigned U;
                            10112 ; 270  |} swizzlediv3ur_type;
                            10113 ; 271  |///////////////////////////////////////////////////////////////////////////////
                            10114 ; 272  |#define HW_SWIZZLEDIV3UR (*(volatile swizzlediv3ur_type _X*) (HW_SWIZZLE_BASEADDR+17))    
                                  /* Swizzle Divide By 3 Upper Register */
                            10115 ; 273  |
                            10116 ; 274  |#endif
                            10117 ; 275  |
                            10118 
                            10120 
                            10121 ; 33   |#include "regssdram.h"
                            10122 
                            10124 
                            10125 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10126 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            10127 ; 3    |//;  File        : regssdram.inc
                            10128 ; 4    |//;  Description : Mixed Signal IP Register definition
                            10129 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10130 ; 6    |
                            10131 ; 7    |// The following naming conventions are followed in this file.
                            10132 ; 8    |// All registers are named using the format...
                            10133 ; 9    |//     HW_<module>_<regname>
                            10134 ; 10   |// where <module> is the module name which can be any of the following...
                            10135 ; 11   |//     SYSTEM
                            10136 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            10137 ; 13   |// module name includes a number starting from 0 for the first instance of
                            10138 ; 14   |// that module)
                            10139 ; 15   |// <regname> is the specific register within that module
                            10140 ; 16   |// We also define the following...
                            10141 ; 17   |//     HW_<module>_<regname>_BITPOS
                            10142 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10143 ; 19   |//     HW_<module>_<regname>_SETMASK
                            10144 ; 20   |// which does something else, and
                            10145 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            10146 ; 22   |// which does something else.
                            10147 ; 23   |// Other rules
                            10148 ; 24   |//     All caps
                            10149 ; 25   |//     Numeric identifiers start at 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 173

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10150 ; 26   |
                            10151 ; 27   |#if !(defined(regssdraminc))
                            10152 ; 28   |#define regssdraminc 1
                            10153 ; 29   |
                            10154 ; 30   |#include "types.h"
                            10155 
                            10157 
                            10158 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10159 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10160 ; 3    |//
                            10161 ; 4    |// Filename: types.h
                            10162 ; 5    |// Description: Standard data types
                            10163 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10164 ; 7    |
                            10165 ; 8    |#ifndef _TYPES_H
                            10166 ; 9    |#define _TYPES_H
                            10167 ; 10   |
                            10168 ; 11   |// TODO:  move this outta here!
                            10169 ; 12   |#if !defined(NOERROR)
                            10170 ; 13   |#define NOERROR 0
                            10171 ; 14   |#define SUCCESS 0
                            10172 ; 15   |#endif 
                            10173 ; 16   |#if !defined(SUCCESS)
                            10174 ; 17   |#define SUCCESS  0
                            10175 ; 18   |#endif
                            10176 ; 19   |#if !defined(ERROR)
                            10177 ; 20   |#define ERROR   -1
                            10178 ; 21   |#endif
                            10179 ; 22   |#if !defined(FALSE)
                            10180 ; 23   |#define FALSE 0
                            10181 ; 24   |#endif
                            10182 ; 25   |#if !defined(TRUE)
                            10183 ; 26   |#define TRUE  1
                            10184 ; 27   |#endif
                            10185 ; 28   |
                            10186 ; 29   |#if !defined(NULL)
                            10187 ; 30   |#define NULL 0
                            10188 ; 31   |#endif
                            10189 ; 32   |
                            10190 ; 33   |#define MAX_INT     0x7FFFFF
                            10191 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10192 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10193 ; 36   |#define MAX_ULONG   (-1) 
                            10194 ; 37   |
                            10195 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10196 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10197 ; 40   |
                            10198 ; 41   |
                            10199 ; 42   |#define BYTE    unsigned char       // btVarName
                            10200 ; 43   |#define CHAR    signed char         // cVarName
                            10201 ; 44   |#define USHORT  unsigned short      // usVarName
                            10202 ; 45   |#define SHORT   unsigned short      // sVarName
                            10203 ; 46   |#define WORD    unsigned int        // wVarName
                            10204 ; 47   |#define INT     signed int          // iVarName
                            10205 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10206 ; 49   |#define LONG    signed long         // lVarName
                            10207 ; 50   |#define BOOL    unsigned int        // bVarName
                            10208 ; 51   |#define FRACT   _fract              // frVarName
                            10209 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10210 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10211 ; 54   |#define FLOAT   float               // fVarName
                            10212 ; 55   |#define DBL     double              // dVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 174

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10213 ; 56   |#define ENUM    enum                // eVarName
                            10214 ; 57   |#define CMX     _complex            // cmxVarName
                            10215 ; 58   |typedef WORD UCS3;                   // 
                            10216 ; 59   |
                            10217 ; 60   |#define UINT16  unsigned short
                            10218 ; 61   |#define UINT8   unsigned char   
                            10219 ; 62   |#define UINT32  unsigned long
                            10220 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10221 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10222 ; 65   |#define WCHAR   UINT16
                            10223 ; 66   |
                            10224 ; 67   |//UINT128 is 16 bytes or 6 words
                            10225 ; 68   |typedef struct UINT128_3500 {   
                            10226 ; 69   |    int val[6];     
                            10227 ; 70   |} UINT128_3500;
                            10228 ; 71   |
                            10229 ; 72   |#define UINT128   UINT128_3500
                            10230 ; 73   |
                            10231 ; 74   |// Little endian word packed byte strings:   
                            10232 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10233 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10234 ; 77   |// Little endian word packed byte strings:   
                            10235 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10236 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10237 ; 80   |
                            10238 ; 81   |// Declare Memory Spaces To Use When Coding
                            10239 ; 82   |// A. Sector Buffers
                            10240 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10241 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10242 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10243 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10244 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10245 ; 88   |// B. Media DDI Memory
                            10246 ; 89   |#define MEDIA_DDI_MEM _Y
                            10247 ; 90   |
                            10248 ; 91   |
                            10249 ; 92   |
                            10250 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10251 ; 94   |// Examples of circular pointers:
                            10252 ; 95   |//    INT CIRC cpiVarName
                            10253 ; 96   |//    DWORD CIRC cpdwVarName
                            10254 ; 97   |
                            10255 ; 98   |#define RETCODE INT                 // rcVarName
                            10256 ; 99   |
                            10257 ; 100  |// generic bitfield structure
                            10258 ; 101  |struct Bitfield {
                            10259 ; 102  |    unsigned int B0  :1;
                            10260 ; 103  |    unsigned int B1  :1;
                            10261 ; 104  |    unsigned int B2  :1;
                            10262 ; 105  |    unsigned int B3  :1;
                            10263 ; 106  |    unsigned int B4  :1;
                            10264 ; 107  |    unsigned int B5  :1;
                            10265 ; 108  |    unsigned int B6  :1;
                            10266 ; 109  |    unsigned int B7  :1;
                            10267 ; 110  |    unsigned int B8  :1;
                            10268 ; 111  |    unsigned int B9  :1;
                            10269 ; 112  |    unsigned int B10 :1;
                            10270 ; 113  |    unsigned int B11 :1;
                            10271 ; 114  |    unsigned int B12 :1;
                            10272 ; 115  |    unsigned int B13 :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 175

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10273 ; 116  |    unsigned int B14 :1;
                            10274 ; 117  |    unsigned int B15 :1;
                            10275 ; 118  |    unsigned int B16 :1;
                            10276 ; 119  |    unsigned int B17 :1;
                            10277 ; 120  |    unsigned int B18 :1;
                            10278 ; 121  |    unsigned int B19 :1;
                            10279 ; 122  |    unsigned int B20 :1;
                            10280 ; 123  |    unsigned int B21 :1;
                            10281 ; 124  |    unsigned int B22 :1;
                            10282 ; 125  |    unsigned int B23 :1;
                            10283 ; 126  |};
                            10284 ; 127  |
                            10285 ; 128  |union BitInt {
                            10286 ; 129  |        struct Bitfield B;
                            10287 ; 130  |        int        I;
                            10288 ; 131  |};
                            10289 ; 132  |
                            10290 ; 133  |#define MAX_MSG_LENGTH 10
                            10291 ; 134  |struct CMessage
                            10292 ; 135  |{
                            10293 ; 136  |        unsigned int m_uLength;
                            10294 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10295 ; 138  |};
                            10296 ; 139  |
                            10297 ; 140  |typedef struct {
                            10298 ; 141  |    WORD m_wLength;
                            10299 ; 142  |    WORD m_wMessage;
                            10300 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10301 ; 144  |} Message;
                            10302 ; 145  |
                            10303 ; 146  |struct MessageQueueDescriptor
                            10304 ; 147  |{
                            10305 ; 148  |        int *m_pBase;
                            10306 ; 149  |        int m_iModulo;
                            10307 ; 150  |        int m_iSize;
                            10308 ; 151  |        int *m_pHead;
                            10309 ; 152  |        int *m_pTail;
                            10310 ; 153  |};
                            10311 ; 154  |
                            10312 ; 155  |struct ModuleEntry
                            10313 ; 156  |{
                            10314 ; 157  |    int m_iSignaledEventMask;
                            10315 ; 158  |    int m_iWaitEventMask;
                            10316 ; 159  |    int m_iResourceOfCode;
                            10317 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10318 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10319 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10320 ; 163  |    int m_uTimeOutHigh;
                            10321 ; 164  |    int m_uTimeOutLow;
                            10322 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10323 ; 166  |};
                            10324 ; 167  |
                            10325 ; 168  |union WaitMask{
                            10326 ; 169  |    struct B{
                            10327 ; 170  |        unsigned int m_bNone     :1;
                            10328 ; 171  |        unsigned int m_bMessage  :1;
                            10329 ; 172  |        unsigned int m_bTimer    :1;
                            10330 ; 173  |        unsigned int m_bButton   :1;
                            10331 ; 174  |    } B;
                            10332 ; 175  |    int I;
                            10333 ; 176  |} ;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 176

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10334 ; 177  |
                            10335 ; 178  |
                            10336 ; 179  |struct Button {
                            10337 ; 180  |        WORD wButtonEvent;
                            10338 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10339 ; 182  |};
                            10340 ; 183  |
                            10341 ; 184  |struct Message {
                            10342 ; 185  |        WORD wMsgLength;
                            10343 ; 186  |        WORD wMsgCommand;
                            10344 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10345 ; 188  |};
                            10346 ; 189  |
                            10347 ; 190  |union EventTypes {
                            10348 ; 191  |        struct CMessage msg;
                            10349 ; 192  |        struct Button Button ;
                            10350 ; 193  |        struct Message Message;
                            10351 ; 194  |};
                            10352 ; 195  |
                            10353 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10354 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10355 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10356 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10357 ; 200  |
                            10358 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10359 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10360 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10361 ; 204  |
                            10362 ; 205  |#if DEBUG
                            10363 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10364 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10365 ; 208  |#else 
                            10366 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10367 ; 210  |#define DebugBuildAssert(x)    
                            10368 ; 211  |#endif
                            10369 ; 212  |
                            10370 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10371 ; 214  |//  #pragma asm
                            10372 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10373 ; 216  |//  #pragma endasm
                            10374 ; 217  |
                            10375 ; 218  |
                            10376 ; 219  |#ifdef COLOR_262K
                            10377 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10378 ; 221  |#elif defined(COLOR_65K)
                            10379 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10380 ; 223  |#else
                            10381 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10382 ; 225  |#endif
                            10383 ; 226  |    
                            10384 ; 227  |#endif // #ifndef _TYPES_H
                            10385 
                            10387 
                            10388 ; 31   |
                            10389 ; 32   |#define HW_SDRAM_BASEADDR 0xF900
                            10390 ; 33   |
                            10391 ; 34   |
                            10392 ; 35   |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 177

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10393 ; 36   |//  SDRAM CSR (HW_SDRAM_CSR) Bit Definitions
                            10394 ; 37   |#define HW_SDRAM_CSR_SDRAMEN_BITPOS 0
                            10395 ; 38   |#define HW_SDRAM_CSR_IE_BITPOS 1
                            10396 ; 39   |#define HW_SDRAM_CSR_RNW_BITPOS 2
                            10397 ; 40   |#define HW_SDRAM_CSR_KICK_BITPOS 3
                            10398 ; 41   |#define HW_SDRAM_CSR_LM_BITPOS 4
                            10399 ; 42   |#define HW_SDRAM_CSR_ISTAT_BITPOS 5
                            10400 ; 43   |#define HW_SDRAM_CSR_PWDN_BITPOS 6
                            10401 ; 44   |#define HW_SDRAM_CSR_SBYTE_BITPOS 8
                            10402 ; 45   |#define HW_SDRAM_CSR_MEM_BITPOS 10
                            10403 ; 46   |#define HW_SDRAM_CSR_BIGE_BITPOS 12
                            10404 ; 47   |#define HW_SDRAM_CSR_ASIZE_BITPOS 13
                            10405 ; 48   |#define HW_SDRAM_CSR_UKICK_BITPOS 16
                            10406 ; 49   |#define HW_SDRAM_CSR_DIV_BITPOS 17
                            10407 ; 50   |#define HW_SDRAM_CSR_MULTI_BITPOS 21
                            10408 ; 51   |#define HW_SDRAM_CSR_SDRAM_BITPOS 22
                            10409 ; 52   |#define HW_SDRAM_CSR_SIGN_BITPOS 23
                            10410 ; 53   |
                            10411 ; 54   |#define HW_SDRAM_CSR_SDRAMEN_WIDTH 1
                            10412 ; 55   |#define HW_SDRAM_CSR_IE_WIDTH 1
                            10413 ; 56   |#define HW_SDRAM_CSR_RNW_WIDTH 1
                            10414 ; 57   |#define HW_SDRAM_CSR_KICK_WIDTH 1
                            10415 ; 58   |#define HW_SDRAM_CSR_LM_WIDTH 1
                            10416 ; 59   |#define HW_SDRAM_CSR_ISTAT_WIDTH 1
                            10417 ; 60   |#define HW_SDRAM_CSR_PWDN_WIDTH 1
                            10418 ; 61   |#define HW_SDRAM_CSR_SBYTE_WIDTH 2
                            10419 ; 62   |#define HW_SDRAM_CSR_MEM_WIDTH 2
                            10420 ; 63   |#define HW_SDRAM_CSR_BIGE_WIDTH 1
                            10421 ; 64   |#define HW_SDRAM_CSR_ASIZE_WIDTH 3
                            10422 ; 65   |#define HW_SDRAM_CSR_UKICK_WIDTH 1
                            10423 ; 66   |#define HW_SDRAM_CSR_DIV_WIDTH 4
                            10424 ; 67   |#define HW_SDRAM_CSR_MULTI_WIDTH 1
                            10425 ; 68   |#define HW_SDRAM_CSR_SDRAM_WIDTH 1
                            10426 ; 69   |#define HW_SDRAM_CSR_SIGN_WIDTH 1
                            10427 ; 70   |
                            10428 ; 71   |#define HW_SDRAM_CSR_SDRAMEN_SETMASK (((1<<HW_SDRAM_CSR_SDRAMEN_WIDTH)-1)<<HW_SDRAM_CSR_SD
                                  RAMEN_BITPOS)
                            10429 ; 72   |#define HW_SDRAM_CSR_IE_SETMASK (((1<<HW_SDRAM_CSR_IE_WIDTH)-1)<<HW_SDRAM_CSR_IE_BITPOS)
                            10430 ; 73   |#define HW_SDRAM_CSR_RNW_SETMASK (((1<<HW_SDRAM_CSR_RNW_WIDTH)-1)<<HW_SDRAM_CSR_RNW_BITPOS
                                  )
                            10431 ; 74   |#define HW_SDRAM_CSR_KICK_SETMASK (((1<<HW_SDRAM_CSR_KICK_WIDTH)-1)<<HW_SDRAM_CSR_KICK_BIT
                                  POS)
                            10432 ; 75   |#define HW_SDRAM_CSR_LM_SETMASK (((1<<HW_SDRAM_CSR_LM_WIDTH)-1)<<HW_SDRAM_CSR_LM_BITPOS)
                            10433 ; 76   |#define HW_SDRAM_CSR_ISTAT_SETMASK (((1<<HW_SDRAM_CSR_ISTAT_WIDTH)-1)<<HW_SDRAM_CSR_ISTAT_
                                  BITPOS)
                            10434 ; 77   |#define HW_SDRAM_CSR_PWDN_SETMASK (((1<<HW_SDRAM_CSR_PWDN_WIDTH)-1)<<HW_SDRAM_CSR_PWDN_BIT
                                  POS)
                            10435 ; 78   |#define HW_SDRAM_CSR_SBYTE_SETMASK (((1<<HW_SDRAM_CSR_SBYTE_WIDTH)-1)<<HW_SDRAM_CSR_SBYTE_
                                  BITPOS)
                            10436 ; 79   |#define HW_SDRAM_CSR_MEM_SETMASK (((1<<HW_SDRAM_CSR_MEM_WIDTH)-1)<<HW_SDRAM_CSR_MEM_BITPOS
                                  )
                            10437 ; 80   |#define HW_SDRAM_CSR_BIGE_SETMASK (((1<<HW_SDRAM_CSR_BIGE_WIDTH)-1)<<HW_SDRAM_CSR_BIGE_BIT
                                  POS)
                            10438 ; 81   |#define HW_SDRAM_CSR_ASIZE_SETMASK (((1<<HW_SDRAM_CSR_ASIZE_WIDTH)-1)<<HW_SDRAM_CSR_ASIZE_
                                  BITPOS)
                            10439 ; 82   |#define HW_SDRAM_CSR_UKICK_SETMASK (((1<<HW_SDRAM_CSR_UKICK_WIDTH)-1)<<HW_SDRAM_CSR_UKICK_
                                  BITPOS)
                            10440 ; 83   |#define HW_SDRAM_CSR_DIV_SETMASK (((1<<HW_SDRAM_CSR_DIV_WIDTH)-1)<<HW_SDRAM_CSR_DIV_BITPOS
                                  )
                            10441 ; 84   |#define HW_SDRAM_CSR_MULTI_SETMASK (((1<<HW_SDRAM_CSR_MULTI_WIDTH)-1)<<HW_SDRAM_CSR_MULTI_
                                  BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 178

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10442 ; 85   |#define HW_SDRAM_CSR_SDRAM_SETMASK (((1<<HW_SDRAM_CSR_SDRAM_WIDTH)-1)<<HW_SDRAM_CSR_SDRAM_
                                  BITPOS)
                            10443 ; 86   |#define HW_SDRAM_CSR_SIGN_SETMASK (((1<<HW_SDRAM_CSR_SIGN_WIDTH)-1)<<HW_SDRAM_CSR_SIGN_BIT
                                  POS)
                            10444 ; 87   |
                            10445 ; 88   |#define HW_SDRAM_CSR_SDRAMEN_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAMEN_SETMASK
                            10446 ; 89   |#define HW_SDRAM_CSR_IE_CLRMASK ~(WORD)HW_SDRAM_CSR_IE_SETMASK
                            10447 ; 90   |#define HW_SDRAM_CSR_RNW_CLRMASK ~(WORD)HW_SDRAM_CSR_RNW_SETMASK
                            10448 ; 91   |#define HW_SDRAM_CSR_KICK_CLRMASK ~(WORD)HW_SDRAM_CSR_KICK_SETMASK
                            10449 ; 92   |#define HW_SDRAM_CSR_LM_CLRMASK ~(WORD)HW_SDRAM_CSR_LM_SETMASK
                            10450 ; 93   |#define HW_SDRAM_CSR_ISTAT_CLRMASK ~(WORD)HW_SDRAM_CSR_ISTAT_SETMASK
                            10451 ; 94   |#define HW_SDRAM_CSR_PWDN_CLRMASK ~(WORD)HW_SDRAM_CSR_PWDN_SETMASK
                            10452 ; 95   |#define HW_SDRAM_CSR_SBYTE_CLRMASK ~(WORD)HW_SDRAM_CSR_SBYTE_SETMASK
                            10453 ; 96   |#define HW_SDRAM_CSR_MEM_CLRMASK ~(WORD)HW_SDRAM_CSR_MEM_SETMASK
                            10454 ; 97   |#define HW_SDRAM_CSR_BIGE_CLRMASK ~(WORD)HW_SDRAM_CSR_BIGE_SETMASK
                            10455 ; 98   |#define HW_SDRAM_CSR_ASIZE_CLRMASK ~(WORD)HW_SDRAM_CSR_ASIZE_SETMASK
                            10456 ; 99   |#define HW_SDRAM_CSR_UKICK_CLRMASK ~(WORD)HW_SDRAM_CSR_UKICK_SETMASK
                            10457 ; 100  |#define HW_SDRAM_CSR_DIV_CLRMASK ~(WORD)HW_SDRAM_CSR_DIV_SETMASK
                            10458 ; 101  |#define HW_SDRAM_CSR_MULTI_CLRMASK ~(WORD)HW_SDRAM_CSR_MULTI_SETMASK
                            10459 ; 102  |#define HW_SDRAM_CSR_SDRAM_CLRMASK ~(WORD)HW_SDRAM_CSR_SDRAM_SETMASK
                            10460 ; 103  |#define HW_SDRAM_CSR_SIGN_CLRMASK ~(WORD)HW_SDRAM_CSR_SIGN_SETMASK
                            10461 ; 104  |
                            10462 ; 105  |typedef union               
                            10463 ; 106  |{
                            10464 ; 107  |    struct {
                            10465 ; 108  |        int SDRAMEN                     :1;
                            10466 ; 109  |        int IE                          :1;
                            10467 ; 110  |        int RNW                         :1;
                            10468 ; 111  |        int KICK                        :1;
                            10469 ; 112  |        int LM                          :1;
                            10470 ; 113  |        int ISTAT                       :1;
                            10471 ; 114  |        int PWDN                        :1;
                            10472 ; 115  |        int RSVD                        :1;
                            10473 ; 116  |        int SBYTE                       :2;
                            10474 ; 117  |        int MEM                         :2;
                            10475 ; 118  |        int BIGE                        :1;
                            10476 ; 119  |        int ASIZE                       :3;
                            10477 ; 120  |        int UKICK                       :1;
                            10478 ; 121  |        int DIV                         :4;
                            10479 ; 122  |        int MULTI                       :1;
                            10480 ; 123  |        int SDRAM                       :1;
                            10481 ; 124  |        int SIGN                        :1;
                            10482 ; 125  |    } B;
                            10483 ; 126  |    int I;
                            10484 ; 127  |} sdramcsr_type;
                            10485 ; 128  |#define HW_SDRAM_CSR (*(volatile sdramcsr_type _X*) (HW_SDRAM_BASEADDR))        
                            10486 ; 129  |#define HW_SDRAM_ADDR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+1))
                            10487 ; 130  |#define HW_SDRAM_ADDR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+2))
                            10488 ; 131  |#define HW_SDRAM_SYSADDR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+3))
                            10489 ; 132  |#define HW_SDRAM_SIZE (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+4))
                            10490 ; 133  |#define HW_SDRAM_BAR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+7))
                            10491 ; 134  |#define HW_SDRAM_MR (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+8))
                            10492 ; 135  |#define HW_SDRAM_DBAR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+9))
                            10493 ; 136  |#define HW_SDRAM_DBAR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+10))
                            10494 ; 137  |#define HW_SDRAM_DMR1 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+11))
                            10495 ; 138  |#define HW_SDRAM_DMR2 (*(volatile unsigned int _X*) (HW_SDRAM_BASEADDR+12))
                            10496 ; 139  |
                            10497 ; 140  |/////////////////////////////////////////////////////////////////////////////////
                            10498 ; 141  |//  SDRAM Start Address Low Register (HW_SDRAM_ADDR1) Bit Definitions
                            10499 ; 142  |#define HW_SDRAM_ADDR1_XA_BITPOS 0
                            10500 ; 143  |
                            10501 ; 144  |#define HW_SDRAM_ADDR1_XA_SETMASK 0xFFFFFF<<HW_SDRAM_ADDR1_XA_BITPOS
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 179

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10502 ; 145  |
                            10503 ; 146  |#define HW_SDRAM_ADDR1_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR1_XA_SETMASK
                            10504 ; 147  |
                            10505 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            10506 ; 149  |//  SDRAM Start Address High Register (HW_SDRAM_ADDR2) Bit Definitions
                            10507 ; 150  |#define HW_SDRAM_ADDR2_XA_BITPOS 0
                            10508 ; 151  |
                            10509 ; 152  |#define HW_SDRAM_ADDR2_XA_SETMASK 0x1F<<HW_SDRAM_ADDR2_XA_BITPOS
                            10510 ; 153  |
                            10511 ; 154  |#define HW_SDRAM_ADDR2_XA_CLRMASK ~(WORD)HW_SDRAM_ADDR2_XA_SETMASK
                            10512 ; 155  |
                            10513 ; 156  |/////////////////////////////////////////////////////////////////////////////////
                            10514 ; 157  |//  System Start Address Register (HW_SDRAM_SYSADDR) Bit Definitions
                            10515 ; 158  |#define HW_SDRAM_SYSADDR_XA_BITPOS 0
                            10516 ; 159  |
                            10517 ; 160  |#define HW_SDRAM_SYSADDR_XA_SETMASK 0xFFFF<<HW_SDRAM_SYSADDR_XA_BITPOS
                            10518 ; 161  |
                            10519 ; 162  |#define HW_SDRAM_SYSADDR_XA_CLRMASK ~(WORD)HW_SDRAM_SYSADDR_XA_SETMASK
                            10520 ; 163  |
                            10521 ; 164  |/////////////////////////////////////////////////////////////////////////////////
                            10522 ; 165  |//  Number of Bytes to be transfered Register (HW_SDRAM_SIZE) Bit Definitions
                            10523 ; 166  |#define HW_SDRAM_SIZE_XA_BITPOS 0
                            10524 ; 167  |
                            10525 ; 168  |#define HW_SDRAM_SIZE_XA_SETMASK 0x3FFFF<<HW_SDRAM_SIZE_XA_BITPOS
                            10526 ; 169  |
                            10527 ; 170  |#define HW_SDRAM_SIZE_XA_CLRMASK ~(WORD)HW_SDRAM_SIZE_XA_SETMASK
                            10528 ; 171  |
                            10529 ; 172  |/////////////////////////////////////////////////////////////////////////////////
                            10530 ; 173  |//  SDRAM Timer1 Register (HW_SDRAM_TIMER1) Bit Definitions
                            10531 ; 174  |#define HW_SDRAM_TIMER1_INIT_BITPOS 0
                            10532 ; 175  |#define HW_SDRAM_TIMER1_TRP_BITPOS 16
                            10533 ; 176  |#define HW_SDRAM_TIMER1_TRFC_BITPOS 20
                            10534 ; 177  |
                            10535 ; 178  |#define HW_SDRAM_TIMER1_INIT_WIDTH 16
                            10536 ; 179  |#define HW_SDRAM_TIMER1_TRP_WIDTH 4
                            10537 ; 180  |#define HW_SDRAM_TIMER1_TRFC_WIDTH 4
                            10538 ; 181  |
                            10539 ; 182  |#define HW_SDRAM_TIMER1_INIT_SETMASK (((1<<HW_SDRAM_TIMER1_INIT_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _INIT_BITPOS)
                            10540 ; 183  |#define HW_SDRAM_TIMER1_TRP_SETMASK (((1<<HW_SDRAM_TIMER1_TRP_WIDTH)-1)<<HW_SDRAM_TIMER1_T
                                  RP_BITPOS)
                            10541 ; 184  |#define HW_SDRAM_TIMER1_TRFC_SETMASK (((1<<HW_SDRAM_TIMER1_TRFC_WIDTH)-1)<<HW_SDRAM_TIMER1
                                  _TRFC_BITPOS)
                            10542 ; 185  |
                            10543 ; 186  |#define HW_SDRAM_TIMER1_INIT_CLRMASK ~(WORD)HW_SDRAM_TIMER1_INIT_SETMASK
                            10544 ; 187  |#define HW_SDRAM_TIMER1_TRP_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRP_SETMASK
                            10545 ; 188  |#define HW_SDRAM_TIMER1_TRFC_CLRMASK ~(WORD)HW_SDRAM_TIMER1_TRFC_SETMASK
                            10546 ; 189  |
                            10547 ; 190  |typedef union               
                            10548 ; 191  |{
                            10549 ; 192  |    struct {
                            10550 ; 193  |        int INIT                :16;
                            10551 ; 194  |        int TRP                 :4;
                            10552 ; 195  |        int TRFC                :4;
                            10553 ; 196  |    } B;
                            10554 ; 197  |    int I;
                            10555 ; 198  |} sdramtimer1_type;
                            10556 ; 199  |#define HW_SDRAM_TIMER1 (*(volatile sdramtimer1_type _X*) (HW_SDRAM_BASEADDR+5))
                            10557 ; 200  |
                            10558 ; 201  |/////////////////////////////////////////////////////////////////////////////////
                            10559 ; 202  |//  SDRAM Timer2 Register (HW_SDRAM_TIMER2) Bit Definitions
                            10560 ; 203  |#define HW_SDRAM_TIMER2_TXSR_BITPOS 0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 180

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10561 ; 204  |#define HW_SDRAM_TIMER2_TREF_BITPOS 4
                            10562 ; 205  |#define HW_SDRAM_TIMER2_TRCD_BITPOS 16
                            10563 ; 206  |
                            10564 ; 207  |#define HW_SDRAM_TIMER2_TXSR_WIDTH 4
                            10565 ; 208  |#define HW_SDRAM_TIMER2_TREF_WIDTH 12
                            10566 ; 209  |#define HW_SDRAM_TIMER2_TRCD_WIDTH 4
                            10567 ; 210  |
                            10568 ; 211  |#define HW_SDRAM_TIMER2_TXSR_SETMASK (((1<<HW_SDRAM_TIMER2_TXSR_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TXSR_BITPOS)
                            10569 ; 212  |#define HW_SDRAM_TIMER2_TREF_SETMASK (((1<<HW_SDRAM_TIMER2_TREF_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TREF_BITPOS)
                            10570 ; 213  |#define HW_SDRAM_TIMER2_TRCD_SETMASK (((1<<HW_SDRAM_TIMER2_TRCD_WIDTH)-1)<<HW_SDRAM_TIMER2
                                  _TRCD_BITPOS)
                            10571 ; 214  |
                            10572 ; 215  |#define HW_SDRAM_TIMER2_TXSR_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TXSR_SETMASK
                            10573 ; 216  |#define HW_SDRAM_TIMER2_TREF_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TREF_SETMASK
                            10574 ; 217  |#define HW_SDRAM_TIMER2_TRCD_CLRMASK ~(WORD)HW_SDRAM_TIMER2_TRCD_SETMASK
                            10575 ; 218  |
                            10576 ; 219  |typedef union               
                            10577 ; 220  |{
                            10578 ; 221  |    struct {
                            10579 ; 222  |        int TXSR                :4;
                            10580 ; 223  |        int TREF                :12;
                            10581 ; 224  |        int TRCD                :4;
                            10582 ; 225  |        int RSVD                :4; 
                            10583 ; 226  |    } B;
                            10584 ; 227  |    int I;
                            10585 ; 228  |} sdramtimer2_type;
                            10586 ; 229  |#define HW_SDRAM_TIMER2 (*(volatile sdramtimer2_type _X*) (HW_SDRAM_BASEADDR+6))
                            10587 ; 230  |
                            10588 ; 231  |/////////////////////////////////////////////////////////////////////////////////
                            10589 ; 232  |//  System Modulo Base Address Register (HW_SDRAM_BAR) Bit Definitions
                            10590 ; 233  |#define HW_SDRAM_BAR_XA_BITPOS 0
                            10591 ; 234  |
                            10592 ; 235  |#define HW_SDRAM_BAR_XA_SETMASK 0xFFFF<<HW_SDRAM_BAR_XA_BITPOS
                            10593 ; 236  |
                            10594 ; 237  |#define HW_SDRAM_BAR_XA_CLRMASK ~(WORD)HW_SDRAM_BAR_XA_SETMASK
                            10595 ; 238  |
                            10596 ; 239  |/////////////////////////////////////////////////////////////////////////////////
                            10597 ; 240  |//  System Modulo Register (HW_SDRAM_MR) Bit Definitions
                            10598 ; 241  |#define HW_SDRAM_MR_XA_BITPOS 0
                            10599 ; 242  |
                            10600 ; 243  |#define HW_SDRAM_MR_XA_SETMASK 0xFFFF<<HW_SDRAM_MR_XA_BITPOS
                            10601 ; 244  |
                            10602 ; 245  |#define HW_SDRAM_MR_XA_CLRMASK ~(WORD)HW_SDRAM_MR_XA_SETMASK
                            10603 ; 246  |
                            10604 ; 247  |/////////////////////////////////////////////////////////////////////////////////
                            10605 ; 248  |//  SDRAM Mode Register (HW_SDRAM_MODE) Bit Definitions
                            10606 ; 249  |#define HW_SDRAM_MODE_XA_BITPOS 0
                            10607 ; 250  |
                            10608 ; 251  |#define HW_SDRAM_MODE_XA_WIDTH 14
                            10609 ; 252  |
                            10610 ; 253  |#define HW_SDRAM_MODE_XA_SETMASK (((1<<HW_SDRAM_MODE_XA_WIDTH)-1)<<HW_SDRAM_MODE_XA_BITPOS
                                  )
                            10611 ; 254  |
                            10612 ; 255  |#define HW_SDRAM_MODE_XA_CLRMASK ~(WORD)HW_SDRAM_MODE_XA_SETMASK
                            10613 ; 256  |
                            10614 ; 257  |typedef union               
                            10615 ; 258  |{
                            10616 ; 259  |    struct {
                            10617 ; 260  |        int VALUE               :14;
                            10618 ; 261  |        int RSVD                :10; 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 181

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10619 ; 262  |    } B;
                            10620 ; 263  |    int I;
                            10621 ; 264  |} sdrammode_type;
                            10622 ; 265  |#define HW_SDRAM_MODE (*(volatile sdrammode_type _X*) (HW_SDRAM_BASEADDR+14))
                            10623 ; 266  |
                            10624 ; 267  |/////////////////////////////////////////////////////////////////////////////////
                            10625 ; 268  |//  SDRAM Type Register (HW_SDRAM_TYPE) Bit Definitions
                            10626 ; 269  |#define HW_SDRAM_TYPE_COLWIDTH_BITPOS 0
                            10627 ; 270  |#define HW_SDRAM_TYPE_ROWWIDTH_BITPOS 4
                            10628 ; 271  |
                            10629 ; 272  |#define HW_SDRAM_TYPE_COLWIDTH_WIDTH 4
                            10630 ; 273  |#define HW_SDRAM_TYPE_ROWWIDTH_WIDTH 4
                            10631 ; 274  |
                            10632 ; 275  |#define HW_SDRAM_TYPE_COLWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_COLWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_COLWIDTH_BITPOS)
                            10633 ; 276  |#define HW_SDRAM_TYPE_ROWWIDTH_SETMASK (((1<<HW_SDRAM_TYPE_ROWWIDTH_WIDTH)-1)<<HW_SDRAM_TY
                                  PE_ROWWIDTH_BITPOS)
                            10634 ; 277  |
                            10635 ; 278  |#define HW_SDRAM_TYPE_COLWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_COLWIDTH_SETMASK)
                            10636 ; 279  |#define HW_SDRAM_TYPE_ROWWIDTH_CLRMASK (~(WORD)HW_SDRAM_TYPE_ROWWIDTH_SETMASK)
                            10637 ; 280  |
                            10638 ; 281  |typedef union               
                            10639 ; 282  |{
                            10640 ; 283  |    struct {
                            10641 ; 284  |        int COLWIDTH               :4;
                            10642 ; 285  |        int ROWWIDTH               :4; 
                            10643 ; 286  |    } B;
                            10644 ; 287  |    int I;
                            10645 ; 288  |} sdramtype_type;
                            10646 ; 289  |#define HW_SDRAM_TYPE (*(volatile sdramtype_type _X*) (HW_SDRAM_BASEADDR+14))
                            10647 ; 290  |
                            10648 ; 291  |#endif
                            10649 ; 292  |
                            10650 ; 293  |
                            10651 ; 294  |
                            10652 ; 295  |
                            10653 ; 296  |
                            10654 ; 297  |
                            10655 
                            10657 
                            10658 ; 34   |#include "regstb.h"
                            10659 
                            10661 
                            10662 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            10663 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2003
                            10664 ; 3    |// Filename: regstb.inc
                            10665 ; 4    |// Description: Register definitions for Trace Buffer
                            10666 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            10667 ; 6    |// The following naming conventions are followed in this file.
                            10668 ; 7    |// All registers are named using the format...
                            10669 ; 8    |//     HW_<module>_<regname>
                            10670 ; 9    |// where <module> is the module name which can be any of the following...
                            10671 ; 10   |//     USB20
                            10672 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            10673 ; 12   |// module name includes a number starting from 0 for the first instance of
                            10674 ; 13   |// that module)
                            10675 ; 14   |// <regname> is the specific register within that module
                            10676 ; 15   |// We also define the following...
                            10677 ; 16   |//     HW_<module>_<regname>_BITPOS
                            10678 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            10679 ; 18   |//     HW_<module>_<regname>_SETMASK
                            10680 ; 19   |// which does something else, and
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 182

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10681 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            10682 ; 21   |// which does something else.
                            10683 ; 22   |// Other rules
                            10684 ; 23   |//     All caps
                            10685 ; 24   |//     Numeric identifiers start at 0
                            10686 ; 25   |#if !(defined(regstbinc))
                            10687 ; 26   |#define regstbinc 1
                            10688 ; 27   |
                            10689 ; 28   |#include "types.h"
                            10690 
                            10692 
                            10693 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            10694 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            10695 ; 3    |//
                            10696 ; 4    |// Filename: types.h
                            10697 ; 5    |// Description: Standard data types
                            10698 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            10699 ; 7    |
                            10700 ; 8    |#ifndef _TYPES_H
                            10701 ; 9    |#define _TYPES_H
                            10702 ; 10   |
                            10703 ; 11   |// TODO:  move this outta here!
                            10704 ; 12   |#if !defined(NOERROR)
                            10705 ; 13   |#define NOERROR 0
                            10706 ; 14   |#define SUCCESS 0
                            10707 ; 15   |#endif 
                            10708 ; 16   |#if !defined(SUCCESS)
                            10709 ; 17   |#define SUCCESS  0
                            10710 ; 18   |#endif
                            10711 ; 19   |#if !defined(ERROR)
                            10712 ; 20   |#define ERROR   -1
                            10713 ; 21   |#endif
                            10714 ; 22   |#if !defined(FALSE)
                            10715 ; 23   |#define FALSE 0
                            10716 ; 24   |#endif
                            10717 ; 25   |#if !defined(TRUE)
                            10718 ; 26   |#define TRUE  1
                            10719 ; 27   |#endif
                            10720 ; 28   |
                            10721 ; 29   |#if !defined(NULL)
                            10722 ; 30   |#define NULL 0
                            10723 ; 31   |#endif
                            10724 ; 32   |
                            10725 ; 33   |#define MAX_INT     0x7FFFFF
                            10726 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            10727 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            10728 ; 36   |#define MAX_ULONG   (-1) 
                            10729 ; 37   |
                            10730 ; 38   |#define WORD_SIZE   24              // word size in bits
                            10731 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            10732 ; 40   |
                            10733 ; 41   |
                            10734 ; 42   |#define BYTE    unsigned char       // btVarName
                            10735 ; 43   |#define CHAR    signed char         // cVarName
                            10736 ; 44   |#define USHORT  unsigned short      // usVarName
                            10737 ; 45   |#define SHORT   unsigned short      // sVarName
                            10738 ; 46   |#define WORD    unsigned int        // wVarName
                            10739 ; 47   |#define INT     signed int          // iVarName
                            10740 ; 48   |#define DWORD   unsigned long       // dwVarName
                            10741 ; 49   |#define LONG    signed long         // lVarName
                            10742 ; 50   |#define BOOL    unsigned int        // bVarName
                            10743 ; 51   |#define FRACT   _fract              // frVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 183

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10744 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            10745 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            10746 ; 54   |#define FLOAT   float               // fVarName
                            10747 ; 55   |#define DBL     double              // dVarName
                            10748 ; 56   |#define ENUM    enum                // eVarName
                            10749 ; 57   |#define CMX     _complex            // cmxVarName
                            10750 ; 58   |typedef WORD UCS3;                   // 
                            10751 ; 59   |
                            10752 ; 60   |#define UINT16  unsigned short
                            10753 ; 61   |#define UINT8   unsigned char   
                            10754 ; 62   |#define UINT32  unsigned long
                            10755 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10756 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            10757 ; 65   |#define WCHAR   UINT16
                            10758 ; 66   |
                            10759 ; 67   |//UINT128 is 16 bytes or 6 words
                            10760 ; 68   |typedef struct UINT128_3500 {   
                            10761 ; 69   |    int val[6];     
                            10762 ; 70   |} UINT128_3500;
                            10763 ; 71   |
                            10764 ; 72   |#define UINT128   UINT128_3500
                            10765 ; 73   |
                            10766 ; 74   |// Little endian word packed byte strings:   
                            10767 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10768 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10769 ; 77   |// Little endian word packed byte strings:   
                            10770 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            10771 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            10772 ; 80   |
                            10773 ; 81   |// Declare Memory Spaces To Use When Coding
                            10774 ; 82   |// A. Sector Buffers
                            10775 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            10776 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            10777 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            10778 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            10779 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            10780 ; 88   |// B. Media DDI Memory
                            10781 ; 89   |#define MEDIA_DDI_MEM _Y
                            10782 ; 90   |
                            10783 ; 91   |
                            10784 ; 92   |
                            10785 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            10786 ; 94   |// Examples of circular pointers:
                            10787 ; 95   |//    INT CIRC cpiVarName
                            10788 ; 96   |//    DWORD CIRC cpdwVarName
                            10789 ; 97   |
                            10790 ; 98   |#define RETCODE INT                 // rcVarName
                            10791 ; 99   |
                            10792 ; 100  |// generic bitfield structure
                            10793 ; 101  |struct Bitfield {
                            10794 ; 102  |    unsigned int B0  :1;
                            10795 ; 103  |    unsigned int B1  :1;
                            10796 ; 104  |    unsigned int B2  :1;
                            10797 ; 105  |    unsigned int B3  :1;
                            10798 ; 106  |    unsigned int B4  :1;
                            10799 ; 107  |    unsigned int B5  :1;
                            10800 ; 108  |    unsigned int B6  :1;
                            10801 ; 109  |    unsigned int B7  :1;
                            10802 ; 110  |    unsigned int B8  :1;
                            10803 ; 111  |    unsigned int B9  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 184

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10804 ; 112  |    unsigned int B10 :1;
                            10805 ; 113  |    unsigned int B11 :1;
                            10806 ; 114  |    unsigned int B12 :1;
                            10807 ; 115  |    unsigned int B13 :1;
                            10808 ; 116  |    unsigned int B14 :1;
                            10809 ; 117  |    unsigned int B15 :1;
                            10810 ; 118  |    unsigned int B16 :1;
                            10811 ; 119  |    unsigned int B17 :1;
                            10812 ; 120  |    unsigned int B18 :1;
                            10813 ; 121  |    unsigned int B19 :1;
                            10814 ; 122  |    unsigned int B20 :1;
                            10815 ; 123  |    unsigned int B21 :1;
                            10816 ; 124  |    unsigned int B22 :1;
                            10817 ; 125  |    unsigned int B23 :1;
                            10818 ; 126  |};
                            10819 ; 127  |
                            10820 ; 128  |union BitInt {
                            10821 ; 129  |        struct Bitfield B;
                            10822 ; 130  |        int        I;
                            10823 ; 131  |};
                            10824 ; 132  |
                            10825 ; 133  |#define MAX_MSG_LENGTH 10
                            10826 ; 134  |struct CMessage
                            10827 ; 135  |{
                            10828 ; 136  |        unsigned int m_uLength;
                            10829 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            10830 ; 138  |};
                            10831 ; 139  |
                            10832 ; 140  |typedef struct {
                            10833 ; 141  |    WORD m_wLength;
                            10834 ; 142  |    WORD m_wMessage;
                            10835 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            10836 ; 144  |} Message;
                            10837 ; 145  |
                            10838 ; 146  |struct MessageQueueDescriptor
                            10839 ; 147  |{
                            10840 ; 148  |        int *m_pBase;
                            10841 ; 149  |        int m_iModulo;
                            10842 ; 150  |        int m_iSize;
                            10843 ; 151  |        int *m_pHead;
                            10844 ; 152  |        int *m_pTail;
                            10845 ; 153  |};
                            10846 ; 154  |
                            10847 ; 155  |struct ModuleEntry
                            10848 ; 156  |{
                            10849 ; 157  |    int m_iSignaledEventMask;
                            10850 ; 158  |    int m_iWaitEventMask;
                            10851 ; 159  |    int m_iResourceOfCode;
                            10852 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            10853 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            10854 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            10855 ; 163  |    int m_uTimeOutHigh;
                            10856 ; 164  |    int m_uTimeOutLow;
                            10857 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            10858 ; 166  |};
                            10859 ; 167  |
                            10860 ; 168  |union WaitMask{
                            10861 ; 169  |    struct B{
                            10862 ; 170  |        unsigned int m_bNone     :1;
                            10863 ; 171  |        unsigned int m_bMessage  :1;
                            10864 ; 172  |        unsigned int m_bTimer    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 185

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10865 ; 173  |        unsigned int m_bButton   :1;
                            10866 ; 174  |    } B;
                            10867 ; 175  |    int I;
                            10868 ; 176  |} ;
                            10869 ; 177  |
                            10870 ; 178  |
                            10871 ; 179  |struct Button {
                            10872 ; 180  |        WORD wButtonEvent;
                            10873 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            10874 ; 182  |};
                            10875 ; 183  |
                            10876 ; 184  |struct Message {
                            10877 ; 185  |        WORD wMsgLength;
                            10878 ; 186  |        WORD wMsgCommand;
                            10879 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            10880 ; 188  |};
                            10881 ; 189  |
                            10882 ; 190  |union EventTypes {
                            10883 ; 191  |        struct CMessage msg;
                            10884 ; 192  |        struct Button Button ;
                            10885 ; 193  |        struct Message Message;
                            10886 ; 194  |};
                            10887 ; 195  |
                            10888 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            10889 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            10890 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            10891 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            10892 ; 200  |
                            10893 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            10894 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            10895 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            10896 ; 204  |
                            10897 ; 205  |#if DEBUG
                            10898 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            10899 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            10900 ; 208  |#else 
                            10901 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            10902 ; 210  |#define DebugBuildAssert(x)    
                            10903 ; 211  |#endif
                            10904 ; 212  |
                            10905 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            10906 ; 214  |//  #pragma asm
                            10907 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            10908 ; 216  |//  #pragma endasm
                            10909 ; 217  |
                            10910 ; 218  |
                            10911 ; 219  |#ifdef COLOR_262K
                            10912 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            10913 ; 221  |#elif defined(COLOR_65K)
                            10914 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            10915 ; 223  |#else
                            10916 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            10917 ; 225  |#endif
                            10918 ; 226  |    
                            10919 ; 227  |#endif // #ifndef _TYPES_H
                            10920 
                            10922 
                            10923 ; 29   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 186

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10924 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10925 ; 31   |
                            10926 ; 32   |//   Trace Buffer STMP Registers 
                            10927 ; 33   |//   Last Updated 6.30.2003 D. Baker
                            10928 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            10929 ; 35   |
                            10930 ; 36   |#define HW_TB_BASEADDR (0xF080)
                            10931 ; 37   |
                            10932 ; 38   |
                            10933 ; 39   |
                            10934 ; 40   |
                            10935 ; 41   |/////////////////////////////////////////////////////////////////////////////////
                            10936 ; 42   |
                            10937 ; 43   |//  Trace Buffer Configuration Register (HW_TB_CFG) Bit Definitions
                            10938 ; 44   |
                            10939 ; 45   |#define HW_TB_CFG_CLK_ENABLE_BITPOS (0)
                            10940 ; 46   |#define HW_TB_CFG_ENABLE_BITPOS (1)
                            10941 ; 47   |#define HW_TB_CFG_DONE_BITPOS (3)
                            10942 ; 48   |#define HW_TB_CFG_DMA_ASEL_BITPOS (4)
                            10943 ; 49   |#define HW_TB_CFG_TRIG_EVENT_BITPOS (6)
                            10944 ; 50   |
                            10945 ; 51   |#define HW_TB_CFG_CLK_ENABLE_WIDTH (1)
                            10946 ; 52   |#define HW_TB_CFG_ENABLE_WIDTH (1)
                            10947 ; 53   |#define HW_TB_CFG_RSVD1_WIDTH (1)
                            10948 ; 54   |#define HW_TB_CFG_DONE_WIDTH (1)
                            10949 ; 55   |#define HW_TB_CFG_DMA_ASEL_WIDTH (2)
                            10950 ; 56   |#define HW_TB_CFG_TRIG_EVENT_WIDTH (1)
                            10951 ; 57   |#define HW_TB_CFG_RSVD2_WIDTH (17)
                            10952 ; 58   |
                            10953 ; 59   |#define HW_TB_CFG_CLK_ENABLE_SETMASK (((1<<HW_TB_CFG_CLK_ENABLE_WIDTH)-1)<<HW_TB_CFG_CLK_E
                                  NABLE_BITPOS) 
                            10954 ; 60   |#define HW_TB_CFG_ENABLE_SETMASK (((1<<HW_TB_CFG_ENABLE_WIDTH)-1)<<HW_TB_CFG_ENABLE_BITPOS
                                  ) 
                            10955 ; 61   |#define HW_TB_CFG_DONE_SETMASK (((1<<HW_TB_CFG_DONE_WIDTH)-1)<<HW_TB_CFG_DONE_BITPOS) 
                            10956 ; 62   |#define HW_TB_CFG_DMA_ASEL_SETMASK (((1<<HW_TB_CFG_DMA_ASEL_WIDTH)-1)<<HW_TB_CFG_DMA_ASEL_
                                  BITPOS) 
                            10957 ; 63   |#define HW_TB_CFG_TRIG_EVENT_SETMASK (((1<<HW_TB_CFG_TRIG_EVENT_WIDTH)-1)<<HW_TB_CFG_TRIG_
                                  EVENT_BITPOS) 
                            10958 ; 64   |
                            10959 ; 65   |#define HW_TB_CFG_CLK_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_CLK_ENABLE_SETMASK)
                            10960 ; 66   |#define HW_TB_CFG_ENABLE_CLRMASK (~(WORD)HW_TB_CFG_ENABLE_SETMASK)
                            10961 ; 67   |#define HW_TB_CFG_DONE_CLRMASK (~(WORD)HW_TB_CFG_DONE_SETMASK)
                            10962 ; 68   |#define HW_TB_CFG_DMA_ASEL_CLRMASK (~(WORD)HW_TB_CFG_DMA_ASEL_SETMASK)
                            10963 ; 69   |#define HW_TB_CFG_TRIG_EVENT_CLRMASK (~(WORD)HW_TB_CFG_TRIG_EVENT_SETMASK)
                            10964 ; 70   |
                            10965 ; 71   |typedef union               
                            10966 ; 72   |{
                            10967 ; 73   |    struct {
                            10968 ; 74   |         int CLK_ENABLE      : HW_TB_CFG_CLK_ENABLE_WIDTH;
                            10969 ; 75   |         int ENABLE          : HW_TB_CFG_ENABLE_WIDTH;
                            10970 ; 76   |        int rsvd1           : HW_TB_CFG_RSVD1_WIDTH;
                            10971 ; 77   |         int DONE            : HW_TB_CFG_DONE_WIDTH;
                            10972 ; 78   |         int DMA_ASEL        : HW_TB_CFG_DMA_ASEL_WIDTH;
                            10973 ; 79   |         int TRIG_EVENT      : HW_TB_CFG_TRIG_EVENT_WIDTH;
                            10974 ; 80   |        int rsvd2           : HW_TB_CFG_RSVD2_WIDTH;
                            10975 ; 81   |    } B;
                            10976 ; 82   |    int I;
                            10977 ; 83   |    unsigned int U;
                            10978 ; 84   |} tb_cfg_type;
                            10979 ; 85   |#define HW_TB_CFG      (*(volatile tb_cfg_type _X*) (HW_TB_BASEADDR+0))    /* Trace Buffer
                                   Configuration Register */
                            10980 ; 86   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 187

M:ADDR CODE           CYCLES LINE SOURCELINE
                            10981 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            10982 ; 88   |
                            10983 ; 89   |//  Trace Buffer Base Address Register (HW_TB_BAR) Bit Definitions
                            10984 ; 90   |
                            10985 ; 91   |#define HW_TB_BAR_ADDRESS_BITPOS (0)
                            10986 ; 92   |
                            10987 ; 93   |#define HW_TB_BAR_ADDRESS_WIDTH (16)        
                            10988 ; 94   |#define HW_TB_BAR_RSVD_WIDTH (8)
                            10989 ; 95   |
                            10990 ; 96   |#define HW_TB_BAR_ADDRESS_SETMASK (((1<<HW_TB_BAR_ADDRESS_WIDTH)-1)<<HW_TB_BAR_ADDRESS_BIT
                                  POS) 
                            10991 ; 97   |
                            10992 ; 98   |#define HW_TB_BAR_ADDRESS_CLRMASK (~(WORD)HW_TB_BAR_ADDRESS_SETMASK)
                            10993 ; 99   |
                            10994 ; 100  |typedef union               
                            10995 ; 101  |{
                            10996 ; 102  |    struct {
                            10997 ; 103  |         int ADDRESS      : HW_TB_BAR_ADDRESS_WIDTH;
                            10998 ; 104  |        int reserved     : HW_TB_BAR_RSVD_WIDTH;
                            10999 ; 105  |    } B;
                            11000 ; 106  |    int I;
                            11001 ; 107  |    unsigned int U;
                            11002 ; 108  |} tb_bar_type;
                            11003 ; 109  |#define HW_TB_BAR      (*(volatile tb_bar_type _X*) (HW_TB_BASEADDR+1))    /* Trace Buffer
                                   Base Address Register */
                            11004 ; 110  |
                            11005 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            11006 ; 112  |
                            11007 ; 113  |//  Trace Buffer Modulo Register (HW_TB_MOD) Bit Definitions
                            11008 ; 114  |
                            11009 ; 115  |#define HW_TB_MOD_MODULUS_BITPOS (0)
                            11010 ; 116  |
                            11011 ; 117  |#define HW_TB_MOD_MODULUS_WIDTH (14)        
                            11012 ; 118  |#define HW_TB_MOD_RSVD_WIDTH (10)
                            11013 ; 119  |
                            11014 ; 120  |#define HW_TB_MOD_MODULUS_SETMASK (((1<<HW_TB_MOD_MODULUS_WIDTH)-1)<<HW_TB_MOD_MODULUS_BIT
                                  POS) 
                            11015 ; 121  |
                            11016 ; 122  |#define HW_TB_MOD_MODULUS_CLRMASK (~(WORD)HW_TB_MOD_MODULUS_SETMASK)
                            11017 ; 123  |
                            11018 ; 124  |typedef union               
                            11019 ; 125  |{
                            11020 ; 126  |    struct {
                            11021 ; 127  |         int MODULUS      : HW_TB_MOD_MODULUS_WIDTH;
                            11022 ; 128  |        int reserved        : HW_TB_MOD_RSVD_WIDTH;
                            11023 ; 129  |    } B;
                            11024 ; 130  |    int I;
                            11025 ; 131  |    unsigned int U;
                            11026 ; 132  |} tb_mod_type;
                            11027 ; 133  |#define HW_TB_MOD      (*(volatile tb_mod_type _X*) (HW_TB_BASEADDR+2))    /* Trace Buffer
                                   Modulus Register */
                            11028 ; 134  |
                            11029 ; 135  |/////////////////////////////////////////////////////////////////////////////////
                            11030 ; 136  |
                            11031 ; 137  |//  Trace Buffer Current Index Register (HW_TB_CIR) Bit Definitions
                            11032 ; 138  |
                            11033 ; 139  |#define HW_TB_CIR_INDEX_BITPOS (0)
                            11034 ; 140  |
                            11035 ; 141  |#define HW_TB_CIR_INDEX_WIDTH (14)        
                            11036 ; 142  |#define HW_TB_CIR_RSVD_WIDTH (10)
                            11037 ; 143  |
                            11038 ; 144  |#define HW_TB_CIR_INDEX_SETMASK (((1<<HW_TB_CIR_INDEX_WIDTH)-1)<<HW_TB_CIR_INDEX_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 188

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11039 ; 145  |
                            11040 ; 146  |#define HW_TB_CIR_INDEX_CLRMASK (~(WORD)HW_TB_CIR_INDEX_SETMASK)
                            11041 ; 147  |
                            11042 ; 148  |typedef union               
                            11043 ; 149  |{
                            11044 ; 150  |    struct {
                            11045 ; 151  |         int INDEX        : HW_TB_CIR_INDEX_WIDTH;
                            11046 ; 152  |        int reserved     : HW_TB_CIR_RSVD_WIDTH;
                            11047 ; 153  |    } B;
                            11048 ; 154  |    int I;
                            11049 ; 155  |    unsigned int U;
                            11050 ; 156  |} tb_cir_type;
                            11051 ; 157  |#define HW_TB_CIR      (*(volatile tb_cir_type _X*) (HW_TB_BASEADDR+3))    /* Trace Buffer
                                   Current Index Register */
                            11052 ; 158  |
                            11053 ; 159  |/////////////////////////////////////////////////////////////////////////////////
                            11054 ; 160  |
                            11055 ; 161  |//  Trace Buffer One Byte Code Register (HW_TB_OBC) Bit Definitions
                            11056 ; 162  |
                            11057 ; 163  |#define HW_TB_OBC_CODE_BITPOS (0)
                            11058 ; 164  |
                            11059 ; 165  |#define HW_TB_OBC_CODE_WIDTH (8)        
                            11060 ; 166  |#define HW_TB_OBC_RSVD_WIDTH (16)
                            11061 ; 167  |
                            11062 ; 168  |#define HW_TB_OBC_CODE_SETMASK (((1<<HW_TB_OBC_CODE_WIDTH)-1)<<HW_TB_OBC_CODE_BITPOS) 
                            11063 ; 169  |
                            11064 ; 170  |#define HW_TB_OBC_CODE_CLRMASK (~(WORD)HW_TB_OBC_CODE_SETMASK)
                            11065 ; 171  |
                            11066 ; 172  |typedef union               
                            11067 ; 173  |{
                            11068 ; 174  |    struct {
                            11069 ; 175  |         int CODE        : HW_TB_OBC_CODE_WIDTH;
                            11070 ; 176  |        int reserved    : HW_TB_OBC_RSVD_WIDTH;
                            11071 ; 177  |    } B;
                            11072 ; 178  |    int I;
                            11073 ; 179  |    unsigned int U;
                            11074 ; 180  |} tb_obc_type;
                            11075 ; 181  |#define HW_TB_OBC      (*(volatile tb_obc_type _X*) (HW_TB_BASEADDR+4))    /* Trace Buffer
                                   one byte code Register */
                            11076 ; 182  |
                            11077 ; 183  |/////////////////////////////////////////////////////////////////////////////////
                            11078 ; 184  |
                            11079 ; 185  |//  Trace Buffer Trigger Command Register (HW_TB_TCS) Bit Definitions
                            11080 ; 186  |
                            11081 ; 187  |#define HW_TB_TCS_TRG_STYLE_BITPOS (0)
                            11082 ; 188  |#define HW_TB_TCS_CAP_CLASS_BITPOS (1)
                            11083 ; 189  |#define HW_TB_TCS_TRG_CLASS_BITPOS (3)
                            11084 ; 190  |#define HW_TB_TCS_FREEZE_BITPOS (5)
                            11085 ; 191  |
                            11086 ; 192  |#define HW_TB_TCS_TRG_STYLE_WIDTH (1)        
                            11087 ; 193  |#define HW_TB_TCS_CAP_CLASS_WIDTH (2)        
                            11088 ; 194  |#define HW_TB_TCS_TRG_CLASS_WIDTH (2)        
                            11089 ; 195  |#define HW_TB_TCS_FREEZE_WIDTH (1)        
                            11090 ; 196  |#define HW_TB_TCS_RSVD_WIDTH (18)
                            11091 ; 197  |
                            11092 ; 198  |#define HW_TB_TCS_TRG_STYLE_SETMASK (((1<<HW_TB_TCS_TRG_STYLE_WIDTH)-1)<<HW_TB_TCS_TRG_STY
                                  LE_BITPOS) 
                            11093 ; 199  |#define HW_TB_TCS_CAP_CLASS_SETMASK (((1<<HW_TB_TCS_CAP_CLASS_WIDTH)-1)<<HW_TB_TCS_CAP_CLA
                                  SS_BITPOS) 
                            11094 ; 200  |#define HW_TB_TCS_TRG_CLASS_SETMASK (((1<<HW_TB_TCS_TRG_CLASS_WIDTH)-1)<<HW_TB_TCS_TRG_CLA
                                  SS_BITPOS) 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 189

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11095 ; 201  |#define HW_TB_TCS_FREEZE_SETMASK (((1<<HW_TB_TCS_FREEZE_WIDTH)-1)<<HW_TB_TCS_FREEZE_BITPOS
                                  ) 
                            11096 ; 202  |
                            11097 ; 203  |#define HW_TB_TCS_TRG_STYLE_CLRMASK (~(WORD)HW_TB_TCS_TRG_STYLE_SETMASK)
                            11098 ; 204  |#define HW_TB_TCS_CAP_CLASS_CLRMASK (~(WORD)HW_TB_TCS_CAP_CLASS_SETMASK)
                            11099 ; 205  |#define HW_TB_TCS_TRG_CLASS_CLRMASK (~(WORD)HW_TB_TCS_TRG_CLASS_SETMASK)
                            11100 ; 206  |#define HW_TB_TCS_FREEZE_CLRMASK (~(WORD)HW_TB_TCS_FREEZE_SETMASK)
                            11101 ; 207  |
                            11102 ; 208  |typedef union               
                            11103 ; 209  |{
                            11104 ; 210  |    struct {
                            11105 ; 211  |         int TRG_STYLE       : HW_TB_TCS_TRG_STYLE_WIDTH;
                            11106 ; 212  |         int CAP_CLASS       : HW_TB_TCS_CAP_CLASS_WIDTH;
                            11107 ; 213  |         int TRG_CLASS       : HW_TB_TCS_TRG_CLASS_WIDTH;
                            11108 ; 214  |         int FREEZE          : HW_TB_TCS_FREEZE_WIDTH;
                            11109 ; 215  |        int reserved        : HW_TB_TCS_RSVD_WIDTH;
                            11110 ; 216  |    } B;
                            11111 ; 217  |    int I;
                            11112 ; 218  |    unsigned int U;
                            11113 ; 219  |} tb_tcs_type;
                            11114 ; 220  |#define HW_TB_TCS      (*(volatile tb_tcs_type _X*) (HW_TB_BASEADDR+16))    /* Trace Buffe
                                  r Trigger Command Register */
                            11115 ; 221  |
                            11116 ; 222  |/////////////////////////////////////////////////////////////////////////////////
                            11117 ; 223  |
                            11118 ; 224  |//  Trace Buffer Trigger Value Register (HW_TB_TVR) Bit Definitions
                            11119 ; 225  |
                            11120 ; 226  |#define HW_TB_TVR_MATCH_ADDR_BITPOS (0)
                            11121 ; 227  |
                            11122 ; 228  |#define HW_TB_TVR_MATCH_ADDR_WIDTH (16)        
                            11123 ; 229  |#define HW_TB_TVR_RSVD_WIDTH (8)
                            11124 ; 230  |
                            11125 ; 231  |#define HW_TB_TVR_MATCH_ADDR_SETMASK (((1<<HW_TB_TVR_MATCH_ADDR_WIDTH)-1)<<HW_TB_TVR_MATCH
                                  _ADDR_BITPOS) 
                            11126 ; 232  |
                            11127 ; 233  |#define HW_TB_TVR_MATCH_ADDR_CLRMASK (~(WORD)HW_TB_TVR_MATCH_ADDR_SETMASK)
                            11128 ; 234  |
                            11129 ; 235  |typedef union               
                            11130 ; 236  |{
                            11131 ; 237  |    struct {
                            11132 ; 238  |         int MATCH_ADDR      : HW_TB_TVR_MATCH_ADDR_WIDTH;
                            11133 ; 239  |        int reserved        : HW_TB_TVR_RSVD_WIDTH;
                            11134 ; 240  |    } B;
                            11135 ; 241  |    int I;
                            11136 ; 242  |    unsigned int U;
                            11137 ; 243  |} tb_tvr_type;
                            11138 ; 244  |#define HW_TB_TVR      (*(volatile tb_tvr_type _X*) (HW_TB_BASEADDR+24))    /* Trace Buffe
                                  r Trigger Value Register */
                            11139 ; 245  |
                            11140 ; 246  |
                            11141 ; 247  |
                            11142 ; 248  |#endif
                            11143 ; 249  |
                            11144 ; 250  |
                            11145 ; 251  |
                            11146 ; 252  |
                            11147 ; 253  |
                            11148 ; 254  |
                            11149 ; 255  |
                            11150 ; 256  |
                            11151 ; 257  |
                            11152 ; 258  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 190

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11153 ; 259  |
                            11154 ; 260  |
                            11155 ; 261  |
                            11156 ; 262  |
                            11157 ; 263  |
                            11158 ; 264  |
                            11159 ; 265  |
                            11160 
                            11162 
                            11163 ; 35   |#include "regstimer.h"
                            11164 
                            11166 
                            11167 ; 1    |/////////////////////////////////////////////////////////////////////////////////
                            11168 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2001
                            11169 ; 3    |// Filename: regstimer.inc
                            11170 ; 4    |// Description: Register definitions for  Timers interface
                            11171 ; 5    |/////////////////////////////////////////////////////////////////////////////////
                            11172 ; 6    |// The following naming conventions are followed in this file.
                            11173 ; 7    |// All registers are named using the format...
                            11174 ; 8    |//     HW_<module>_<regname>
                            11175 ; 9    |// where <module> is the module name which can be any of the following...
                            11176 ; 10   |//     USB20
                            11177 ; 11   |// (Note that when there is more than one copy of a particular module, the
                            11178 ; 12   |// module name includes a number starting from 0 for the first instance of
                            11179 ; 13   |// that module)
                            11180 ; 14   |// <regname> is the specific register within that module
                            11181 ; 15   |// We also define the following...
                            11182 ; 16   |//     HW_<module>_<regname>_BITPOS
                            11183 ; 17   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11184 ; 18   |//     HW_<module>_<regname>_SETMASK
                            11185 ; 19   |// which does something else, and
                            11186 ; 20   |//     HW_<module>_<regname>_CLRMASK
                            11187 ; 21   |// which does something else.
                            11188 ; 22   |// Other rules
                            11189 ; 23   |//     All caps
                            11190 ; 24   |//     Numeric identifiers start at 0
                            11191 ; 25   |#if !(defined(regstimerinc))
                            11192 ; 26   |#define regstimerinc 1
                            11193 ; 27   |
                            11194 ; 28   |#include "types.h"
                            11195 
                            11197 
                            11198 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11199 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11200 ; 3    |//
                            11201 ; 4    |// Filename: types.h
                            11202 ; 5    |// Description: Standard data types
                            11203 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11204 ; 7    |
                            11205 ; 8    |#ifndef _TYPES_H
                            11206 ; 9    |#define _TYPES_H
                            11207 ; 10   |
                            11208 ; 11   |// TODO:  move this outta here!
                            11209 ; 12   |#if !defined(NOERROR)
                            11210 ; 13   |#define NOERROR 0
                            11211 ; 14   |#define SUCCESS 0
                            11212 ; 15   |#endif 
                            11213 ; 16   |#if !defined(SUCCESS)
                            11214 ; 17   |#define SUCCESS  0
                            11215 ; 18   |#endif
                            11216 ; 19   |#if !defined(ERROR)
                            11217 ; 20   |#define ERROR   -1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 191

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11218 ; 21   |#endif
                            11219 ; 22   |#if !defined(FALSE)
                            11220 ; 23   |#define FALSE 0
                            11221 ; 24   |#endif
                            11222 ; 25   |#if !defined(TRUE)
                            11223 ; 26   |#define TRUE  1
                            11224 ; 27   |#endif
                            11225 ; 28   |
                            11226 ; 29   |#if !defined(NULL)
                            11227 ; 30   |#define NULL 0
                            11228 ; 31   |#endif
                            11229 ; 32   |
                            11230 ; 33   |#define MAX_INT     0x7FFFFF
                            11231 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11232 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11233 ; 36   |#define MAX_ULONG   (-1) 
                            11234 ; 37   |
                            11235 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11236 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11237 ; 40   |
                            11238 ; 41   |
                            11239 ; 42   |#define BYTE    unsigned char       // btVarName
                            11240 ; 43   |#define CHAR    signed char         // cVarName
                            11241 ; 44   |#define USHORT  unsigned short      // usVarName
                            11242 ; 45   |#define SHORT   unsigned short      // sVarName
                            11243 ; 46   |#define WORD    unsigned int        // wVarName
                            11244 ; 47   |#define INT     signed int          // iVarName
                            11245 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11246 ; 49   |#define LONG    signed long         // lVarName
                            11247 ; 50   |#define BOOL    unsigned int        // bVarName
                            11248 ; 51   |#define FRACT   _fract              // frVarName
                            11249 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11250 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11251 ; 54   |#define FLOAT   float               // fVarName
                            11252 ; 55   |#define DBL     double              // dVarName
                            11253 ; 56   |#define ENUM    enum                // eVarName
                            11254 ; 57   |#define CMX     _complex            // cmxVarName
                            11255 ; 58   |typedef WORD UCS3;                   // 
                            11256 ; 59   |
                            11257 ; 60   |#define UINT16  unsigned short
                            11258 ; 61   |#define UINT8   unsigned char   
                            11259 ; 62   |#define UINT32  unsigned long
                            11260 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11261 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11262 ; 65   |#define WCHAR   UINT16
                            11263 ; 66   |
                            11264 ; 67   |//UINT128 is 16 bytes or 6 words
                            11265 ; 68   |typedef struct UINT128_3500 {   
                            11266 ; 69   |    int val[6];     
                            11267 ; 70   |} UINT128_3500;
                            11268 ; 71   |
                            11269 ; 72   |#define UINT128   UINT128_3500
                            11270 ; 73   |
                            11271 ; 74   |// Little endian word packed byte strings:   
                            11272 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11273 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11274 ; 77   |// Little endian word packed byte strings:   
                            11275 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11276 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11277 ; 80   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 192

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11278 ; 81   |// Declare Memory Spaces To Use When Coding
                            11279 ; 82   |// A. Sector Buffers
                            11280 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11281 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11282 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11283 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11284 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11285 ; 88   |// B. Media DDI Memory
                            11286 ; 89   |#define MEDIA_DDI_MEM _Y
                            11287 ; 90   |
                            11288 ; 91   |
                            11289 ; 92   |
                            11290 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11291 ; 94   |// Examples of circular pointers:
                            11292 ; 95   |//    INT CIRC cpiVarName
                            11293 ; 96   |//    DWORD CIRC cpdwVarName
                            11294 ; 97   |
                            11295 ; 98   |#define RETCODE INT                 // rcVarName
                            11296 ; 99   |
                            11297 ; 100  |// generic bitfield structure
                            11298 ; 101  |struct Bitfield {
                            11299 ; 102  |    unsigned int B0  :1;
                            11300 ; 103  |    unsigned int B1  :1;
                            11301 ; 104  |    unsigned int B2  :1;
                            11302 ; 105  |    unsigned int B3  :1;
                            11303 ; 106  |    unsigned int B4  :1;
                            11304 ; 107  |    unsigned int B5  :1;
                            11305 ; 108  |    unsigned int B6  :1;
                            11306 ; 109  |    unsigned int B7  :1;
                            11307 ; 110  |    unsigned int B8  :1;
                            11308 ; 111  |    unsigned int B9  :1;
                            11309 ; 112  |    unsigned int B10 :1;
                            11310 ; 113  |    unsigned int B11 :1;
                            11311 ; 114  |    unsigned int B12 :1;
                            11312 ; 115  |    unsigned int B13 :1;
                            11313 ; 116  |    unsigned int B14 :1;
                            11314 ; 117  |    unsigned int B15 :1;
                            11315 ; 118  |    unsigned int B16 :1;
                            11316 ; 119  |    unsigned int B17 :1;
                            11317 ; 120  |    unsigned int B18 :1;
                            11318 ; 121  |    unsigned int B19 :1;
                            11319 ; 122  |    unsigned int B20 :1;
                            11320 ; 123  |    unsigned int B21 :1;
                            11321 ; 124  |    unsigned int B22 :1;
                            11322 ; 125  |    unsigned int B23 :1;
                            11323 ; 126  |};
                            11324 ; 127  |
                            11325 ; 128  |union BitInt {
                            11326 ; 129  |        struct Bitfield B;
                            11327 ; 130  |        int        I;
                            11328 ; 131  |};
                            11329 ; 132  |
                            11330 ; 133  |#define MAX_MSG_LENGTH 10
                            11331 ; 134  |struct CMessage
                            11332 ; 135  |{
                            11333 ; 136  |        unsigned int m_uLength;
                            11334 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11335 ; 138  |};
                            11336 ; 139  |
                            11337 ; 140  |typedef struct {
                            11338 ; 141  |    WORD m_wLength;
                            11339 ; 142  |    WORD m_wMessage;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 193

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11340 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11341 ; 144  |} Message;
                            11342 ; 145  |
                            11343 ; 146  |struct MessageQueueDescriptor
                            11344 ; 147  |{
                            11345 ; 148  |        int *m_pBase;
                            11346 ; 149  |        int m_iModulo;
                            11347 ; 150  |        int m_iSize;
                            11348 ; 151  |        int *m_pHead;
                            11349 ; 152  |        int *m_pTail;
                            11350 ; 153  |};
                            11351 ; 154  |
                            11352 ; 155  |struct ModuleEntry
                            11353 ; 156  |{
                            11354 ; 157  |    int m_iSignaledEventMask;
                            11355 ; 158  |    int m_iWaitEventMask;
                            11356 ; 159  |    int m_iResourceOfCode;
                            11357 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11358 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11359 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11360 ; 163  |    int m_uTimeOutHigh;
                            11361 ; 164  |    int m_uTimeOutLow;
                            11362 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11363 ; 166  |};
                            11364 ; 167  |
                            11365 ; 168  |union WaitMask{
                            11366 ; 169  |    struct B{
                            11367 ; 170  |        unsigned int m_bNone     :1;
                            11368 ; 171  |        unsigned int m_bMessage  :1;
                            11369 ; 172  |        unsigned int m_bTimer    :1;
                            11370 ; 173  |        unsigned int m_bButton   :1;
                            11371 ; 174  |    } B;
                            11372 ; 175  |    int I;
                            11373 ; 176  |} ;
                            11374 ; 177  |
                            11375 ; 178  |
                            11376 ; 179  |struct Button {
                            11377 ; 180  |        WORD wButtonEvent;
                            11378 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11379 ; 182  |};
                            11380 ; 183  |
                            11381 ; 184  |struct Message {
                            11382 ; 185  |        WORD wMsgLength;
                            11383 ; 186  |        WORD wMsgCommand;
                            11384 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11385 ; 188  |};
                            11386 ; 189  |
                            11387 ; 190  |union EventTypes {
                            11388 ; 191  |        struct CMessage msg;
                            11389 ; 192  |        struct Button Button ;
                            11390 ; 193  |        struct Message Message;
                            11391 ; 194  |};
                            11392 ; 195  |
                            11393 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11394 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11395 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11396 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11397 ; 200  |
                            11398 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11399 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11400 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 194

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11401 ; 204  |
                            11402 ; 205  |#if DEBUG
                            11403 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11404 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11405 ; 208  |#else 
                            11406 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11407 ; 210  |#define DebugBuildAssert(x)    
                            11408 ; 211  |#endif
                            11409 ; 212  |
                            11410 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11411 ; 214  |//  #pragma asm
                            11412 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11413 ; 216  |//  #pragma endasm
                            11414 ; 217  |
                            11415 ; 218  |
                            11416 ; 219  |#ifdef COLOR_262K
                            11417 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11418 ; 221  |#elif defined(COLOR_65K)
                            11419 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11420 ; 223  |#else
                            11421 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11422 ; 225  |#endif
                            11423 ; 226  |    
                            11424 ; 227  |#endif // #ifndef _TYPES_H
                            11425 
                            11427 
                            11428 ; 29   |
                            11429 ; 30   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11430 ; 31   |//   TIMER STMP Registers 
                            11431 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11432 ; 33   |#define HW_TMR_BASEADDR (0xF100)
                            11433 ; 34   |
                            11434 ; 35   |#define HW_TMR0_BASEADDR HW_TMR_BASEADDR
                            11435 ; 36   |#define HW_TMR1_BASEADDR HW_TMR_BASEADDR+0x40
                            11436 ; 37   |#define HW_TMR2_BASEADDR HW_TMR_BASEADDR+0x80
                            11437 ; 38   |#define HW_TMR3_BASEADDR HW_TMR_BASEADDR+0xC0
                            11438 ; 39   |
                            11439 ; 40   |#define HW_TIMER_NUMBER_0 0
                            11440 ; 41   |#define HW_TIMER_NUMBER_1 1
                            11441 ; 42   |#define HW_TIMER_NUMBER_2 2
                            11442 ; 43   |#define HW_TIMER_NUMBER_3 3
                            11443 ; 44   |
                            11444 ; 45   |#define HW_TMRCSR 0
                            11445 ; 46   |#define HW_TMRCNTR 1
                            11446 ; 47   |
                            11447 ; 48   |
                            11448 ; 49   |/////////////////////////////////////////////////////////////////////////////////
                            11449 ; 50   |//  TIMER CSR (HW_TMR0CSR) Bit Definitions
                            11450 ; 51   |#define HW_TMR0CSR_TIMER_ENABLE_BITPOS (0)
                            11451 ; 52   |#define HW_TMR0CSR_TIMER_INT_EN_BITPOS (1)
                            11452 ; 53   |#define HW_TMR0CSR_INVERT_BITPOS (2)
                            11453 ; 54   |#define HW_TMR0CSR_TIMER_CONTROL_BITPOS (3)
                            11454 ; 55   |#define HW_TMR0CSR_TIMER_STATUS_BITPOS (7)
                            11455 ; 56   |#define HW_TMR0CSR_TIMER_MODE_BITPOS (8)
                            11456 ; 57   |#define HW_TMR0CSR_CLKGT_BITPOS (23)
                            11457 ; 58   |
                            11458 ; 59   |#define HW_TMR0CSR_TIMER_ENABLE_WIDTH (1)
                            11459 ; 60   |#define HW_TMR0CSR_TIMER_INT_EN_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 195

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11460 ; 61   |#define HW_TMR0CSR_INVERT_WIDTH (1)
                            11461 ; 62   |#define HW_TMR0CSR_TIMER_CONTROL_WIDTH (3)
                            11462 ; 63   |#define HW_TMR0CSR_TIMER_STATUS_WIDTH (1)
                            11463 ; 64   |#define HW_TMR0CSR_TIMER_MODE_WIDTH (2)
                            11464 ; 65   |#define HW_TMR0CSR_CLKGT_WIDTH (1)
                            11465 ; 66   |
                            11466 ; 67   |#define HW_TMR0CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR0CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_ENABLE_BITPOS)
                            11467 ; 68   |#define HW_TMR0CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR0CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_INT_EN_BITPOS)
                            11468 ; 69   |#define HW_TMR0CSR_INVERT_SETMASK (((1<<HW_TMR0CSR_INVERT_WIDTH)-1)<<HW_TMR0CSR_INVERT_BIT
                                  POS)
                            11469 ; 70   |#define HW_TMR0CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR0CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR0
                                  CSR_TIMER_CONTROL_BITPOS)
                            11470 ; 71   |#define HW_TMR0CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR0CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR0CS
                                  R_TIMER_STATUS_BITPOS)
                            11471 ; 72   |#define HW_TMR0CSR_TIMER_MODE_SETMASK (((1<<HW_TMR0CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR0CSR_TI
                                  MER_MODE_BITPOS)
                            11472 ; 73   |#define HW_TMR0CSR_CLKGT_SETMASK (((1<<HW_TMR0CSR_CLKGT_WIDTH)-1)<<HW_TMR0CSR_CLKGT_BITPOS
                                  )
                            11473 ; 74   |
                            11474 ; 75   |#define HW_TMR0CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_ENABLE_SETMASK)
                            11475 ; 76   |#define HW_TMR0CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_INT_EN_SETMASK)
                            11476 ; 77   |#define HW_TMR0CSR_INVERT_CLRMASK (~(WORD)HW_TMR0CSR_INVERT_SETMASK)
                            11477 ; 78   |#define HW_TMR0CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_CONTROL_SETMASK)
                            11478 ; 79   |#define HW_TMR0CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_STATUS_SETMASK)
                            11479 ; 80   |#define HW_TMR0CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR0CSR_TIMER_MODE_SETMASK)
                            11480 ; 81   |#define HW_TMR0CSR_CLKGT_CLRMASK (~(WORD)HW_TMR0CSR_CLKGT_SETMASK)
                            11481 ; 82   |
                            11482 ; 83   |/////////////////////////////////////////////////////////////////////////////////
                            11483 ; 84   |//  TIMER CSR (HW_TMR1CSR) Bit Definitions
                            11484 ; 85   |#define HW_TMR1CSR_TIMER_ENABLE_BITPOS (0)
                            11485 ; 86   |#define HW_TMR1CSR_TIMER_INT_EN_BITPOS (1)
                            11486 ; 87   |#define HW_TMR1CSR_INVERT_BITPOS (2)
                            11487 ; 88   |#define HW_TMR1CSR_TIMER_CONTROL_BITPOS (3)
                            11488 ; 89   |#define HW_TMR1CSR_TIMER_STATUS_BITPOS (7)
                            11489 ; 90   |#define HW_TMR1CSR_TIMER_MODE_BITPOS (8)
                            11490 ; 91   |#define HW_TMR1CSR_CLKGT_BITPOS (23)
                            11491 ; 92   |
                            11492 ; 93   |#define HW_TMR1CSR_TIMER_ENABLE_WIDTH (1)
                            11493 ; 94   |#define HW_TMR1CSR_TIMER_INT_EN_WIDTH (1)
                            11494 ; 95   |#define HW_TMR1CSR_INVERT_WIDTH (1)
                            11495 ; 96   |#define HW_TMR1CSR_TIMER_CONTROL_WIDTH (3)
                            11496 ; 97   |#define HW_TMR1CSR_TIMER_STATUS_WIDTH (1)
                            11497 ; 98   |#define HW_TMR1CSR_TIMER_MODE_WIDTH (2)
                            11498 ; 99   |#define HW_TMR1CSR_CLKGT_WIDTH (1)
                            11499 ; 100  |
                            11500 ; 101  |#define HW_TMR1CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR1CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_ENABLE_BITPOS)
                            11501 ; 102  |#define HW_TMR1CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR1CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_INT_EN_BITPOS)
                            11502 ; 103  |#define HW_TMR1CSR_INVERT_SETMASK (((1<<HW_TMR1CSR_INVERT_WIDTH)-1)<<HW_TMR1CSR_INVERT_BIT
                                  POS)
                            11503 ; 104  |#define HW_TMR1CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR1CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR1
                                  CSR_TIMER_CONTROL_BITPOS)
                            11504 ; 105  |#define HW_TMR1CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR1CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR1CS
                                  R_TIMER_STATUS_BITPOS)
                            11505 ; 106  |#define HW_TMR1CSR_TIMER_MODE_SETMASK (((1<<HW_TMR1CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR1CSR_TI
                                  MER_MODE_BITPOS)
                            11506 ; 107  |#define HW_TMR1CSR_CLKGT_SETMASK (((1<<HW_TMR1CSR_CLKGT_WIDTH)-1)<<HW_TMR1CSR_CLKGT_BITPOS
                                  )
                            11507 ; 108  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 196

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11508 ; 109  |#define HW_TMR1CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_ENABLE_SETMASK)
                            11509 ; 110  |#define HW_TMR1CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_INT_EN_SETMASK)
                            11510 ; 111  |#define HW_TMR1CSR_INVERT_CLRMASK (~(WORD)HW_TMR1CSR_INVERT_SETMASK)
                            11511 ; 112  |#define HW_TMR1CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_CONTROL_SETMASK)
                            11512 ; 113  |#define HW_TMR1CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_STATUS_SETMASK)
                            11513 ; 114  |#define HW_TMR1CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR1CSR_TIMER_MODE_SETMASK)
                            11514 ; 115  |#define HW_TMR1CSR_CLKGT_CLRMASK (~(WORD)HW_TMR1CSR_CLKGT_SETMASK)
                            11515 ; 116  |
                            11516 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            11517 ; 118  |//  TIMER CSR (HW_TMR2CSR) Bit Definitions
                            11518 ; 119  |#define HW_TMR2CSR_TIMER_ENABLE_BITPOS (0)
                            11519 ; 120  |#define HW_TMR2CSR_TIMER_INT_EN_BITPOS (1)
                            11520 ; 121  |#define HW_TMR2CSR_INVERT_BITPOS (2)
                            11521 ; 122  |#define HW_TMR2CSR_TIMER_CONTROL_BITPOS (3)
                            11522 ; 123  |#define HW_TMR2CSR_TIMER_STATUS_BITPOS (7)
                            11523 ; 124  |#define HW_TMR2CSR_TIMER_MODE_BITPOS (8)
                            11524 ; 125  |#define HW_TMR2CSR_CLKGT_BITPOS (23)
                            11525 ; 126  |
                            11526 ; 127  |#define HW_TMR2CSR_TIMER_ENABLE_WIDTH (1)
                            11527 ; 128  |#define HW_TMR2CSR_TIMER_INT_EN_WIDTH (1)
                            11528 ; 129  |#define HW_TMR2CSR_INVERT_WIDTH (1)
                            11529 ; 130  |#define HW_TMR2CSR_TIMER_CONTROL_WIDTH (3)
                            11530 ; 131  |#define HW_TMR2CSR_TIMER_STATUS_WIDTH (1)
                            11531 ; 132  |#define HW_TMR2CSR_TIMER_MODE_WIDTH (2)
                            11532 ; 133  |#define HW_TMR2CSR_CLKGT_WIDTH (1)
                            11533 ; 134  |
                            11534 ; 135  |#define HW_TMR2CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR2CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_ENABLE_BITPOS)
                            11535 ; 136  |#define HW_TMR2CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR2CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_INT_EN_BITPOS)
                            11536 ; 137  |#define HW_TMR2CSR_INVERT_SETMASK (((1<<HW_TMR2CSR_INVERT_WIDTH)-1)<<HW_TMR2CSR_INVERT_BIT
                                  POS)
                            11537 ; 138  |#define HW_TMR2CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR2CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR2
                                  CSR_TIMER_CONTROL_BITPOS)
                            11538 ; 139  |#define HW_TMR2CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR2CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR2CS
                                  R_TIMER_STATUS_BITPOS)
                            11539 ; 140  |#define HW_TMR2CSR_TIMER_MODE_SETMASK (((1<<HW_TMR2CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR2CSR_TI
                                  MER_MODE_BITPOS)
                            11540 ; 141  |#define HW_TMR2CSR_CLKGT_SETMASK (((1<<HW_TMR2CSR_CLKGT_WIDTH)-1)<<HW_TMR2CSR_CLKGT_BITPOS
                                  )
                            11541 ; 142  |
                            11542 ; 143  |#define HW_TMR2CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_ENABLE_SETMASK)
                            11543 ; 144  |#define HW_TMR2CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_INT_EN_SETMASK)
                            11544 ; 145  |#define HW_TMR2CSR_INVERT_CLRMASK (~(WORD)HW_TMR2CSR_INVERT_SETMASK)
                            11545 ; 146  |#define HW_TMR2CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_CONTROL_SETMASK)
                            11546 ; 147  |#define HW_TMR2CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_STATUS_SETMASK)
                            11547 ; 148  |#define HW_TMR2CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR2CSR_TIMER_MODE_SETMASK)
                            11548 ; 149  |#define HW_TMR2CSR_CLKGT_CLRMASK (~(WORD)HW_TMR2CSR_CLKGT_SETMASK)
                            11549 ; 150  |
                            11550 ; 151  |/////////////////////////////////////////////////////////////////////////////////
                            11551 ; 152  |//  TIMER CSR (HW_TMR3CSR) Bit Definitions
                            11552 ; 153  |#define HW_TMR3CSR_TIMER_ENABLE_BITPOS (0)
                            11553 ; 154  |#define HW_TMR3CSR_TIMER_INT_EN_BITPOS (1)
                            11554 ; 155  |#define HW_TMR3CSR_INVERT_BITPOS (2)
                            11555 ; 156  |#define HW_TMR3CSR_TIMER_CONTROL_BITPOS (3)
                            11556 ; 157  |#define HW_TMR3CSR_TIMER_STATUS_BITPOS (7)
                            11557 ; 158  |#define HW_TMR3CSR_TIMER_MODE_BITPOS (8)
                            11558 ; 159  |#define HW_TMR3CSR_CLKGT_BITPOS (23)
                            11559 ; 160  |
                            11560 ; 161  |#define HW_TMR3CSR_TIMER_ENABLE_WIDTH (1)
                            11561 ; 162  |#define HW_TMR3CSR_TIMER_INT_EN_WIDTH (1)
                            11562 ; 163  |#define HW_TMR3CSR_INVERT_WIDTH (1)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 197

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11563 ; 164  |#define HW_TMR3CSR_TIMER_CONTROL_WIDTH (3)
                            11564 ; 165  |#define HW_TMR3CSR_TIMER_STATUS_WIDTH (1)
                            11565 ; 166  |#define HW_TMR3CSR_TIMER_MODE_WIDTH (2)
                            11566 ; 167  |#define HW_TMR3CSR_CLKGT_WIDTH (1)
                            11567 ; 168  |
                            11568 ; 169  |#define HW_TMR3CSR_TIMER_ENABLE_SETMASK (((1<<HW_TMR3CSR_TIMER_ENABLE_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_ENABLE_BITPOS)
                            11569 ; 170  |#define HW_TMR3CSR_TIMER_INT_EN_SETMASK (((1<<HW_TMR3CSR_TIMER_INT_EN_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_INT_EN_BITPOS)
                            11570 ; 171  |#define HW_TMR3CSR_INVERT_SETMASK (((1<<HW_TMR3CSR_INVERT_WIDTH)-1)<<HW_TMR3CSR_INVERT_BIT
                                  POS)
                            11571 ; 172  |#define HW_TMR3CSR_TIMER_CONTROL_SETMASK (((1<<HW_TMR3CSR_TIMER_CONTROL_WIDTH)-1)<<HW_TMR3
                                  CSR_TIMER_CONTROL_BITPOS)
                            11572 ; 173  |#define HW_TMR3CSR_TIMER_STATUS_SETMASK (((1<<HW_TMR3CSR_TIMER_STATUS_WIDTH)-1)<<HW_TMR3CS
                                  R_TIMER_STATUS_BITPOS)
                            11573 ; 174  |#define HW_TMR3CSR_TIMER_MODE_SETMASK (((1<<HW_TMR3CSR_TIMER_MODE_WIDTH)-1)<<HW_TMR3CSR_TI
                                  MER_MODE_BITPOS)
                            11574 ; 175  |#define HW_TMR3CSR_CLKGT_SETMASK (((1<<HW_TMR3CSR_CLKGT_WIDTH)-1)<<HW_TMR3CSR_CLKGT_BITPOS
                                  )
                            11575 ; 176  |
                            11576 ; 177  |#define HW_TMR3CSR_TIMER_ENABLE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_ENABLE_SETMASK)
                            11577 ; 178  |#define HW_TMR3CSR_TIMER_INT_EN_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_INT_EN_SETMASK)
                            11578 ; 179  |#define HW_TMR3CSR_INVERT_CLRMASK (~(WORD)HW_TMR3CSR_INVERT_SETMASK)
                            11579 ; 180  |#define HW_TMR3CSR_TIMER_CONTROL_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_CONTROL_SETMASK)
                            11580 ; 181  |#define HW_TMR3CSR_TIMER_STATUS_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_STATUS_SETMASK)
                            11581 ; 182  |#define HW_TMR3CSR_TIMER_MODE_CLRMASK (~(WORD)HW_TMR3CSR_TIMER_MODE_SETMASK)
                            11582 ; 183  |#define HW_TMR3CSR_CLKGT_CLRMASK (~(WORD)HW_TMR3CSR_CLKGT_SETMASK)
                            11583 ; 184  |
                            11584 ; 185  |typedef union               
                            11585 ; 186  |{
                            11586 ; 187  |    struct {
                            11587 ; 188  |       int TIMER_ENABLE              :1;
                            11588 ; 189  |       int TIMER_INT_EN              :1;
                            11589 ; 190  |       int INVERT                    :1;
                            11590 ; 191  |       int TIMER_CONTROL             :3;
                            11591 ; 192  |       int RSVD0                     :1;
                            11592 ; 193  |       int TIMER_STATUS              :1;
                            11593 ; 194  |       int TIMER_MODE                :2;
                            11594 ; 195  |       int RSVD1                     :13;
                            11595 ; 196  |       int CLKGT                     :1;
                            11596 ; 197  |    } B;
                            11597 ; 198  |    int I;
                            11598 ; 199  |} timercsr_type;
                            11599 ; 200  |#define HW_TMR0CSR        (*(volatile timercsr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCSR))  /*
                                   Timer0 Control Status Register */
                            11600 ; 201  |#define HW_TMR1CSR        (*(volatile timercsr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCSR))  /*
                                   Timer1 Control Status Register */
                            11601 ; 202  |#define HW_TMR2CSR        (*(volatile timercsr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCSR))  /*
                                   Timer2 Control Status Register */
                            11602 ; 203  |#define HW_TMR3CSR        (*(volatile timercsr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCSR))  /*
                                   Timer3 Control Status Register */
                            11603 ; 204  |
                            11604 ; 205  |/////////////////////////////////////////////////////////////////////////////////
                            11605 ; 206  |//  TIMER CNTR register (HW_TMR0CNTR) Bit Definitions
                            11606 ; 207  |#define HW_TMR0CNTR_COUNT_BITPOS 0
                            11607 ; 208  |#define HW_TMR0CNTR_COUNT_WIDTH 24
                            11608 ; 209  |#define HW_TMR0CNTR_COUNT_SETMASK (((1<<HW_TMR0CNTR_COUNT_WIDTH)-1)<<HW_TMR0CNTR_COUNT_BIT
                                  POS)
                            11609 ; 210  |#define HW_TMR0CNTR_COUNT_CLRMASK (~(WORD)HW_TMR0CNTR_COUNT_SETMASK)
                            11610 ; 211  |
                            11611 ; 212  |/////////////////////////////////////////////////////////////////////////////////
                            11612 ; 213  |//  TIMER CNTR register (HW_TMR1CNTR) Bit Definitions
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 198

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11613 ; 214  |#define HW_TMR1CNTR_COUNT_BITPOS 0
                            11614 ; 215  |#define HW_TMR1CNTR_COUNT_WIDTH 24
                            11615 ; 216  |#define HW_TMR1CNTR_COUNT_SETMASK (((1<<HW_TMR1CNTR_COUNT_WIDTH)-1)<<HW_TMR1CNTR_COUNT_BIT
                                  POS)
                            11616 ; 217  |#define HW_TMR1CNTR_COUNT_CLRMASK (~(WORD)HW_TMR1CNTR_COUNT_SETMASK)
                            11617 ; 218  |
                            11618 ; 219  |/////////////////////////////////////////////////////////////////////////////////
                            11619 ; 220  |//  TIMER CNTR register (HW_TMR2CNTR) Bit Definitions
                            11620 ; 221  |#define HW_TMR2CNTR_COUNT_BITPOS 0
                            11621 ; 222  |#define HW_TMR2CNTR_COUNT_WIDTH 24
                            11622 ; 223  |#define HW_TMR2CNTR_COUNT_SETMASK (((1<<HW_TMR2CNTR_COUNT_WIDTH)-1)<<HW_TMR2CNTR_COUNT_BIT
                                  POS)
                            11623 ; 224  |#define HW_TMR2CNTR_COUNT_CLRMASK (~(WORD)HW_TMR2CNTR_COUNT_SETMASK)
                            11624 ; 225  |
                            11625 ; 226  |typedef union               
                            11626 ; 227  |{
                            11627 ; 228  |    struct {
                            11628 ; 229  |       int COUNT                    :24;
                            11629 ; 230  |    } B;
                            11630 ; 231  |    int I;
                            11631 ; 232  |} tmrcntr_type;
                            11632 ; 233  |#define HW_TMR0CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR0_BASEADDR+HW_TMRCNTR))  /
                                  * Timer0 Count Register */
                            11633 ; 234  |#define HW_TMR1CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR1_BASEADDR+HW_TMRCNTR))  /
                                  * Timer1 Count Register */
                            11634 ; 235  |#define HW_TMR2CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR2_BASEADDR+HW_TMRCNTR))  /
                                  * Timer2 Count Register */
                            11635 ; 236  |#define HW_TMR3CNTR        (*(volatile tmrcntr_type _X*) (HW_TMR3_BASEADDR+HW_TMRCNTR))  /
                                  * Timer3 Count Register */
                            11636 ; 237  |
                            11637 ; 238  |
                            11638 ; 239  |//*********************  REGISTER ALIAS DEFINES TO MATCH LEGACY CODE *********************
                                  **********
                            11639 ; 240  |// The following defines were added to match regs3410.inc definition to build SDK2XXX code
                                   without needing 
                            11640 ; 241  |// to update the actual files. Only the defines needed to build SDK2.400 were added.   
                            11641 ; 242  |#define HW_TIMER_BASEADDR 0xF100
                            11642 ; 243  |
                            11643 ; 244  |#define HW_TIMER0_BASEADDR HW_TIMER_BASEADDR
                            11644 ; 245  |#define HW_TIMER1_BASEADDR HW_TIMER0_BASEADDR+0x40
                            11645 ; 246  |#define HW_TIMER2_BASEADDR HW_TIMER1_BASEADDR+0x40
                            11646 ; 247  |#define HW_TIMER3_BASEADDR HW_TIMER2_BASEADDR+0x40
                            11647 ; 248  |
                            11648 ; 249  |#define HW_TMR0CR HW_TMR0_BASEADDR
                            11649 ; 250  |#define HW_TMR1CR HW_TMR1_BASEADDR
                            11650 ; 251  |#define HW_TMR2CR HW_TMR2_BASEADDR
                            11651 ; 252  |#define HW_TMR3CR HW_TIMER3_BASEADDR
                            11652 ; 253  |
                            11653 ; 254  |// Timer enable
                            11654 ; 255  |#define HW_TMRCR_TE_BITPOS 0   
                            11655 ; 256  |// Timer clock gating control
                            11656 ; 257  |#define HW_TMR3CR_CG_BITPOS 23  
                            11657 ; 258  |#define HW_TMR3CR_CG_SETMASK 1<<HW_TMR3CR_CG_BITPOS
                            11658 ; 259  |#define HW_TMR3CR_CG_CLRMASK ~(WORD)HW_TMR3CR_CG_SETMASK
                            11659 ; 260  |#endif
                            11660 ; 261  |
                            11661 ; 262  |
                            11662 ; 263  |
                            11663 ; 264  |
                            11664 
                            11666 
                            11667 ; 36   |#include "regsusb20.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 199

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11668 
                            11670 
                            11671 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11672 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2003
                            11673 ; 3    |//;  File        : regsusb20ip.inc
                            11674 ; 4    |//;  Description : USB20 IP Register definition
                            11675 ; 5    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11676 ; 6    |
                            11677 ; 7    |// The following naming conventions are followed in this file.
                            11678 ; 8    |// All registers are named using the format...
                            11679 ; 9    |//     HW_<module>_<regname>
                            11680 ; 10   |// where <module> is the module name which can be any of the following...
                            11681 ; 11   |//     USB20
                            11682 ; 12   |// (Note that when there is more than one copy of a particular module, the
                            11683 ; 13   |// module name includes a number starting from 0 for the first instance of
                            11684 ; 14   |// that module)
                            11685 ; 15   |// <regname> is the specific register within that module
                            11686 ; 16   |// We also define the following...
                            11687 ; 17   |//     HW_<module>_<regname>_BITPOS
                            11688 ; 18   |// which defines the starting bit (i.e. LSB) of a multi bit field
                            11689 ; 19   |//     HW_<module>_<regname>_SETMASK
                            11690 ; 20   |// which does something else, and
                            11691 ; 21   |//     HW_<module>_<regname>_CLRMASK
                            11692 ; 22   |// which does something else.
                            11693 ; 23   |// Other rules
                            11694 ; 24   |//     All caps
                            11695 ; 25   |//     Numeric identifiers start at 0
                            11696 ; 26   |
                            11697 ; 27   |#if !(defined(regsusb20inc))
                            11698 ; 28   |#define regsusb20inc 1
                            11699 ; 29   |
                            11700 ; 30   |#include "types.h"
                            11701 
                            11703 
                            11704 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            11705 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            11706 ; 3    |//
                            11707 ; 4    |// Filename: types.h
                            11708 ; 5    |// Description: Standard data types
                            11709 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            11710 ; 7    |
                            11711 ; 8    |#ifndef _TYPES_H
                            11712 ; 9    |#define _TYPES_H
                            11713 ; 10   |
                            11714 ; 11   |// TODO:  move this outta here!
                            11715 ; 12   |#if !defined(NOERROR)
                            11716 ; 13   |#define NOERROR 0
                            11717 ; 14   |#define SUCCESS 0
                            11718 ; 15   |#endif 
                            11719 ; 16   |#if !defined(SUCCESS)
                            11720 ; 17   |#define SUCCESS  0
                            11721 ; 18   |#endif
                            11722 ; 19   |#if !defined(ERROR)
                            11723 ; 20   |#define ERROR   -1
                            11724 ; 21   |#endif
                            11725 ; 22   |#if !defined(FALSE)
                            11726 ; 23   |#define FALSE 0
                            11727 ; 24   |#endif
                            11728 ; 25   |#if !defined(TRUE)
                            11729 ; 26   |#define TRUE  1
                            11730 ; 27   |#endif
                            11731 ; 28   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 200

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11732 ; 29   |#if !defined(NULL)
                            11733 ; 30   |#define NULL 0
                            11734 ; 31   |#endif
                            11735 ; 32   |
                            11736 ; 33   |#define MAX_INT     0x7FFFFF
                            11737 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            11738 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            11739 ; 36   |#define MAX_ULONG   (-1) 
                            11740 ; 37   |
                            11741 ; 38   |#define WORD_SIZE   24              // word size in bits
                            11742 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            11743 ; 40   |
                            11744 ; 41   |
                            11745 ; 42   |#define BYTE    unsigned char       // btVarName
                            11746 ; 43   |#define CHAR    signed char         // cVarName
                            11747 ; 44   |#define USHORT  unsigned short      // usVarName
                            11748 ; 45   |#define SHORT   unsigned short      // sVarName
                            11749 ; 46   |#define WORD    unsigned int        // wVarName
                            11750 ; 47   |#define INT     signed int          // iVarName
                            11751 ; 48   |#define DWORD   unsigned long       // dwVarName
                            11752 ; 49   |#define LONG    signed long         // lVarName
                            11753 ; 50   |#define BOOL    unsigned int        // bVarName
                            11754 ; 51   |#define FRACT   _fract              // frVarName
                            11755 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            11756 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            11757 ; 54   |#define FLOAT   float               // fVarName
                            11758 ; 55   |#define DBL     double              // dVarName
                            11759 ; 56   |#define ENUM    enum                // eVarName
                            11760 ; 57   |#define CMX     _complex            // cmxVarName
                            11761 ; 58   |typedef WORD UCS3;                   // 
                            11762 ; 59   |
                            11763 ; 60   |#define UINT16  unsigned short
                            11764 ; 61   |#define UINT8   unsigned char   
                            11765 ; 62   |#define UINT32  unsigned long
                            11766 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11767 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            11768 ; 65   |#define WCHAR   UINT16
                            11769 ; 66   |
                            11770 ; 67   |//UINT128 is 16 bytes or 6 words
                            11771 ; 68   |typedef struct UINT128_3500 {   
                            11772 ; 69   |    int val[6];     
                            11773 ; 70   |} UINT128_3500;
                            11774 ; 71   |
                            11775 ; 72   |#define UINT128   UINT128_3500
                            11776 ; 73   |
                            11777 ; 74   |// Little endian word packed byte strings:   
                            11778 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11779 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11780 ; 77   |// Little endian word packed byte strings:   
                            11781 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            11782 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            11783 ; 80   |
                            11784 ; 81   |// Declare Memory Spaces To Use When Coding
                            11785 ; 82   |// A. Sector Buffers
                            11786 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            11787 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            11788 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            11789 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            11790 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            11791 ; 88   |// B. Media DDI Memory
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 201

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11792 ; 89   |#define MEDIA_DDI_MEM _Y
                            11793 ; 90   |
                            11794 ; 91   |
                            11795 ; 92   |
                            11796 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            11797 ; 94   |// Examples of circular pointers:
                            11798 ; 95   |//    INT CIRC cpiVarName
                            11799 ; 96   |//    DWORD CIRC cpdwVarName
                            11800 ; 97   |
                            11801 ; 98   |#define RETCODE INT                 // rcVarName
                            11802 ; 99   |
                            11803 ; 100  |// generic bitfield structure
                            11804 ; 101  |struct Bitfield {
                            11805 ; 102  |    unsigned int B0  :1;
                            11806 ; 103  |    unsigned int B1  :1;
                            11807 ; 104  |    unsigned int B2  :1;
                            11808 ; 105  |    unsigned int B3  :1;
                            11809 ; 106  |    unsigned int B4  :1;
                            11810 ; 107  |    unsigned int B5  :1;
                            11811 ; 108  |    unsigned int B6  :1;
                            11812 ; 109  |    unsigned int B7  :1;
                            11813 ; 110  |    unsigned int B8  :1;
                            11814 ; 111  |    unsigned int B9  :1;
                            11815 ; 112  |    unsigned int B10 :1;
                            11816 ; 113  |    unsigned int B11 :1;
                            11817 ; 114  |    unsigned int B12 :1;
                            11818 ; 115  |    unsigned int B13 :1;
                            11819 ; 116  |    unsigned int B14 :1;
                            11820 ; 117  |    unsigned int B15 :1;
                            11821 ; 118  |    unsigned int B16 :1;
                            11822 ; 119  |    unsigned int B17 :1;
                            11823 ; 120  |    unsigned int B18 :1;
                            11824 ; 121  |    unsigned int B19 :1;
                            11825 ; 122  |    unsigned int B20 :1;
                            11826 ; 123  |    unsigned int B21 :1;
                            11827 ; 124  |    unsigned int B22 :1;
                            11828 ; 125  |    unsigned int B23 :1;
                            11829 ; 126  |};
                            11830 ; 127  |
                            11831 ; 128  |union BitInt {
                            11832 ; 129  |        struct Bitfield B;
                            11833 ; 130  |        int        I;
                            11834 ; 131  |};
                            11835 ; 132  |
                            11836 ; 133  |#define MAX_MSG_LENGTH 10
                            11837 ; 134  |struct CMessage
                            11838 ; 135  |{
                            11839 ; 136  |        unsigned int m_uLength;
                            11840 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            11841 ; 138  |};
                            11842 ; 139  |
                            11843 ; 140  |typedef struct {
                            11844 ; 141  |    WORD m_wLength;
                            11845 ; 142  |    WORD m_wMessage;
                            11846 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            11847 ; 144  |} Message;
                            11848 ; 145  |
                            11849 ; 146  |struct MessageQueueDescriptor
                            11850 ; 147  |{
                            11851 ; 148  |        int *m_pBase;
                            11852 ; 149  |        int m_iModulo;
                            11853 ; 150  |        int m_iSize;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 202

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11854 ; 151  |        int *m_pHead;
                            11855 ; 152  |        int *m_pTail;
                            11856 ; 153  |};
                            11857 ; 154  |
                            11858 ; 155  |struct ModuleEntry
                            11859 ; 156  |{
                            11860 ; 157  |    int m_iSignaledEventMask;
                            11861 ; 158  |    int m_iWaitEventMask;
                            11862 ; 159  |    int m_iResourceOfCode;
                            11863 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            11864 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            11865 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            11866 ; 163  |    int m_uTimeOutHigh;
                            11867 ; 164  |    int m_uTimeOutLow;
                            11868 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            11869 ; 166  |};
                            11870 ; 167  |
                            11871 ; 168  |union WaitMask{
                            11872 ; 169  |    struct B{
                            11873 ; 170  |        unsigned int m_bNone     :1;
                            11874 ; 171  |        unsigned int m_bMessage  :1;
                            11875 ; 172  |        unsigned int m_bTimer    :1;
                            11876 ; 173  |        unsigned int m_bButton   :1;
                            11877 ; 174  |    } B;
                            11878 ; 175  |    int I;
                            11879 ; 176  |} ;
                            11880 ; 177  |
                            11881 ; 178  |
                            11882 ; 179  |struct Button {
                            11883 ; 180  |        WORD wButtonEvent;
                            11884 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            11885 ; 182  |};
                            11886 ; 183  |
                            11887 ; 184  |struct Message {
                            11888 ; 185  |        WORD wMsgLength;
                            11889 ; 186  |        WORD wMsgCommand;
                            11890 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            11891 ; 188  |};
                            11892 ; 189  |
                            11893 ; 190  |union EventTypes {
                            11894 ; 191  |        struct CMessage msg;
                            11895 ; 192  |        struct Button Button ;
                            11896 ; 193  |        struct Message Message;
                            11897 ; 194  |};
                            11898 ; 195  |
                            11899 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            11900 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            11901 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            11902 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            11903 ; 200  |
                            11904 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            11905 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            11906 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            11907 ; 204  |
                            11908 ; 205  |#if DEBUG
                            11909 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            11910 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            11911 ; 208  |#else 
                            11912 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            11913 ; 210  |#define DebugBuildAssert(x)    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 203

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11914 ; 211  |#endif
                            11915 ; 212  |
                            11916 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            11917 ; 214  |//  #pragma asm
                            11918 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            11919 ; 216  |//  #pragma endasm
                            11920 ; 217  |
                            11921 ; 218  |
                            11922 ; 219  |#ifdef COLOR_262K
                            11923 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            11924 ; 221  |#elif defined(COLOR_65K)
                            11925 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            11926 ; 223  |#else
                            11927 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            11928 ; 225  |#endif
                            11929 ; 226  |    
                            11930 ; 227  |#endif // #ifndef _TYPES_H
                            11931 
                            11933 
                            11934 ; 31   |
                            11935 ; 32   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11936 ; 33   |//   USB2.0 STMP Registers 
                            11937 ; 34   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            11938 ; 35   |#define HW_USB_BASEADDR (0xF200)
                            11939 ; 36   |
                            11940 ; 37   |
                            11941 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            11942 ; 39   |//  USB Control Status Register (HW_USBCSR) Bit Definitions
                            11943 ; 40   |#define HW_USBCSR_USBEN_BITPOS (0)
                            11944 ; 41   |#define HW_USBCSR_WAKEUPIRQ_BITPOS (1)
                            11945 ; 42   |#define HW_USBCSR_WAKEUPIE_BITPOS (2)
                            11946 ; 43   |#define HW_USBCSR_VBUSCXIRQ_BITPOS (3)
                            11947 ; 44   |#define HW_USBCSR_VBUSCXIE_BITPOS (4)
                            11948 ; 45   |#define HW_USBCSR_VBUSDISCXIRQ_BITPOS (5)
                            11949 ; 46   |#define HW_USBCSR_VBUSDISCXIE_BITPOS (6)
                            11950 ; 47   |#define HW_USBCSR_CLKOFF_BITPOS (7)
                            11951 ; 48   |#define HW_USBCSR_SUSP_BITPOS (8)
                            11952 ; 49   |#define HW_USBCSR_SUSPF_BITPOS (9)
                            11953 ; 50   |#define HW_USBCSR_UTMITST_BITPOS (10)
                            11954 ; 51   |#define HW_USBCSR_UTMI_EXT_BITPOS (11)
                            11955 ; 52   |#define HW_USBCSR_PLUGGEDIN_EN_BITPOS (12)
                            11956 ; 53   |#define HW_USBCSR_PLUGGEDIN_BITPOS (13)
                            11957 ; 54   |#define HW_USBCSR_HOSTDISCONNECT_BITPOS (22)
                            11958 ; 55   |#define HW_USBCSR_VBUSSENSE_BITPOS (23)
                            11959 ; 56   |
                            11960 ; 57   |#define HW_USBCSR_USBEN_SETMASK (1<<HW_USBCSR_USBEN_BITPOS)        
                            11961 ; 58   |#define HW_USBCSR_WAKEUPIRQ_SETMASK (1<<HW_USBCSR_WAKEUPIRQ_BITPOS) 
                            11962 ; 59   |#define HW_USBCSR_WAKEUPIE_SETMASK (1<<HW_USBCSR_WAKEUPIE_BITPOS)  
                            11963 ; 60   |#define HW_USBCSR_VBUSCXIRQ_SETMASK (1<<HW_USBCSR_VBUSCXIRQ_BITPOS)
                            11964 ; 61   |#define HW_USBCSR_VBUSCXIE_SETMASK (1<<HW_USBCSR_VBUSCXIE_BITPOS)
                            11965 ; 62   |#define HW_USBCSR_VBUSDISCXIRQ_SETMASK (1<<HW_USBCSR_VBUSDISCXIRQ_BITPOS)
                            11966 ; 63   |#define HW_USBCSR_VBUSDISCXIE_SETMASK (1<<HW_USBCSR_VBUSDISCXIE_BITPOS)
                            11967 ; 64   |#define HW_USBCSR_CLKOFF_SETMASK (1<<HW_USBCSR_CLKOFF_BITPOS)    
                            11968 ; 65   |#define HW_USBCSR_SUSP_SETMASK (1<<HW_USBCSR_SUSP_BITPOS)      
                            11969 ; 66   |#define HW_USBCSR_SUSPF_SETMASK (1<<HW_USBCSR_SUSPF_BITPOS)     
                            11970 ; 67   |#define HW_USBCSR_UTMITST_SETMASK (1<<HW_USBCSR_UTMITST_BITPOS)   
                            11971 ; 68   |#define HW_USBCSR_UTMI_EXT_SETMASK (1<<HW_USBCSR_UTMI_EXT_BITPOS)
                            11972 ; 69   |#define HW_USBCSR_VBUSSENSE_SETMASK (1<<HW_USBCSR_VBUSSENSE_BITPOS)
                            11973 ; 70   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 204

M:ADDR CODE           CYCLES LINE SOURCELINE
                            11974 ; 71   |
                            11975 ; 72   |#define HW_USBCSR_USBEN_CLRMASK (~(WORD)HW_USBCSR_USBEN_SETMASK)     
                            11976 ; 73   |#define HW_USBCSR_WAKEUPIRQ_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIRQ_SETMASK) 
                            11977 ; 74   |#define HW_USBCSR_WAKEUPIE_CLRMASK (~(WORD)HW_USBCSR_WAKEUPIE_SETMASK)  
                            11978 ; 75   |#define HW_USBCSR_VBUSCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIRQ_SETMASK)
                            11979 ; 76   |#define HW_USBCSR_VBUSCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSCXIE_SETMASK)
                            11980 ; 77   |#define HW_USBCSR_VBUSDISCXIRQ_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIRQ_SETMASK)
                            11981 ; 78   |#define HW_USBCSR_VBUSDISCXIE_CLRMASK (~(WORD)HW_USBCSR_VBUSDISCXIE_SETMASK) 
                            11982 ; 79   |#define HW_USBCSR_CLKOFF_CLRMASK (~(WORD)HW_USBCSR_CLKOFF_SETMASK)    
                            11983 ; 80   |#define HW_USBCSR_SUSP_CLRMASK (~(WORD)HW_USBCSR_SUSP_SETMASK)      
                            11984 ; 81   |#define HW_USBCSR_SUSPF_CLRMASK (~(WORD)HW_USBCSR_SUSPF_SETMASK)     
                            11985 ; 82   |#define HW_USBCSR_UTMITST_CLRMASK (~(WORD)HW_USBCSR_UTMITST_SETMASK)   
                            11986 ; 83   |#define HW_USBCSR_UTMI_EXT_CLRMASK (~(WORD)HW_USBCSR_UTMI_EXT_SETMASK) 
                            11987 ; 84   |#define HW_USBCSR_VBUSSENSE_CLRMASK (~(WORD)HW_USBCSR_VBUSSENSE_SETMASK) 
                            11988 ; 85   |
                            11989 ; 86   |typedef union               
                            11990 ; 87   |{
                            11991 ; 88   |    struct {
                            11992 ; 89   |        int USBEN          :1;
                            11993 ; 90   |        int WAKEUPIRQ      :1;
                            11994 ; 91   |        int WAKEUPIE       :1;
                            11995 ; 92   |        int VBUSCXIRQ      :1;
                            11996 ; 93   |        int VBUSCXIE       :1;
                            11997 ; 94   |        int VBUSDISCXIRQ   :1;
                            11998 ; 95   |        int VBUSDISCXIE    :1;
                            11999 ; 96   |        int CLKOFF         :1;
                            12000 ; 97   |        int SUSP           :1;
                            12001 ; 98   |        int SUSPF          :1;
                            12002 ; 99   |        int UTMITST        :1;
                            12003 ; 100  |        int ARCCONNECT     :1;
                            12004 ; 101  |        int PLUGGEDIN_EN   :1;
                            12005 ; 102  |        int PLUGGEDIN      :1;
                            12006 ; 103  |        int                :8;
                            12007 ; 104  |        int HOSTDISCONNECT :1;
                            12008 ; 105  |        int VBUSSENSE      :1;
                            12009 ; 106  |    } B;
                            12010 ; 107  |    int I;
                            12011 ; 108  |} usbcsr_type;
                            12012 ; 109  |#define HW_USBCSR      (*(volatile usbcsr_type _X*) (HW_USB_BASEADDR))    /* USB Control /
                                   Status Register */
                            12013 ; 110  |
                            12014 ; 111  |/////////////////////////////////////////////////////////////////////////////////
                            12015 ; 112  |//  USB DMA OFFSET register (HW_USBDMAOFF) Bit Definitions
                            12016 ; 113  |#define HW_USBDMAOFF_MEM_BITPOS (16)
                            12017 ; 114  |
                            12018 ; 115  |#define HW_USBDMAOFF_ADD_SETMASK (0x00FFFF)
                            12019 ; 116  |#define HW_USBDMAOFF_MEM_SETMASK (3<<HW_USBDMAOFF_MEM_BITPOS)
                            12020 ; 117  |
                            12021 ; 118  |#define HW_USBDMAOFF_ADD_CLRMASK (~(WORD)HW_USBDMAOFF_ADD_SETMASK)
                            12022 ; 119  |#define HW_USBDMAOFF_MEM_CLRMASK (~(WORD)HW_USBDMAOFF_MEM_SETMASK)
                            12023 ; 120  |
                            12024 ; 121  |typedef union               
                            12025 ; 122  |{
                            12026 ; 123  |    struct {
                            12027 ; 124  |        int ADD            :16;
                            12028 ; 125  |        int MEM            :2;
                            12029 ; 126  |        int                :6;
                            12030 ; 127  |    } B;
                            12031 ; 128  |    int I;
                            12032 ; 129  |} usbdmaoff_type;
                            12033 ; 130  |#define HW_USBDMAOFF      (*(volatile usbdmaoff_type _X*) (HW_USB_BASEADDR+1))    
                            12034 ; 131  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 205

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12035 ; 132  |/////////////////////////////////////////////////////////////////////////////////
                            12036 ; 133  |//  USB ARC ACCESS register (HW_USBARCACCESS) Bit Definitions
                            12037 ; 134  |#define HW_USBARCACCESS_RWB_BITPOS (16)
                            12038 ; 135  |#define HW_USBARCACCESS_KICK_BITPOS (23)
                            12039 ; 136  |
                            12040 ; 137  |#define HW_USBARCACCESS_ADD_SETMASK (0x0001FF)
                            12041 ; 138  |#define HW_USBARCACCESS_RWB_SETMASK (1<<HW_USBARCACCESS_RWB_BITPOS)
                            12042 ; 139  |#define HW_USBARCACCESS_KICK_SETMASK (23<<HW_USBDMAOFF_MEM_BITPOS)
                            12043 ; 140  |
                            12044 ; 141  |#define HW_USBARCACCESS_ADD_CLRMASK (~(WORD)HW_USBARCACCESS_ADD_SETMASK)
                            12045 ; 142  |#define HW_USBARCACCESS_RWB_CLRMASK (~(WORD)HW_USBARCACCESS_RWB_SETMASK) 
                            12046 ; 143  |#define HW_USBARCACCESS_KICK_CLRMASK (~(WORD)HW_USBARCACCESS_KICK_SETMASK)
                            12047 ; 144  |
                            12048 ; 145  |typedef union               
                            12049 ; 146  |{
                            12050 ; 147  |    struct {
                            12051 ; 148  |        int ADD            :9;
                            12052 ; 149  |        int                :7;
                            12053 ; 150  |        int RWB            :1;
                            12054 ; 151  |        int                :14;
                            12055 ; 152  |        int KICK           :1;
                            12056 ; 153  |    } B;
                            12057 ; 154  |    int I;
                            12058 ; 155  |} usbarcaccess_type;
                            12059 ; 156  |#define HW_USBARCACCESS      (*(volatile usbarcaccess_type _X*) (HW_USB_BASEADDR+2))    
                            12060 ; 157  |
                            12061 ; 158  |/////////////////////////////////////////////////////////////////////////////////
                            12062 ; 159  |//  USB ARC DATA LOW register (HW_USBARCDATALOW) Bit Definitions
                            12063 ; 160  |#define HW_USBARCDATALOW_DATA_SETMASK (0x00FFFF)
                            12064 ; 161  |
                            12065 ; 162  |#define HW_USBARCDATALOW_ADD_CLRMASK (~(WORD)HW_USBARCDATALOW_DATA_SETMASK)
                            12066 ; 163  |
                            12067 ; 164  |typedef union               
                            12068 ; 165  |{
                            12069 ; 166  |    struct {
                            12070 ; 167  |        int DATA           :16;
                            12071 ; 168  |        int                :8;
                            12072 ; 169  |    } B;
                            12073 ; 170  |    int I;
                            12074 ; 171  |} usbarcdatalow_type;
                            12075 ; 172  |#define HW_USBARCDATALOW      (*(volatile usbarcdatalow_type _X*) (HW_USB_BASEADDR+3))    
                                  
                            12076 ; 173  |
                            12077 ; 174  |/////////////////////////////////////////////////////////////////////////////////
                            12078 ; 175  |//  USB ARC DATA HIGH register (HW_USBARCDATAHIGH) Bit Definitions
                            12079 ; 176  |#define HW_USBARCDATAHIGH_DATA_SETMASK (0x00FFFF)
                            12080 ; 177  |
                            12081 ; 178  |#define HW_USBARCDATAHIGH_ADD_CLRMASK (~(WORD)HW_USBARCDATAHIGH_DATA_SETMASK)
                            12082 ; 179  |
                            12083 ; 180  |typedef union               
                            12084 ; 181  |{
                            12085 ; 182  |    struct {
                            12086 ; 183  |        int DATA           :16;
                            12087 ; 184  |        int                :8;
                            12088 ; 185  |    } B;
                            12089 ; 186  |    int I;
                            12090 ; 187  |} usbarcdatahigh_type;
                            12091 ; 188  |#define HW_USBARCDATAHIGH     (*(volatile usbarcdatahigh_type _X*) (HW_USB_BASEADDR+4))   
                                   
                            12092 ; 189  |
                            12093 ; 190  |
                            12094 ; 191  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 206

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12095 ; 192  |//   USB2.0 ARC Registers 
                            12096 ; 193  |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12097 ; 194  |#define HW_ARC_BASE_ADDR (0x0000)
                            12098 ; 195  |
                            12099 ; 196  |#define HW_ARC_HCSPARAMS (HW_ARC_BASE_ADDR+0x104)
                            12100 ; 197  |#define HW_ARC_USBCMD (HW_ARC_BASE_ADDR+0x140)
                            12101 ; 198  |#define HW_ARC_USBSTS (HW_ARC_BASE_ADDR+0x144)
                            12102 ; 199  |#define HW_ARC_USBINTR (HW_ARC_BASE_ADDR+0x148)
                            12103 ; 200  |#define HW_ARC_DEVADDR (HW_ARC_BASE_ADDR+0x154)
                            12104 ; 201  |#define HW_ARC_ENDPTLISTADDR (HW_ARC_BASE_ADDR+0x158)
                            12105 ; 202  |#define HW_ARC_PORTSC1 (HW_ARC_BASE_ADDR+0x184)
                            12106 ; 203  |#define HW_ARC_USBMODE (HW_ARC_BASE_ADDR+0x1a8)
                            12107 ; 204  |#define HW_ARC_ENDPTSETUPSTAT (HW_ARC_BASE_ADDR+0x1ac)
                            12108 ; 205  |#define HW_ARC_ENDPTPRIME (HW_ARC_BASE_ADDR+0x1b0)
                            12109 ; 206  |#define HW_ARC_ENDPTFLUSH (HW_ARC_BASE_ADDR+0x1b4)
                            12110 ; 207  |#define HW_ARC_ENDPTSTATUS (HW_ARC_BASE_ADDR+0x1b8)
                            12111 ; 208  |#define HW_ARC_ENDPTCOMPLETE (HW_ARC_BASE_ADDR+0x1bc)
                            12112 ; 209  |#define HW_ARC_ENDPTCTRL0 (HW_ARC_BASE_ADDR+0x1c0)
                            12113 ; 210  |#define HW_ARC_ENDPTCTRL1 (HW_ARC_BASE_ADDR+0x1c4)
                            12114 ; 211  |#define HW_ARC_ENDPTCTRL2 (HW_ARC_BASE_ADDR+0x1c8)
                            12115 ; 212  |#define HW_ARC_ENDPTCTRL3 (HW_ARC_BASE_ADDR+0x1cc)
                            12116 ; 213  |#define HW_ARC_ENDPTCTRL4 (HW_ARC_BASE_ADDR+0x1d0)
                            12117 ; 214  |#define HW_ARC_ENDPTCTRL5 (HW_ARC_BASE_ADDR+0x1d4)
                            12118 ; 215  |#define HW_ARC_ENDPTCTRL6 (HW_ARC_BASE_ADDR+0x1d8)
                            12119 ; 216  |#define HW_ARC_ENDPTCTRL7 (HW_ARC_BASE_ADDR+0x1dc)
                            12120 ; 217  |#define HW_ARC_ENDPTCTRL8 (HW_ARC_BASE_ADDR+0x1e0)
                            12121 ; 218  |#define HW_ARC_ENDPTCTRL9 (HW_ARC_BASE_ADDR+0x1e4)
                            12122 ; 219  |#define HW_ARC_ENDPTCTRL10 (HW_ARC_BASE_ADDR+0x1e8)
                            12123 ; 220  |#define HW_ARC_ENDPTCTRL11 (HW_ARC_BASE_ADDR+0x1ec)
                            12124 ; 221  |#define HW_ARC_ENDPTCTRL12 (HW_ARC_BASE_ADDR+0x1f0)
                            12125 ; 222  |#define HW_ARC_ENDPTCTRL13 (HW_ARC_BASE_ADDR+0x1f4)
                            12126 ; 223  |#define HW_ARC_ENDPTCTRL14 (HW_ARC_BASE_ADDR+0x1f8)
                            12127 ; 224  |#define HW_ARC_ENDPTCTRL15 (HW_ARC_BASE_ADDR+0x1fc)
                            12128 ; 225  |
                            12129 ; 226  |#define HW_ARC_ENDPTCTRL(n) (HW_ARC_ENDPTCTRL0+((n)*4))    
                            12130 ; 227  |/////////////////////////////////////////////////////////////////////////////////
                            12131 ; 228  |//  USB ARC Register Host Control Structural Parameters (HW_ARC_HCSPARAMS)
                            12132 ; 229  |
                            12133 ; 230  |#define HW_ARC_HCSPARAMS_NPORTS_BITPOS (0)
                            12134 ; 231  |#define HW_ARC_HCSPARAMS_PPC_BITPOS (4)
                            12135 ; 232  |#define HW_ARC_HCSPARAMS_NPCC_BITPOS (8)
                            12136 ; 233  |#define HW_ARC_HCSPARAMS_NCC_BITPOS (12)
                            12137 ; 234  |#define HW_ARC_HCSPARAMS_PI_BITPOS (16)
                            12138 ; 235  |#define HW_ARC_HCSPARAMS_NPTT_BITPOS (20)
                            12139 ; 236  |#define HW_ARC_HCSPARAMS_NTT_BITPOS (24)
                            12140 ; 237  |
                            12141 ; 238  |#define HW_ARC_HCSPARAMS_NPORTS_SETMASK (15<<HW_ARC_HCSPARAMS_NPORTS_BITPOS)
                            12142 ; 239  |#define HW_ARC_HCSPARAMS_PPC_SETMASK (1<<HW_ARC_HCSPARAMS_PPC_BITPOS)        
                            12143 ; 240  |#define HW_ARC_HCSPARAMS_NPCC_SETMASK (15<<HW_ARC_HCSPARAMS_NPCC_BITPOS)  
                            12144 ; 241  |#define HW_ARC_HCSPARAMS_NCC_SETMASK (15<<HW_ARC_HCSPARAMS_NCC_BITPOS)       
                            12145 ; 242  |#define HW_ARC_HCSPARAMS_PI_SETMASK (1<<HW_ARC_HCSPARAMS_PI_BITPOS)     
                            12146 ; 243  |#define HW_ARC_HCSPARAMS_NPTT_SETMASK (15<<HW_ARC_HCSPARAMS_NPTT_BITPOS)  
                            12147 ; 244  |#define HW_ARC_HCSPARAMS_NTT_SETMASK (15<<HW_ARC_HCSPARAMS_NTT_BITPOS)       
                            12148 ; 245  |
                            12149 ; 246  |#define HW_ARC_HCSPARAMS_NPORTS_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPORTS_SETMASK)
                            12150 ; 247  |#define HW_ARC_HCSPARAMS_PPC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PPC_SETMASK)
                            12151 ; 248  |#define HW_ARC_HCSPARAMS_NPCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPCC_SETMASK)
                            12152 ; 249  |#define HW_ARC_HCSPARAMS_NCC_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NCC_SETMASK)
                            12153 ; 250  |#define HW_ARC_HCSPARAMS_PI_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_PI_SETMASK)  
                            12154 ; 251  |#define HW_ARC_HCSPARAMS_NPTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NPTT_SETMASK)
                            12155 ; 252  |#define HW_ARC_HCSPARAMS_NTT_CLRMASK (~(WORD)HW_ARC_HCSPARAMS_NTT_SETMASK)
                            12156 ; 253  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 207

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12157 ; 254  |typedef union               
                            12158 ; 255  |{
                            12159 ; 256  |    struct {
                            12160 ; 257  |        int N_PORTS         :4;
                            12161 ; 258  |        int PPC             :1;
                            12162 ; 259  |        int                 :3;
                            12163 ; 260  |        int N_PCC           :4;
                            12164 ; 261  |        int N_CC            :4;
                            12165 ; 262  |        int PI              :1;
                            12166 ; 263  |        int                 :3;
                            12167 ; 264  |        int N_PTT           :4;
                            12168 ; 265  |        int N_TT            :4;
                            12169 ; 266  |        int                 :20;
                            12170 ; 267  |    } B;
                            12171 ; 268  |    DWORD I;
                            12172 ; 269  |} hcsparams_type;
                            12173 ; 270  |// #define HW_ARC_HCSPARAMS (*(volatile hcsparams_type _X*) (HW_ARC_BASEADDR))    
                            12174 ; 271  |
                            12175 ; 272  |/////////////////////////////////////////////////////////////////////////////////
                            12176 ; 273  |//  USB ARC Register USB Command (HW_ARC_USBCMD)
                            12177 ; 274  |
                            12178 ; 275  |#define HW_ARC_USBCMD_RS_BITPOS (0)
                            12179 ; 276  |#define HW_ARC_USBCMD_RST_BITPOS (1)
                            12180 ; 277  |#define HW_ARC_USBCMD_FS0_BITPOS (2)
                            12181 ; 278  |#define HW_ARC_USBCMD_FS1_BITPOS (3)
                            12182 ; 279  |#define HW_ARC_USBCMD_PSE_BITPOS (4)
                            12183 ; 280  |#define HW_ARC_USBCMD_ASE_BITPOS (5)
                            12184 ; 281  |#define HW_ARC_USBCMD_IAA_BITPOS (6)
                            12185 ; 282  |#define HW_ARC_USBCMD_LR_BITPOS (7)
                            12186 ; 283  |#define HW_ARC_USBCMD_ASP0_BITPOS (8)
                            12187 ; 284  |#define HW_ARC_USBCMD_ASP1_BITPOS (9)
                            12188 ; 285  |#define HW_ARC_USBCMD_ASPE_BITPOS (11)
                            12189 ; 286  |#define HW_ARC_USBCMD_FS2_BITPOS (15)
                            12190 ; 287  |#define HW_ARC_USBCMD_ITC_BITPOS (16)
                            12191 ; 288  |
                            12192 ; 289  |#define HW_ARC_USBCMD_RS_SETMASK (1<<HW_ARC_USBCMD_RS_BITPOS)                
                            12193 ; 290  |#define HW_ARC_USBCMD_RST_SETMASK (1<<HW_ARC_USBCMD_RST_BITPOS)   
                            12194 ; 291  |#define HW_ARC_USBCMD_FS0_SETMASK (1<<HW_ARC_USBCMD_FS0_BITPOS)   
                            12195 ; 292  |#define HW_ARC_USBCMD_FS1_SETMASK (1<<HW_ARC_USBCMD_FS1_BITPOS)   
                            12196 ; 293  |#define HW_ARC_USBCMD_PSE_SETMASK (1<<HW_ARC_USBCMD_PSE_BITPOS)   
                            12197 ; 294  |#define HW_ARC_USBCMD_ASE_SETMASK (1<<HW_ARC_USBCMD_ASE_BITPOS)   
                            12198 ; 295  |#define HW_ARC_USBCMD_IAA_SETMASK (1<<HW_ARC_USBCMD_IAA_BITPOS)   
                            12199 ; 296  |#define HW_ARC_USBCMD_LR_SETMASK (1<<HW_ARC_USBCMD_LR_BITPOS)        
                            12200 ; 297  |#define HW_ARC_USBCMD_ASP0_SETMASK (1<<HW_ARC_USBCMD_ASP0_BITPOS)
                            12201 ; 298  |#define HW_ARC_USBCMD_ASP1_SETMASK (1<<HW_ARC_USBCMD_ASP1_BITPOS)
                            12202 ; 299  |#define HW_ARC_USBCMD_ASPE_SETMASK (1<<HW_ARC_USBCMD_ASPE_BITPOS)
                            12203 ; 300  |#define HW_ARC_USBCMD_FS2_SETMASK (1<<HW_ARC_USBCMD_FS2_BITPOS)    
                            12204 ; 301  |#define HW_ARC_USBCMD_ITC_SETMASK (255<<HW_ARC_USBCMD_ITC_BITPOS)
                            12205 ; 302  |
                            12206 ; 303  |#define HW_ARC_USBCMD_RS_CLRMASK (~(WORD)HW_ARC_USBCMD_RS_SETMASK)     
                            12207 ; 304  |#define HW_ARC_USBCMD_RST_CLRMASK (~(WORD)HW_ARC_USBCMD_RST_SETMASK)    
                            12208 ; 305  |#define HW_ARC_USBCMD_FS0_CLRMASK (~(WORD)HW_ARC_USBCMD_FS0_SETMASK)    
                            12209 ; 306  |#define HW_ARC_USBCMD_FS1_CLRMASK (~(WORD)HW_ARC_USBCMD_FS1_SETMASK)    
                            12210 ; 307  |#define HW_ARC_USBCMD_PSE_CLRMASK (~(WORD)HW_ARC_USBCMD_PSE_SETMASK)    
                            12211 ; 308  |#define HW_ARC_USBCMD_ASE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASE_SETMASK)    
                            12212 ; 309  |#define HW_ARC_USBCMD_IAA_CLRMASK (~(WORD)HW_ARC_USBCMD_IAA_SETMASK)    
                            12213 ; 310  |#define HW_ARC_USBCMD_LR_CLRMASK (~(WORD)HW_ARC_USBCMD_LR_SETMASK) 
                            12214 ; 311  |#define HW_ARC_USBCMD_ASP0_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP0_SETMASK)
                            12215 ; 312  |#define HW_ARC_USBCMD_ASP1_CLRMASK (~(WORD)HW_ARC_USBCMD_ASP1_SETMASK)
                            12216 ; 313  |#define HW_ARC_USBCMD_ASPE_CLRMASK (~(WORD)HW_ARC_USBCMD_ASPE_SETMASK)
                            12217 ; 314  |#define HW_ARC_USBCMD_FS2_CLRMASK (~(WORD)HW_ARC_USBCMD_FS2_SETMASK)    
                            12218 ; 315  |#define HW_ARC_USBCMD_ITC_CLRMASK (~(WORD)HW_ARC_USBCMD_ITC_SETMASK)    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 208

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12219 ; 316  |
                            12220 ; 317  |typedef union               
                            12221 ; 318  |{
                            12222 ; 319  |    struct {
                            12223 ; 320  |        int RS              :1;
                            12224 ; 321  |        int RST             :1;
                            12225 ; 322  |        int FS0             :1;
                            12226 ; 323  |        int FS1             :1;
                            12227 ; 324  |        int PSE             :1;
                            12228 ; 325  |        int ASE             :1;
                            12229 ; 326  |        int IAA             :1;
                            12230 ; 327  |        int LR              :1;
                            12231 ; 328  |        int ASP0            :1;
                            12232 ; 329  |        int ASP1            :1;
                            12233 ; 330  |        int                 :1;
                            12234 ; 331  |        int ASPE            :1;
                            12235 ; 332  |        int                 :3;
                            12236 ; 333  |        int FS2             :1;
                            12237 ; 334  |        int ITC             :8;
                            12238 ; 335  |        int                 :24;
                            12239 ; 336  |    } B;
                            12240 ; 337  |    DWORD I;
                            12241 ; 338  |} usbcmd_type;
                            12242 ; 339  |//#define HW_ARC_USBCMD ((volatile usbcmd_type _X*) (HW_ARC_BASEADDR+0x140))    
                            12243 ; 340  |
                            12244 ; 341  |/////////////////////////////////////////////////////////////////////////////////
                            12245 ; 342  |//  USB ARC Register USB Status (HW_ARC_USBSTS)
                            12246 ; 343  |
                            12247 ; 344  |#define HW_ARC_USBSTS_UI_BITPOS (0)
                            12248 ; 345  |#define HW_ARC_USBSTS_UEI_BITPOS (1)
                            12249 ; 346  |#define HW_ARC_USBSTS_PCI_BITPOS (2)
                            12250 ; 347  |#define HW_ARC_USBSTS_FRI_BITPOS (3)
                            12251 ; 348  |#define HW_ARC_USBSTS_SEI_BITPOS (4)
                            12252 ; 349  |#define HW_ARC_USBSTS_AAI_BITPOS (5)
                            12253 ; 350  |#define HW_ARC_USBSTS_URI_BITPOS (6)
                            12254 ; 351  |#define HW_ARC_USBSTS_SRI_BITPOS (7)
                            12255 ; 352  |#define HW_ARC_USBSTS_SLI_BITPOS (8)
                            12256 ; 353  |#define HW_ARC_USBSTS_HCH_BITPOS (12)
                            12257 ; 354  |#define HW_ARC_USBSTS_RCL_BITPOS (13)
                            12258 ; 355  |#define HW_ARC_USBSTS_PS_BITPOS (14)
                            12259 ; 356  |#define HW_ARC_USBSTS_AS_BITPOS (15)
                            12260 ; 357  |
                            12261 ; 358  |#define HW_ARC_USBSTS_UI_SETMASK (1<<HW_ARC_USBSTS_UI_BITPOS)    
                            12262 ; 359  |#define HW_ARC_USBSTS_UEI_SETMASK (1<<HW_ARC_USBSTS_UEI_BITPOS)
                            12263 ; 360  |#define HW_ARC_USBSTS_PCI_SETMASK (1<<HW_ARC_USBSTS_PCI_BITPOS)
                            12264 ; 361  |#define HW_ARC_USBSTS_FRI_SETMASK (1<<HW_ARC_USBSTS_FRI_BITPOS)
                            12265 ; 362  |#define HW_ARC_USBSTS_SEI_SETMASK (1<<HW_ARC_USBSTS_SEI_BITPOS)
                            12266 ; 363  |#define HW_ARC_USBSTS_AAI_SETMASK (1<<HW_ARC_USBSTS_AAI_BITPOS)
                            12267 ; 364  |#define HW_ARC_USBSTS_URI_SETMASK (1<<HW_ARC_USBSTS_URI_BITPOS)
                            12268 ; 365  |#define HW_ARC_USBSTS_SRI_SETMASK (1<<HW_ARC_USBSTS_SRI_BITPOS)
                            12269 ; 366  |#define HW_ARC_USBSTS_SLI_SETMASK (1<<HW_ARC_USBSTS_SLI_BITPOS)
                            12270 ; 367  |#define HW_ARC_USBSTS_HCH_SETMASK (1<<HW_ARC_USBSTS_HCH_BITPOS)
                            12271 ; 368  |#define HW_ARC_USBSTS_RCL_SETMASK (1<<HW_ARC_USBSTS_RCL_BITPOS)
                            12272 ; 369  |#define HW_ARC_USBSTS_PS_SETMASK (1<<HW_ARC_USBSTS_PS_BITPOS)    
                            12273 ; 370  |#define HW_ARC_USBSTS_AS_SETMASK (1<<HW_ARC_USBSTS_AS_BITPOS)    
                            12274 ; 371  |
                            12275 ; 372  |#define HW_ARC_USBSTS_UI_CLRMASK (~(WORD)HW_ARC_USBSTS_UI_SETMASK)
                            12276 ; 373  |#define HW_ARC_USBSTS_UEI_CLRMASK (~(WORD)HW_ARC_USBSTS_UEI_SETMASK)
                            12277 ; 374  |#define HW_ARC_USBSTS_PCI_CLRMASK (~(WORD)HW_ARC_USBSTS_PCI_SETMASK)
                            12278 ; 375  |#define HW_ARC_USBSTS_FRI_CLRMASK (~(WORD)HW_ARC_USBSTS_FRI_SETMASK)
                            12279 ; 376  |#define HW_ARC_USBSTS_SEI_CLRMASK (~(WORD)HW_ARC_USBSTS_SEI_SETMASK)
                            12280 ; 377  |#define HW_ARC_USBSTS_AAI_CLRMASK (~(WORD)HW_ARC_USBSTS_AAI_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 209

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12281 ; 378  |#define HW_ARC_USBSTS_URI_CLRMASK (~(WORD)HW_ARC_USBSTS_URI_SETMASK)
                            12282 ; 379  |#define HW_ARC_USBSTS_SRI_CLRMASK (~(WORD)HW_ARC_USBSTS_SRI_SETMASK)
                            12283 ; 380  |#define HW_ARC_USBSTS_SLI_CLRMASK (~(WORD)HW_ARC_USBSTS_SLI_SETMASK)
                            12284 ; 381  |#define HW_ARC_USBSTS_HCH_CLRMASK (~(WORD)HW_ARC_USBSTS_HCH_SETMASK)
                            12285 ; 382  |#define HW_ARC_USBSTS_RCL_CLRMASK (~(WORD)HW_ARC_USBSTS_RCL_SETMASK)
                            12286 ; 383  |#define HW_ARC_USBSTS_PS_CLRMASK (~(WORD)HW_ARC_USBSTS_PS_SETMASK)
                            12287 ; 384  |#define HW_ARC_USBSTS_AS_CLRMASK (~(WORD)HW_ARC_USBSTS_AS_SETMASK)
                            12288 ; 385  |
                            12289 ; 386  |
                            12290 ; 387  |typedef union               
                            12291 ; 388  |{
                            12292 ; 389  |    struct {
                            12293 ; 390  |        int UI              :1;
                            12294 ; 391  |        int UEI             :1;
                            12295 ; 392  |        int PCI             :1;
                            12296 ; 393  |        int FRI             :1;
                            12297 ; 394  |        int SEI             :1;
                            12298 ; 395  |        int AAI             :1;
                            12299 ; 396  |        int URI             :1;
                            12300 ; 397  |        int STI             :1;
                            12301 ; 398  |        int SLI             :1;
                            12302 ; 399  |        int                 :3;
                            12303 ; 400  |        int HCH             :1;
                            12304 ; 401  |        int RCL             :1;
                            12305 ; 402  |        int PS              :1;
                            12306 ; 403  |        int AS              :1;
                            12307 ; 404  |        int                 :24;
                            12308 ; 405  |    } B;
                            12309 ; 406  |    DWORD I;
                            12310 ; 407  |} usbsts_type;
                            12311 ; 408  |//#define HW_ARC_USBSTS (*(volatile usbsts_type _X*) (HW_ARC_BASEADDR+0x144))    
                            12312 ; 409  |
                            12313 ; 410  |/////////////////////////////////////////////////////////////////////////////////
                            12314 ; 411  |//  USB ARC Register USB Interrupt Enable (HW_ARC_USBINTR)
                            12315 ; 412  |
                            12316 ; 413  |#define HW_ARC_USBINTR_UE_BITPOS (0)
                            12317 ; 414  |#define HW_ARC_USBINTR_UEE_BITPOS (1)
                            12318 ; 415  |#define HW_ARC_USBINTR_PCE_BITPOS (2)
                            12319 ; 416  |#define HW_ARC_USBINTR_FRE_BITPOS (3)
                            12320 ; 417  |#define HW_ARC_USBINTR_SEE_BITPOS (4)
                            12321 ; 418  |#define HW_ARC_USBINTR_AAE_BITPOS (5)
                            12322 ; 419  |#define HW_ARC_USBINTR_URE_BITPOS (6)
                            12323 ; 420  |#define HW_ARC_USBINTR_SRE_BITPOS (7)
                            12324 ; 421  |#define HW_ARC_USBINTR_SLE_BITPOS (8)
                            12325 ; 422  |
                            12326 ; 423  |#define HW_ARC_USBINTR_UE_SETMASK (1<<HW_ARC_USBINTR_UE_BITPOS)   
                            12327 ; 424  |#define HW_ARC_USBINTR_UEE_SETMASK (1<<HW_ARC_USBINTR_UEE_BITPOS)
                            12328 ; 425  |#define HW_ARC_USBINTR_PCE_SETMASK (1<<HW_ARC_USBINTR_PCE_BITPOS)
                            12329 ; 426  |#define HW_ARC_USBINTR_FRE_SETMASK (1<<HW_ARC_USBINTR_FRE_BITPOS)
                            12330 ; 427  |#define HW_ARC_USBINTR_SEE_SETMASK (1<<HW_ARC_USBINTR_SEE_BITPOS)
                            12331 ; 428  |#define HW_ARC_USBINTR_AAE_SETMASK (1<<HW_ARC_USBINTR_AAE_BITPOS)
                            12332 ; 429  |#define HW_ARC_USBINTR_URE_SETMASK (1<<HW_ARC_USBINTR_URE_BITPOS)
                            12333 ; 430  |#define HW_ARC_USBINTR_SRE_SETMASK (1<<HW_ARC_USBINTR_SRE_BITPOS)
                            12334 ; 431  |#define HW_ARC_USBINTR_SLE_SETMASK (1<<HW_ARC_USBINTR_SLE_BITPOS)
                            12335 ; 432  |
                            12336 ; 433  |#define HW_ARC_USBINTR_UE_CLRMASK (~(WORD)HW_ARC_USBINTR_UE_SETMASK)
                            12337 ; 434  |#define HW_ARC_USBINTR_UEE_CLRMASK (~(WORD)HW_ARC_USBINTR_UEE_SETMASK)
                            12338 ; 435  |#define HW_ARC_USBINTR_PCE_CLRMASK (~(WORD)HW_ARC_USBINTR_PCE_SETMASK)
                            12339 ; 436  |#define HW_ARC_USBINTR_FRE_CLRMASK (~(WORD)HW_ARC_USBINTR_FRE_SETMASK)
                            12340 ; 437  |#define HW_ARC_USBINTR_SEE_CLRMASK (~(WORD)HW_ARC_USBINTR_SEE_SETMASK)
                            12341 ; 438  |#define HW_ARC_USBINTR_AAE_CLRMASK (~(WORD)HW_ARC_USBINTR_AAE_SETMASK)
                            12342 ; 439  |#define HW_ARC_USBINTR_URE_CLRMASK (~(WORD)HW_ARC_USBINTR_URE_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 210

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12343 ; 440  |#define HW_ARC_USBINTR_SRE_CLRMASK (~(WORD)HW_ARC_USBINTR_SRE_SETMASK)
                            12344 ; 441  |#define HW_ARC_USBINTR_SLE_CLRMASK (~(WORD)HW_ARC_USBINTR_SLE_SETMASK)
                            12345 ; 442  |
                            12346 ; 443  |
                            12347 ; 444  |typedef union               
                            12348 ; 445  |{
                            12349 ; 446  |    struct {
                            12350 ; 447  |        int UE              :1;
                            12351 ; 448  |        int UEE             :1;
                            12352 ; 449  |        int PCE             :1;
                            12353 ; 450  |        int FRE             :1;
                            12354 ; 451  |        int SEE             :1;
                            12355 ; 452  |        int AAE             :1;
                            12356 ; 453  |        int URE             :1;
                            12357 ; 454  |        int STE             :1;
                            12358 ; 455  |        int SLE             :1;
                            12359 ; 456  |        int                 :39;
                            12360 ; 457  |    } B;
                            12361 ; 458  |    DWORD I;
                            12362 ; 459  |} usbintr_type;
                            12363 ; 460  |//#define HW_ARC_USBINTR (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x148))    
                            12364 ; 461  |
                            12365 ; 462  |
                            12366 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            12367 ; 464  |//  USB ARC Register USB Device Controller Device Address (HW_ARC_DEVADDR)
                            12368 ; 465  |
                            12369 ; 466  |#define HW_ARC_DEVADDR_ADD_BITPOS (25)
                            12370 ; 467  |
                            12371 ; 468  |#define HW_ARC_DEVADDR_ADD_SETMASK (127<<HW_ARC_DEVADDR_ADD_BITPOS)    
                            12372 ; 469  |
                            12373 ; 470  |#define HW_ARC_DEVEADDR_ADD_CLRMASK (~(WORD)HW_ARC_DEVADDR_ADD_SETMASK)   
                            12374 ; 471  |
                            12375 ; 472  |typedef union               
                            12376 ; 473  |{
                            12377 ; 474  |    struct {
                            12378 ; 475  |        int                 :25;
                            12379 ; 476  |        int ADD             :7;
                            12380 ; 477  |        int                 :16;
                            12381 ; 478  |    } B;
                            12382 ; 479  |    DWORD I;
                            12383 ; 480  |} devaddr_type;
                            12384 ; 481  |//#define HW_ARC_DEVADDR (*(volatile devaddr_type _X*) (HW_ARC_BASEADDR+0x154))    
                            12385 ; 482  |
                            12386 ; 483  |
                            12387 ; 484  |/////////////////////////////////////////////////////////////////////////////////
                            12388 ; 485  |//  USB ARC Register USB Device Controller Endpoint List Address (HW_ARC_ENDPTLISTADDR)
                            12389 ; 486  |
                            12390 ; 487  |#define HW_ARC_ENDPTLISTADDR_ADD_BITPOS (11)
                            12391 ; 488  |
                            12392 ; 489  |#define HW_ARC_ENDPTLISTADDR_ADD_SETMASK (0x400000<<HW_ARC_ENDPTLISTADDR_ADD_BITPOS) 
                            12393 ; 490  |
                            12394 ; 491  |#define HW_ARC_ENDPTLISTADDR_ADD_CLRMASK (~(WORD)HW_ARC_ENDPTLISTADDR_ADD_SETMASK) 
                            12395 ; 492  |
                            12396 ; 493  |typedef union               
                            12397 ; 494  |{
                            12398 ; 495  |    struct {
                            12399 ; 496  |        int                 :10;
                            12400 ; 497  |        int ADD             :22;
                            12401 ; 498  |        int                 :16;
                            12402 ; 499  |    } B;
                            12403 ; 500  |    DWORD I;
                            12404 ; 501  |} endptlistaddr_type;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 211

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12405 ; 502  |//#define HW_ARC_ENDPTLISTADDR (*(volatile endptlistaddr_type _X*) (HW_ARC_BASEADDR+0x158)
                                  )    
                            12406 ; 503  |
                            12407 ; 504  |
                            12408 ; 505  |/////////////////////////////////////////////////////////////////////////////////
                            12409 ; 506  |//  USB ARC Register USB Port Status Control 1 (HW_ARC_PORTSC1)
                            12410 ; 507  |
                            12411 ; 508  |#define HW_ARC_PORTSC1_CCS_BITPOS (0)
                            12412 ; 509  |#define HW_ARC_PORTSC1_CSC_BITPOS (1)
                            12413 ; 510  |#define HW_ARC_PORTSC1_PE_BITPOS (2)
                            12414 ; 511  |#define HW_ARC_PORTSC1_PEC_BITPOS (3)
                            12415 ; 512  |#define HW_ARC_PORTSC1_OCA_BITPOS (4)
                            12416 ; 513  |#define HW_ARC_PORTSC1_OCC_BITPOS (5)
                            12417 ; 514  |#define HW_ARC_PORTSC1_FPR_BITPOS (6)
                            12418 ; 515  |#define HW_ARC_PORTSC1_SUSP_BITPOS (7)
                            12419 ; 516  |#define HW_ARC_PORTSC1_PR_BITPOS (8)
                            12420 ; 517  |#define HW_ARC_PORTSC1_HSP_BITPOS (9)
                            12421 ; 518  |#define HW_ARC_PORTSC1_LS_BITPOS (10)
                            12422 ; 519  |#define HW_ARC_PORTSC1_PP_BITPOS (12)
                            12423 ; 520  |#define HW_ARC_PORTSC1_PO_BITPOS (13)
                            12424 ; 521  |#define HW_ARC_PORTSC1_PIC_BITPOS (14)
                            12425 ; 522  |#define HW_ARC_PORTSC1_PTC_BITPOS (16)
                            12426 ; 523  |#define HW_ARC_PORTSC1_WKCN_BITPOS (20)
                            12427 ; 524  |#define HW_ARC_PORTSC1_WKDS_BITPOS (21)
                            12428 ; 525  |#define HW_ARC_PORTSC1_WKOC_BITPOS (22)
                            12429 ; 526  |#define HW_ARC_PORTSC1_PHCD_BITPOS (23)
                            12430 ; 527  |#define HW_ARC_PORTSC1_PFSC_BITPOS (24)
                            12431 ; 528  |#define HW_ARC_PORTSC1_PSPD_BITPOS (26)
                            12432 ; 529  |#define HW_ARC_PORTSC1_PTW_BITPOS (29)
                            12433 ; 530  |#define HW_ARC_PORTSC1_STS_BITPOS (30)
                            12434 ; 531  |#define HW_ARC_PORTSC1_PTS_BITPOS (31)
                            12435 ; 532  |
                            12436 ; 533  |#define HW_ARC_PORTSC1_CCS_SETMASK (1<<HW_ARC_PORTSC1_CCS_BITPOS)  
                            12437 ; 534  |#define HW_ARC_PORTSC1_CSC_SETMASK (1<<HW_ARC_PORTSC1_CSC_BITPOS)  
                            12438 ; 535  |#define HW_ARC_PORTSC1_PE_SETMASK (1<<HW_ARC_PORTSC1_PE_BITPOS)   
                            12439 ; 536  |#define HW_ARC_PORTSC1_PEC_SETMASK (1<<HW_ARC_PORTSC1_PEC_BITPOS)  
                            12440 ; 537  |#define HW_ARC_PORTSC1_OCA_SETMASK (1<<HW_ARC_PORTSC1_OCA_BITPOS)  
                            12441 ; 538  |#define HW_ARC_PORTSC1_OCC_SETMASK (1<<HW_ARC_PORTSC1_OCC_BITPOS)  
                            12442 ; 539  |#define HW_ARC_PORTSC1_FPR_SETMASK (1<<HW_ARC_PORTSC1_FPR_BITPOS)  
                            12443 ; 540  |#define HW_ARC_PORTSC1_SUSP_SETMASK (1<<HW_ARC_PORTSC1_SUSP_BITPOS)
                            12444 ; 541  |#define HW_ARC_PORTSC1_PR_SETMASK (1<<HW_ARC_PORTSC1_PR_BITPOS)   
                            12445 ; 542  |#define HW_ARC_PORTSC1_HSP_SETMASK (1<<HW_ARC_PORTSC1_HSP_BITPOS)  
                            12446 ; 543  |#define HW_ARC_PORTSC1_LS_SETMASK (3<<HW_ARC_PORTSC1_LS_BITPOS)   
                            12447 ; 544  |#define HW_ARC_PORTSC1_PP_SETMASK (1<<HW_ARC_PORTSC1_PP_BITPOS)   
                            12448 ; 545  |#define HW_ARC_PORTSC1_PO_SETMASK (1<<HW_ARC_PORTSC1_PO_BITPOS)   
                            12449 ; 546  |#define HW_ARC_PORTSC1_PIC_SETMASK (3<<HW_ARC_PORTSC1_PIC_BITPOS)  
                            12450 ; 547  |#define HW_ARC_PORTSC1_PTC_SETMASK (15<<HW_ARC_PORTSC1_PTC_BITPOS) 
                            12451 ; 548  |#define HW_ARC_PORTSC1_WKCN_SETMASK (1<<HW_ARC_PORTSC1_WKCN_BITPOS)
                            12452 ; 549  |#define HW_ARC_PORTSC1_WKDS_SETMASK (1<<HW_ARC_PORTSC1_WKDS_BITPOS)
                            12453 ; 550  |#define HW_ARC_PORTSC1_WKOC_SETMASK (1<<HW_ARC_PORTSC1_WKOC_BITPOS)
                            12454 ; 551  |#define HW_ARC_PORTSC1_PHCD_SETMASK (1<<HW_ARC_PORTSC1_PHCD_BITPOS)
                            12455 ; 552  |
                            12456 ; 553  |// We need to equate the following label like this due to a sign extension problem
                            12457 ; 554  |// if equated like so (1<<HW_ARC_PORTSC1_PFSC_SETMASK)
                            12458 ; 555  |#define HW_ARC_PORTSC1_PFSC_SETMASK (0x01000000)
                            12459 ; 556  |
                            12460 ; 557  |#define HW_ARC_PORTSC1_PSPD_SETMASK (3<<HW_ARC_PORTSC1_PSPD_BITPOS)
                            12461 ; 558  |#define HW_ARC_PORTSC1_PTW_SETMASK (1<<HW_ARC_PORTSC1_PTW_BITPOS)  
                            12462 ; 559  |#define HW_ARC_PORTSC1_STS_SETMASK (1<<HW_ARC_PORTSC1_STS_BITPOS)  
                            12463 ; 560  |#define HW_ARC_PORTSC1_PTS_SETMASK (1<<HW_ARC_PORTSC1_PTS_BITPOS)  
                            12464 ; 561  |
                            12465 ; 562  |#define HW_ARC_PORTSC1_CCS_CLRMASK (~(WORD)HW_ARC_PORTSC1_CCS_SETMASK)   
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 212

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12466 ; 563  |#define HW_ARC_PORTSC1_CSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_CSC_SETMASK)   
                            12467 ; 564  |#define HW_ARC_PORTSC1_PE_CLRMASK (~(WORD)HW_ARC_PORTSC1_PE_SETMASK)    
                            12468 ; 565  |#define HW_ARC_PORTSC1_PEC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PEC_SETMASK)   
                            12469 ; 566  |#define HW_ARC_PORTSC1_OCA_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCA_SETMASK)   
                            12470 ; 567  |#define HW_ARC_PORTSC1_OCC_CLRMASK (~(WORD)HW_ARC_PORTSC1_OCC_SETMASK)   
                            12471 ; 568  |#define HW_ARC_PORTSC1_FPR_CLRMASK (~(WORD)HW_ARC_PORTSC1_FPR_SETMASK)   
                            12472 ; 569  |#define HW_ARC_PORTSC1_SUSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_SUSP_SETMASK)
                            12473 ; 570  |#define HW_ARC_PORTSC1_PR_CLRMASK (~(WORD)HW_ARC_PORTSC1_PR_SETMASK)    
                            12474 ; 571  |#define HW_ARC_PORTSC1_HSP_CLRMASK (~(WORD)HW_ARC_PORTSC1_HSP_SETMASK)   
                            12475 ; 572  |#define HW_ARC_PORTSC1_LS_CLRMASK (~(WORD)HW_ARC_PORTSC1_LS_SETMASK)    
                            12476 ; 573  |#define HW_ARC_PORTSC1_PP_CLRMASK (~(WORD)HW_ARC_PORTSC1_PP_SETMASK)    
                            12477 ; 574  |#define HW_ARC_PORTSC1_PO_CLRMASK (~(WORD)HW_ARC_PORTSC1_PO_SETMASK)    
                            12478 ; 575  |#define HW_ARC_PORTSC1_PIC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PIC_SETMASK)   
                            12479 ; 576  |#define HW_ARC_PORTSC1_PTC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTC_SETMASK)   
                            12480 ; 577  |#define HW_ARC_PORTSC1_WKCN_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKCN_SETMASK)
                            12481 ; 578  |#define HW_ARC_PORTSC1_WKDS_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKDS_SETMASK)
                            12482 ; 579  |#define HW_ARC_PORTSC1_WKOC_CLRMASK (~(WORD)HW_ARC_PORTSC1_WKOC_SETMASK)
                            12483 ; 580  |#define HW_ARC_PORTSC1_PHCD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PHCD_SETMASK)
                            12484 ; 581  |#define HW_ARC_PORTSC1_PFSC_CLRMASK (~(WORD)HW_ARC_PORTSC1_PFSC_SETMASK)
                            12485 ; 582  |#define HW_ARC_PORTSC1_PSPD_CLRMASK (~(WORD)HW_ARC_PORTSC1_PSPD_SETMASK)
                            12486 ; 583  |#define HW_ARC_PORTSC1_PTW_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTW_SETMASK)   
                            12487 ; 584  |#define HW_ARC_PORTSC1_STS_CLRMASK (~(WORD)HW_ARC_PORTSC1_STS_SETMASK)   
                            12488 ; 585  |#define HW_ARC_PORTSC1_PTS_CLRMASK (~(WORD)HW_ARC_PORTSC1_PTS_SETMASK)   
                            12489 ; 586  |
                            12490 ; 587  |typedef union               
                            12491 ; 588  |{
                            12492 ; 589  |    struct {
                            12493 ; 590  |        int CCS             :1;
                            12494 ; 591  |        int CSC             :1;
                            12495 ; 592  |        int PE              :1;
                            12496 ; 593  |        int PEC             :1;
                            12497 ; 594  |        int OCA             :1;
                            12498 ; 595  |        int OCC             :1;
                            12499 ; 596  |        int FPR             :1;
                            12500 ; 597  |        int SUSP            :1;
                            12501 ; 598  |        int PR              :1;
                            12502 ; 599  |        int HSP             :1;
                            12503 ; 600  |        int LS              :2;
                            12504 ; 601  |        int PP              :1;
                            12505 ; 602  |        int PO              :1;
                            12506 ; 603  |        int PIC             :2;
                            12507 ; 604  |        int PTC             :4;
                            12508 ; 605  |        int WKCN            :1;
                            12509 ; 606  |        int WKDS            :1;
                            12510 ; 607  |        int WKOC            :1;
                            12511 ; 608  |        int PHCD            :1;
                            12512 ; 609  |        int PFSC            :1;
                            12513 ; 610  |        int                 :1;
                            12514 ; 611  |        int PSPD            :2;
                            12515 ; 612  |        int                 :1;
                            12516 ; 613  |        int PTW             :1;
                            12517 ; 614  |        int STS             :1;
                            12518 ; 615  |        int PTS             :1;
                            12519 ; 616  |        int                 :16;
                            12520 ; 617  |    } B;
                            12521 ; 618  |    DWORD I;
                            12522 ; 619  |} portsc1_type;
                            12523 ; 620  |//#define HW_ARC_PORTSC1 (*(volatile portsc1_type _X*) (HW_ARC_BASEADDR+0x184))    
                            12524 ; 621  |
                            12525 ; 622  |
                            12526 ; 623  |/////////////////////////////////////////////////////////////////////////////////
                            12527 ; 624  |//  USB ARC Register USB Device Mode (HW_ARC_USBMODE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 213

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12528 ; 625  |
                            12529 ; 626  |#define HW_ARC_USBMODE_CM_BITPOS (0)
                            12530 ; 627  |#define HW_ARC_USBMODE_ES_BITPOS (2)
                            12531 ; 628  |
                            12532 ; 629  |#define HW_ARC_USBMODE_CM_SETMASK (3<<HW_ARC_USBMODE_CM_BITPOS)   
                            12533 ; 630  |#define HW_ARC_USBMODE_ES_SETMASK (1<<HW_ARC_USBMODE_ES_BITPOS)   
                            12534 ; 631  |
                            12535 ; 632  |#define HW_ARC_USBMODE_CM_CLRMASK (~(WORD)HW_ARC_USBMODE_CM_SETMASK) 
                            12536 ; 633  |#define HW_ARC_USBMODE_ES_CLRMASK (~(WORD)HW_ARC_USBMODE_ES_SETMASK)    
                            12537 ; 634  |
                            12538 ; 635  |typedef union               
                            12539 ; 636  |{
                            12540 ; 637  |    struct {
                            12541 ; 638  |        int CM              :2;
                            12542 ; 639  |        int ES              :1;
                            12543 ; 640  |        int                 :46;
                            12544 ; 641  |    } B;
                            12545 ; 642  |    DWORD I;
                            12546 ; 643  |} usbmode_type;
                            12547 ; 644  |//#define HW_ARC_USBMODE (*(volatile usbmode_type _X*) (HW_ARC_BASEADDR+0x1a8))    
                            12548 ; 645  |
                            12549 ; 646  |
                            12550 ; 647  |/////////////////////////////////////////////////////////////////////////////////
                            12551 ; 648  |//  The following endpoint equates are common for the following registers
                            12552 ; 649  |
                            12553 ; 650  |#define ENDPOINT0_BITPOS (0)
                            12554 ; 651  |#define ENDPOINT1_BITPOS (1)
                            12555 ; 652  |#define ENDPOINT2_BITPOS (2)
                            12556 ; 653  |#define ENDPOINT3_BITPOS (3)
                            12557 ; 654  |#define ENDPOINT4_BITPOS (4)
                            12558 ; 655  |#define ENDPOINT5_BITPOS (5)
                            12559 ; 656  |#define ENDPOINT6_BITPOS (6)
                            12560 ; 657  |#define ENDPOINT7_BITPOS (7)
                            12561 ; 658  |#define ENDPOINT8_BITPOS (8)
                            12562 ; 659  |#define ENDPOINT9_BITPOS (9)
                            12563 ; 660  |#define ENDPOINT10_BITPOS (10)
                            12564 ; 661  |#define ENDPOINT11_BITPOS (11)
                            12565 ; 662  |#define ENDPOINT12_BITPOS (12)
                            12566 ; 663  |#define ENDPOINT13_BITPOS (13)
                            12567 ; 664  |#define ENDPOINT14_BITPOS (14)
                            12568 ; 665  |#define ENDPOINT15_BITPOS (15)
                            12569 ; 666  |
                            12570 ; 667  |#define ENDPOINT0_SETMASK (1<<ENDPOINT0_BITPOS)
                            12571 ; 668  |#define ENDPOINT1_SETMASK (1<<ENDPOINT1_BITPOS)
                            12572 ; 669  |#define ENDPOINT2_SETMASK (1<<ENDPOINT2_BITPOS)
                            12573 ; 670  |#define ENDPOINT3_SETMASK (1<<ENDPOINT3_BITPOS)
                            12574 ; 671  |#define ENDPOINT4_SETMASK (1<<ENDPOINT4_BITPOS)
                            12575 ; 672  |#define ENDPOINT5_SETMASK (1<<ENDPOINT5_BITPOS)
                            12576 ; 673  |#define ENDPOINT6_SETMASK (1<<ENDPOINT6_BITPOS)
                            12577 ; 674  |#define ENDPOINT7_SETMASK (1<<ENDPOINT7_BITPOS)
                            12578 ; 675  |#define ENDPOINT8_SETMASK (1<<ENDPOINT8_BITPOS)
                            12579 ; 676  |#define ENDPOINT9_SETMASK (1<<ENDPOINT9_BITPOS)
                            12580 ; 677  |#define ENDPOINT10_SETMASK (1<<ENDPOINT10_BITPOS)
                            12581 ; 678  |#define ENDPOINT11_SETMASK (1<<ENDPOINT11_BITPOS)
                            12582 ; 679  |#define ENDPOINT12_SETMASK (1<<ENDPOINT12_BITPOS)
                            12583 ; 680  |#define ENDPOINT13_SETMASK (1<<ENDPOINT13_BITPOS)
                            12584 ; 681  |#define ENDPOINT14_SETMASK (1<<ENDPOINT14_BITPOS)
                            12585 ; 682  |#define ENDPOINT15_SETMASK (1<<ENDPOINT15_BITPOS)
                            12586 ; 683  |
                            12587 ; 684  |#define ENDPOINT0_CLRMASK (~(WORD)ENDPOINT0_SETMASK)    
                            12588 ; 685  |#define ENDPOINT1_CLRMASK (~(WORD)ENDPOINT1_SETMASK)    
                            12589 ; 686  |#define ENDPOINT2_CLRMASK (~(WORD)ENDPOINT2_SETMASK)    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 214

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12590 ; 687  |#define ENDPOINT3_CLRMASK (~(WORD)ENDPOINT3_SETMASK)    
                            12591 ; 688  |#define ENDPOINT4_CLRMASK (~(WORD)ENDPOINT4_SETMASK)    
                            12592 ; 689  |#define ENDPOINT5_CLRMASK (~(WORD)ENDPOINT5_SETMASK)    
                            12593 ; 690  |#define ENDPOINT6_CLRMASK (~(WORD)ENDPOINT6_SETMASK)    
                            12594 ; 691  |#define ENDPOINT7_CLRMASK (~(WORD)ENDPOINT7_SETMASK)    
                            12595 ; 692  |#define ENDPOINT8_CLRMASK (~(WORD)ENDPOINT8_SETMASK)    
                            12596 ; 693  |#define ENDPOINT9_CLRMASK (~(WORD)ENDPOINT9_SETMASK)    
                            12597 ; 694  |#define ENDPOINT10_CLRMASK (~(WORD)ENDPOINT10_SETMASK)
                            12598 ; 695  |#define ENDPOINT11_CLRMASK (~(WORD)ENDPOINT11_SETMASK)
                            12599 ; 696  |#define ENDPOINT12_CLRMASK (~(WORD)ENDPOINT12_SETMASK)
                            12600 ; 697  |#define ENDPOINT13_CLRMASK (~(WORD)ENDPOINT13_SETMASK)
                            12601 ; 698  |#define ENDPOINT14_CLRMASK (~(WORD)ENDPOINT14_SETMASK)
                            12602 ; 699  |#define ENDPOINT15_CLRMASK (~(WORD)ENDPOINT15_SETMASK)
                            12603 ; 700  |
                            12604 ; 701  |typedef union               
                            12605 ; 702  |{
                            12606 ; 703  |    struct {
                            12607 ; 704  |        int EP0              :1;
                            12608 ; 705  |        int EP1              :1;
                            12609 ; 706  |        int EP2              :1;
                            12610 ; 707  |        int EP3              :1;
                            12611 ; 708  |        int EP4              :1;
                            12612 ; 709  |        int EP5              :1;
                            12613 ; 710  |        int EP6              :1;
                            12614 ; 711  |        int EP7              :1;
                            12615 ; 712  |        int EP8              :1;
                            12616 ; 713  |        int EP9              :1;
                            12617 ; 714  |        int EP10             :1;
                            12618 ; 715  |        int EP11             :1;
                            12619 ; 716  |        int EP12             :1;
                            12620 ; 717  |        int EP13             :1;
                            12621 ; 718  |        int EP14             :1;
                            12622 ; 719  |        int EP15             :1;
                            12623 ; 720  |        int                  :32;
                            12624 ; 721  |    } B;
                            12625 ; 722  |    DWORD I;
                            12626 ; 723  |} endpsetupstat_type;
                            12627 ; 724  |
                            12628 ; 725  |//#define HW_ARC_ENDPTSETUPSTAT (*(volatile endpsetupstat_type _X*) (HW_ARC_BASEADDR+0x1ac
                                  ))    
                            12629 ; 726  |
                            12630 ; 727  |typedef union               
                            12631 ; 728  |{
                            12632 ; 729  |    struct {
                            12633 ; 730  |        int EP0              :1;
                            12634 ; 731  |        int EP1              :1;
                            12635 ; 732  |        int EP2              :1;
                            12636 ; 733  |        int EP3              :1;
                            12637 ; 734  |        int EP4              :1;
                            12638 ; 735  |        int EP5              :1;
                            12639 ; 736  |        int EP6              :1;
                            12640 ; 737  |        int EP7              :1;
                            12641 ; 738  |        int EP8              :1;
                            12642 ; 739  |        int EP9              :1;
                            12643 ; 740  |        int EP10             :1;
                            12644 ; 741  |        int EP11             :1;
                            12645 ; 742  |        int EP12             :1;
                            12646 ; 743  |        int EP13             :1;
                            12647 ; 744  |        int EP14             :1;
                            12648 ; 745  |        int EP15             :1;
                            12649 ; 746  |        int                  :8;
                            12650 ; 747  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 215

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12651 ; 748  |    WORD I;
                            12652 ; 749  |} endpt_type;
                            12653 
                            12691 
                            12692 ; 750  |
                            12693 ; 751  |typedef union
                            12694 ; 752  |{
                            12695 ; 753  |   struct {
                            12696 ; 754  |       endpt_type  RX;
                            12697 ; 755  |       endpt_type  TX;
                            12698 ; 756  |   } W;
                            12699 ; 757  |   DWORD DW;
                            12700 ; 758  |} endptrxtx_type;
                            12701 ; 759  |
                            12702 ; 760  |//#define HW_ARC_ENDPTPRIME    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b0))   
                                   
                            12703 ; 761  |//#define HW_ARC_ENDPTFLUSH    (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b4))   
                                   
                            12704 ; 762  |//#define HW_ARC_ENDPTSTAT     (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1b8))   
                                   
                            12705 ; 763  |//#define HW_ARC_ENDPTCOMPLETE (*(volatile endptrxtx_type _X*) (HW_ARC_BASEADDR+0x1bc))   
                                   
                            12706 ; 764  |
                            12707 ; 765  |
                            12708 ; 766  |
                            12709 ; 767  |/////////////////////////////////////////////////////////////////////////////////
                            12710 ; 768  |//  USB ARC Register Endpoint control (HW_ARC_ENDPTCTRL)
                            12711 ; 769  |
                            12712 ; 770  |#define HW_ARC_ENDPTCTRL_RXS_BITPOS (0)
                            12713 ; 771  |#define HW_ARC_ENDPTCTRL_RXD_BITPOS (1)
                            12714 ; 772  |#define HW_ARC_ENDPTCTRL_RXT_BITPOS (2)
                            12715 ; 773  |#define HW_ARC_ENDPTCTRL_RXI_BITPOS (5)
                            12716 ; 774  |#define HW_ARC_ENDPTCTRL_RXR_BITPOS (6)
                            12717 ; 775  |#define HW_ARC_ENDPTCTRL_RXE_BITPOS (7)
                            12718 ; 776  |#define HW_ARC_ENDPTCTRL_TXS_BITPOS (16)
                            12719 ; 777  |#define HW_ARC_ENDPTCTRL_TXD_BITPOS (17)
                            12720 ; 778  |#define HW_ARC_ENDPTCTRL_TXT_BITPOS (18)
                            12721 ; 779  |#define HW_ARC_ENDPTCTRL_TXI_BITPOS (21)
                            12722 ; 780  |#define HW_ARC_ENDPTCTRL_TXR_BITPOS (22)
                            12723 ; 781  |#define HW_ARC_ENDPTCTRL_TXE_BITPOS (23)
                            12724 ; 782  |
                            12725 ; 783  |#define HW_ARC_ENDPTCTRL_RXS_SETMASK (1<<HW_ARC_ENDPTCTRL_RXS_BITPOS)
                            12726 ; 784  |#define HW_ARC_ENDPTCTRL_RXD_SETMASK (1<<HW_ARC_ENDPTCTRL_RXD_BITPOS)
                            12727 ; 785  |#define HW_ARC_ENDPTCTRL_RXT_SETMASK (3<<HW_ARC_ENDPTCTRL_RXT_BITPOS)
                            12728 ; 786  |#define HW_ARC_ENDPTCTRL_RXI_SETMASK (1<<HW_ARC_ENDPTCTRL_RXI_BITPOS)
                            12729 ; 787  |#define HW_ARC_ENDPTCTRL_RXR_SETMASK (1<<HW_ARC_ENDPTCTRL_RXR_BITPOS)
                            12730 ; 788  |#define HW_ARC_ENDPTCTRL_RXE_SETMASK (1<<HW_ARC_ENDPTCTRL_RXE_BITPOS)
                            12731 ; 789  |#define HW_ARC_ENDPTCTRL_TXS_SETMASK (1<<HW_ARC_ENDPTCTRL_TXS_BITPOS)
                            12732 ; 790  |#define HW_ARC_ENDPTCTRL_TXD_SETMASK (1<<HW_ARC_ENDPTCTRL_TXD_BITPOS)
                            12733 ; 791  |#define HW_ARC_ENDPTCTRL_TXT_SETMASK (3<<HW_ARC_ENDPTCTRL_TXT_BITPOS)
                            12734 ; 792  |#define HW_ARC_ENDPTCTRL_TXI_SETMASK (1<<HW_ARC_ENDPTCTRL_TXI_BITPOS)
                            12735 ; 793  |#define HW_ARC_ENDPTCTRL_TXR_SETMASK (1<<HW_ARC_ENDPTCTRL_TXR_BITPOS)
                            12736 ; 794  |
                            12737 ; 795  |// We need to equate the following label like this due to a sign extension problem
                            12738 ; 796  |// if equated like so (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            12739 ; 797  |#define HW_ARC_ENDPTCTRL_TXE_SETMASK (0x00800000)
                            12740 ; 798  |//HW_ARC_ENDPTCTRL_TXE_SETMASK    equ     (1<<HW_ARC_ENDPTCTRL_TXE_BITPOS)
                            12741 ; 799  |
                            12742 ; 800  |#define HW_ARC_ENDPTCTRL_RXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXS_SETMASK)
                            12743 ; 801  |#define HW_ARC_ENDPTCTRL_RXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXD_SETMASK)
                            12744 ; 802  |#define HW_ARC_ENDPTCTRL_RXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXT_SETMASK)
                            12745 ; 803  |#define HW_ARC_ENDPTCTRL_RXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXI_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 216

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12746 ; 804  |#define HW_ARC_ENDPTCTRL_RXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXR_SETMASK)
                            12747 ; 805  |#define HW_ARC_ENDPTCTRL_RXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_RXE_SETMASK)
                            12748 ; 806  |#define HW_ARC_ENDPTCTRL_TXS_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXS_SETMASK)
                            12749 ; 807  |#define HW_ARC_ENDPTCTRL_TXD_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXD_SETMASK)
                            12750 ; 808  |#define HW_ARC_ENDPTCTRL_TXT_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXT_SETMASK)
                            12751 ; 809  |#define HW_ARC_ENDPTCTRL_TXI_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXI_SETMASK)
                            12752 ; 810  |#define HW_ARC_ENDPTCTRL_TXR_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXR_SETMASK)
                            12753 ; 811  |#define HW_ARC_ENDPTCTRL_TXE_CLRMASK (~(WORD)HW_ARC_ENDPTCTRL_TXE_SETMASK)
                            12754 ; 812  |
                            12755 ; 813  |
                            12756 ; 814  |typedef union               
                            12757 ; 815  |{
                            12758 ; 816  |    struct {
                            12759 ; 817  |        int RXS             :1;
                            12760 ; 818  |        int RXD             :1;
                            12761 ; 819  |        int RXT             :2;
                            12762 ; 820  |        int                 :1;
                            12763 ; 821  |        int RXI             :1;
                            12764 ; 822  |        int RXR             :1;
                            12765 ; 823  |        int RXE             :1;
                            12766 ; 824  |        int                 :8;
                            12767 ; 825  |        int TXS             :1;
                            12768 ; 826  |        int TXD             :1;
                            12769 ; 827  |        int TXT             :2;
                            12770 ; 828  |        int                 :1;
                            12771 ; 829  |        int TXI             :1;
                            12772 ; 830  |        int TXR             :1;
                            12773 ; 831  |        int TXE             :1;
                            12774 ; 832  |        int                 :24;
                            12775 ; 833  |    } B;
                            12776 ; 834  |    DWORD I;
                            12777 ; 835  |} endptctrl_type;
                            12778 ; 836  |//#define HW_ARC_ENDPTCTRL[n] (*(volatile usbintr_type _X*) (HW_ARC_BASEADDR+0x1c0+((n)*4)
                                  ))    
                            12779 ; 837  |
                            12780 ; 838  |#endif
                            12781 ; 839  |
                            12782 ; 840  |
                            12783 
                            12785 
                            12786 ; 37   |#include "regsusb20phy.h"
                            12787 
                            12789 
                            12790 ; 1    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12791 ; 2    |//;  Copyright(C) SigmaTel, Inc. 2002-2005
                            12792 ; 3    |//;  File        : regsusbphy.inc
                            12793 ; 4    |//;  Description : USB20 PHY Register definition
                            12794 ; 5    |//;  Updated 2.23.2003 By M. Henson
                            12795 ; 6    |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            12796 ; 7    |
                            12797 ; 8    |// The following naming conventions are followed in this file.
                            12798 ; 9    |// All registers are named using the format...
                            12799 ; 10   |//     HW_<module>_<regname>
                            12800 ; 11   |// where <module> is the module name which can be any of the following...
                            12801 ; 12   |//     USB20
                            12802 ; 13   |// (Note that when there is more than one copy of a particular module, the
                            12803 ; 14   |// module name includes a number starting from 0 for the first instance of
                            12804 ; 15   |// that module)
                            12805 ; 16   |// <regname> is the specific register within that module
                            12806 ; 17   |// We also define the following...
                            12807 ; 18   |//     HW_<module>_<regname>_BITPOS
                            12808 ; 19   |// which defines the starting bit (i.e. LSB) of a multi bit field
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 217

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12809 ; 20   |//     HW_<module>_<regname>_SETMASK
                            12810 ; 21   |// which does something else, and
                            12811 ; 22   |//     HW_<module>_<regname>_CLRMASK
                            12812 ; 23   |// which does something else.
                            12813 ; 24   |// Other rules
                            12814 ; 25   |//     All caps
                            12815 ; 26   |//     Numeric identifiers start at 0
                            12816 ; 27   |
                            12817 ; 28   |#if !(defined(regsusbphyinc))
                            12818 ; 29   |#define regsusbphyinc 1
                            12819 ; 30   |
                            12820 ; 31   |#include "types.h"
                            12821 
                            12823 
                            12824 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            12825 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            12826 ; 3    |//
                            12827 ; 4    |// Filename: types.h
                            12828 ; 5    |// Description: Standard data types
                            12829 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            12830 ; 7    |
                            12831 ; 8    |#ifndef _TYPES_H
                            12832 ; 9    |#define _TYPES_H
                            12833 ; 10   |
                            12834 ; 11   |// TODO:  move this outta here!
                            12835 ; 12   |#if !defined(NOERROR)
                            12836 ; 13   |#define NOERROR 0
                            12837 ; 14   |#define SUCCESS 0
                            12838 ; 15   |#endif 
                            12839 ; 16   |#if !defined(SUCCESS)
                            12840 ; 17   |#define SUCCESS  0
                            12841 ; 18   |#endif
                            12842 ; 19   |#if !defined(ERROR)
                            12843 ; 20   |#define ERROR   -1
                            12844 ; 21   |#endif
                            12845 ; 22   |#if !defined(FALSE)
                            12846 ; 23   |#define FALSE 0
                            12847 ; 24   |#endif
                            12848 ; 25   |#if !defined(TRUE)
                            12849 ; 26   |#define TRUE  1
                            12850 ; 27   |#endif
                            12851 ; 28   |
                            12852 ; 29   |#if !defined(NULL)
                            12853 ; 30   |#define NULL 0
                            12854 ; 31   |#endif
                            12855 ; 32   |
                            12856 ; 33   |#define MAX_INT     0x7FFFFF
                            12857 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            12858 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            12859 ; 36   |#define MAX_ULONG   (-1) 
                            12860 ; 37   |
                            12861 ; 38   |#define WORD_SIZE   24              // word size in bits
                            12862 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            12863 ; 40   |
                            12864 ; 41   |
                            12865 ; 42   |#define BYTE    unsigned char       // btVarName
                            12866 ; 43   |#define CHAR    signed char         // cVarName
                            12867 ; 44   |#define USHORT  unsigned short      // usVarName
                            12868 ; 45   |#define SHORT   unsigned short      // sVarName
                            12869 ; 46   |#define WORD    unsigned int        // wVarName
                            12870 ; 47   |#define INT     signed int          // iVarName
                            12871 ; 48   |#define DWORD   unsigned long       // dwVarName
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 218

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12872 ; 49   |#define LONG    signed long         // lVarName
                            12873 ; 50   |#define BOOL    unsigned int        // bVarName
                            12874 ; 51   |#define FRACT   _fract              // frVarName
                            12875 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            12876 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            12877 ; 54   |#define FLOAT   float               // fVarName
                            12878 ; 55   |#define DBL     double              // dVarName
                            12879 ; 56   |#define ENUM    enum                // eVarName
                            12880 ; 57   |#define CMX     _complex            // cmxVarName
                            12881 ; 58   |typedef WORD UCS3;                   // 
                            12882 ; 59   |
                            12883 ; 60   |#define UINT16  unsigned short
                            12884 ; 61   |#define UINT8   unsigned char   
                            12885 ; 62   |#define UINT32  unsigned long
                            12886 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12887 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            12888 ; 65   |#define WCHAR   UINT16
                            12889 ; 66   |
                            12890 ; 67   |//UINT128 is 16 bytes or 6 words
                            12891 ; 68   |typedef struct UINT128_3500 {   
                            12892 ; 69   |    int val[6];     
                            12893 ; 70   |} UINT128_3500;
                            12894 ; 71   |
                            12895 ; 72   |#define UINT128   UINT128_3500
                            12896 ; 73   |
                            12897 ; 74   |// Little endian word packed byte strings:   
                            12898 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12899 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12900 ; 77   |// Little endian word packed byte strings:   
                            12901 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            12902 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            12903 ; 80   |
                            12904 ; 81   |// Declare Memory Spaces To Use When Coding
                            12905 ; 82   |// A. Sector Buffers
                            12906 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            12907 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            12908 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            12909 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            12910 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            12911 ; 88   |// B. Media DDI Memory
                            12912 ; 89   |#define MEDIA_DDI_MEM _Y
                            12913 ; 90   |
                            12914 ; 91   |
                            12915 ; 92   |
                            12916 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            12917 ; 94   |// Examples of circular pointers:
                            12918 ; 95   |//    INT CIRC cpiVarName
                            12919 ; 96   |//    DWORD CIRC cpdwVarName
                            12920 ; 97   |
                            12921 ; 98   |#define RETCODE INT                 // rcVarName
                            12922 ; 99   |
                            12923 ; 100  |// generic bitfield structure
                            12924 ; 101  |struct Bitfield {
                            12925 ; 102  |    unsigned int B0  :1;
                            12926 ; 103  |    unsigned int B1  :1;
                            12927 ; 104  |    unsigned int B2  :1;
                            12928 ; 105  |    unsigned int B3  :1;
                            12929 ; 106  |    unsigned int B4  :1;
                            12930 ; 107  |    unsigned int B5  :1;
                            12931 ; 108  |    unsigned int B6  :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 219

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12932 ; 109  |    unsigned int B7  :1;
                            12933 ; 110  |    unsigned int B8  :1;
                            12934 ; 111  |    unsigned int B9  :1;
                            12935 ; 112  |    unsigned int B10 :1;
                            12936 ; 113  |    unsigned int B11 :1;
                            12937 ; 114  |    unsigned int B12 :1;
                            12938 ; 115  |    unsigned int B13 :1;
                            12939 ; 116  |    unsigned int B14 :1;
                            12940 ; 117  |    unsigned int B15 :1;
                            12941 ; 118  |    unsigned int B16 :1;
                            12942 ; 119  |    unsigned int B17 :1;
                            12943 ; 120  |    unsigned int B18 :1;
                            12944 ; 121  |    unsigned int B19 :1;
                            12945 ; 122  |    unsigned int B20 :1;
                            12946 ; 123  |    unsigned int B21 :1;
                            12947 ; 124  |    unsigned int B22 :1;
                            12948 ; 125  |    unsigned int B23 :1;
                            12949 ; 126  |};
                            12950 ; 127  |
                            12951 ; 128  |union BitInt {
                            12952 ; 129  |        struct Bitfield B;
                            12953 ; 130  |        int        I;
                            12954 ; 131  |};
                            12955 ; 132  |
                            12956 ; 133  |#define MAX_MSG_LENGTH 10
                            12957 ; 134  |struct CMessage
                            12958 ; 135  |{
                            12959 ; 136  |        unsigned int m_uLength;
                            12960 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            12961 ; 138  |};
                            12962 ; 139  |
                            12963 ; 140  |typedef struct {
                            12964 ; 141  |    WORD m_wLength;
                            12965 ; 142  |    WORD m_wMessage;
                            12966 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            12967 ; 144  |} Message;
                            12968 ; 145  |
                            12969 ; 146  |struct MessageQueueDescriptor
                            12970 ; 147  |{
                            12971 ; 148  |        int *m_pBase;
                            12972 ; 149  |        int m_iModulo;
                            12973 ; 150  |        int m_iSize;
                            12974 ; 151  |        int *m_pHead;
                            12975 ; 152  |        int *m_pTail;
                            12976 ; 153  |};
                            12977 ; 154  |
                            12978 ; 155  |struct ModuleEntry
                            12979 ; 156  |{
                            12980 ; 157  |    int m_iSignaledEventMask;
                            12981 ; 158  |    int m_iWaitEventMask;
                            12982 ; 159  |    int m_iResourceOfCode;
                            12983 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            12984 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            12985 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            12986 ; 163  |    int m_uTimeOutHigh;
                            12987 ; 164  |    int m_uTimeOutLow;
                            12988 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            12989 ; 166  |};
                            12990 ; 167  |
                            12991 ; 168  |union WaitMask{
                            12992 ; 169  |    struct B{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 220

M:ADDR CODE           CYCLES LINE SOURCELINE
                            12993 ; 170  |        unsigned int m_bNone     :1;
                            12994 ; 171  |        unsigned int m_bMessage  :1;
                            12995 ; 172  |        unsigned int m_bTimer    :1;
                            12996 ; 173  |        unsigned int m_bButton   :1;
                            12997 ; 174  |    } B;
                            12998 ; 175  |    int I;
                            12999 ; 176  |} ;
                            13000 ; 177  |
                            13001 ; 178  |
                            13002 ; 179  |struct Button {
                            13003 ; 180  |        WORD wButtonEvent;
                            13004 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            13005 ; 182  |};
                            13006 ; 183  |
                            13007 ; 184  |struct Message {
                            13008 ; 185  |        WORD wMsgLength;
                            13009 ; 186  |        WORD wMsgCommand;
                            13010 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            13011 ; 188  |};
                            13012 ; 189  |
                            13013 ; 190  |union EventTypes {
                            13014 ; 191  |        struct CMessage msg;
                            13015 ; 192  |        struct Button Button ;
                            13016 ; 193  |        struct Message Message;
                            13017 ; 194  |};
                            13018 ; 195  |
                            13019 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            13020 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            13021 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            13022 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            13023 ; 200  |
                            13024 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            13025 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            13026 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            13027 ; 204  |
                            13028 ; 205  |#if DEBUG
                            13029 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            13030 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            13031 ; 208  |#else 
                            13032 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            13033 ; 210  |#define DebugBuildAssert(x)    
                            13034 ; 211  |#endif
                            13035 ; 212  |
                            13036 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            13037 ; 214  |//  #pragma asm
                            13038 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            13039 ; 216  |//  #pragma endasm
                            13040 ; 217  |
                            13041 ; 218  |
                            13042 ; 219  |#ifdef COLOR_262K
                            13043 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            13044 ; 221  |#elif defined(COLOR_65K)
                            13045 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            13046 ; 223  |#else
                            13047 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            13048 ; 225  |#endif
                            13049 ; 226  |    
                            13050 ; 227  |#endif // #ifndef _TYPES_H
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 221

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13051 
                            13053 
                            13054 ; 32   |
                            13055 ; 33   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13056 ; 34   |//   USB2.0 PHY STMP Registers 
                            13057 ; 35   |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            13058 ; 36   |#define HW_USBPHY_BASEADDR (0xF210)
                            13059 ; 37   |
                            13060 ; 38   |
                            13061 ; 39   |/////////////////////////////////////////////////////////////////////////////////
                            13062 ; 40   |//  USB PHY Powerdown Register (HW_USBPHYPWD) Bit Definitions
                            13063 ; 41   |
                            13064 ; 42   |#define HW_USBPHYPWD_TXDISCON1500_BITPOS (5)
                            13065 ; 43   |#define HW_USBPHYPWD_PLLVCOPWD_BITPOS (6)
                            13066 ; 44   |#define HW_USBPHYPWD_PLLVCPPWD_BITPOS (7)
                            13067 ; 45   |#define HW_USBPHYPWD_TXPWDFS_BITPOS (10)
                            13068 ; 46   |#define HW_USBPHYPWD_TXPWDIBIAS_BITPOS (11)
                            13069 ; 47   |#define HW_USBPHYPWD_TXPWDV2I_BITPOS (12)
                            13070 ; 48   |#define HW_USBPHYPWD_TXPWDVBG_BITPOS (13)
                            13071 ; 49   |#define HW_USBPHYPWD_TXPWDCOMP_BITPOS (14)
                            13072 ; 50   |#define HW_USBPHYPWD_RXPWDDISCONDET_BITPOS (16)
                            13073 ; 51   |#define HW_USBPHYPWD_RXPWDENV_BITPOS (17)
                            13074 ; 52   |#define HW_USBPHYPWD_RXPWD1PT1_BITPOS (18)
                            13075 ; 53   |#define HW_USBPHYPWD_RXPWDDIFF_BITPOS (19)
                            13076 ; 54   |#define HW_USBPHYPWD_RXPWDRX_BITPOS (20)
                            13077 ; 55   |#define HW_USBPHYPWD_PWDIBIAS_BITPOS (22)
                            13078 ; 56   |#define HW_USBPHYPWD_REGRESET_BITPOS (23)
                            13079 ; 57   |
                            13080 ; 58   |#define HW_USBPHYPWD_TXDISCON1500_SETMASK (1<<HW_USBPHYPWD_TXDISCON1500_BITPOS)
                            13081 ; 59   |#define HW_USBPHYPWD_PLLVCOPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCOPWD_BITPOS)
                            13082 ; 60   |#define HW_USBPHYPWD_PLLVCPPWD_SETMASK (1<<HW_USBPHYPWD_PLLVCPPWD_BITPOS)
                            13083 ; 61   |#define HW_USBPHYPWD_TXPWDFS_SETMASK (1<<HW_USBPHYPWD_TXPWDFS_BITPOS)
                            13084 ; 62   |#define HW_USBPHYPWD_TXPWDIBIAS_SETMASK (1<<HW_USBPHYPWD_TXPWDIBIAS_BITPOS)
                            13085 ; 63   |#define HW_USBPHYPWD_TXPWDV2I_SETMASK (1<<HW_USBPHYPWD_TXPWDV2I_BITPOS)
                            13086 ; 64   |#define HW_USBPHYPWD_TXPWDVBG_SETMASK (1<<HW_USBPHYPWD_TXPWDVBG_BITPOS)
                            13087 ; 65   |#define HW_USBPHYPWD_TXPWDCOMP_SETMASK (1<<HW_USBPHYPWD_TXPWDCOMP_BITPOS)
                            13088 ; 66   |#define HW_USBPHYPWD_RXPWDDISCONDET_SETMASK (1<<HW_USBPHYPWD_RXPWDDISCONDET_BITPOS)
                            13089 ; 67   |#define HW_USBPHYPWD_RXPWDENV_SETMASK (1<<HW_USBPHYPWD_RXPWDENV_BITPOS)
                            13090 ; 68   |#define HW_USBPHYPWD_RXPWD1PT1_SETMASK (1<<HW_USBPHYPWD_RXPWD1PT1_BITPOS)
                            13091 ; 69   |#define HW_USBPHYPWD_RXPWDDIFF_SETMASK (1<<HW_USBPHYPWD_RXPWDDIFF_BITPOS)
                            13092 ; 70   |#define HW_USBPHYPWD_RXPWDRX_SETMASK (1<<HW_USBPHYPWD_RXPWDRX_BITPOS)
                            13093 ; 71   |#define HW_USBPHYPWD_PWDIBIAS_SETMASK (1<<HW_USBPHYPWD_PWDIBIAS_BITPOS)
                            13094 ; 72   |#define HW_USBPHYPWD_REGRESET_SETMASK (1<<HW_USBPHYPWD_REGRESET_BITPOS)
                            13095 ; 73   |
                            13096 ; 74   |#define HW_USBPHYPWD_TXDISCON1500_CLRMASK (~(WORD)HW_USBPHYPWD_TXDISCON1500_SETMASK)
                            13097 ; 75   |#define HW_USBPHYPWD_PLLVCOPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCOPWD_SETMASK)
                            13098 ; 76   |#define HW_USBPHYPWD_PLLVCPPWD_CLRMASK (~(WORD)HW_USBPHYPWD_PLLVCPPWD_SETMASK)
                            13099 ; 77   |#define HW_USBPHYPWD_TXPWDFS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDFS_SETMASK)
                            13100 ; 78   |#define HW_USBPHYPWD_TXPWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDIBIAS_SETMASK)
                            13101 ; 79   |#define HW_USBPHYPWD_TXPWDV2I_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDV2I_SETMASK)
                            13102 ; 80   |#define HW_USBPHYPWD_TXPWDVBG_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDVBG_SETMASK)
                            13103 ; 81   |#define HW_USBPHYPWD_TXPWDCOMP_CLRMASK (~(WORD)HW_USBPHYPWD_TXPWDCOMP_SETMASK)
                            13104 ; 82   |#define HW_USBPHYPWD_RXPWDDISCONDET_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDISCONDET_SETMASK)
                            13105 ; 83   |#define HW_USBPHYPWD_RXPWDENV_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDENV_SETMASK)
                            13106 ; 84   |#define HW_USBPHYPWD_RXPWD1PT1_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWD1PT1_SETMASK)
                            13107 ; 85   |#define HW_USBPHYPWD_RXPWDDIFF_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDDIFF_SETMASK)
                            13108 ; 86   |#define HW_USBPHYPWD_RXPWDRX_CLRMASK (~(WORD)HW_USBPHYPWD_RXPWDRX_SETMASK)
                            13109 ; 87   |#define HW_USBPHYPWD_PWDIBIAS_CLRMASK (~(WORD)HW_USBPHYPWD_PWDIBIAS_SETMASK)
                            13110 ; 88   |#define HW_USBPHYPWD_REGRESET_CLRMASK (~(WORD)HW_USBPHYPWD_REGRESET_SETMASK)
                            13111 ; 89   |
                            13112 ; 90   |typedef union               
                            13113 ; 91   |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 222

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13114 ; 92   |    struct {
                            13115 ; 93   |        int RSVD0          :5;
                            13116 ; 94   |        int TXDISCON1500   :1;
                            13117 ; 95   |        int PLLVCOPWD      :1;
                            13118 ; 96   |        int PLLVCPPWD      :1;
                            13119 ; 97   |        int RSVD1          :2;
                            13120 ; 98   |        int TXPWDFS        :1;
                            13121 ; 99   |        int TXPWDIBIAS     :1;
                            13122 ; 100  |        int TXPWDV2I       :1;
                            13123 ; 101  |        int TXPWDVBG       :1;
                            13124 ; 102  |        int TXPWDCOMP      :1;
                            13125 ; 103  |        int RSVD2          :1;
                            13126 ; 104  |        int RXPWDDISCONDET :1;
                            13127 ; 105  |        int RXPWDENV       :1;
                            13128 ; 106  |        int RXPWD1PT1      :1;
                            13129 ; 107  |        int RXPWDDIFF      :1;
                            13130 ; 108  |        int RXPWDRX        :1;
                            13131 ; 109  |        int RSVD3          :1;
                            13132 ; 110  |        int PWDIBIAS       :1;
                            13133 ; 111  |        int REGRESET       :1;
                            13134 ; 112  |    } B;
                            13135 ; 113  |    int I;
                            13136 ; 114  |} usbphypwd_type;
                            13137 ; 115  |#define HW_USBPHYPWD      (*(volatile usbphypwd_type _X*) (HW_USBPHY_BASEADDR))    /* USB 
                                  PHY Powerdown Register */
                            13138 ; 116  |
                            13139 ; 117  |/////////////////////////////////////////////////////////////////////////////////
                            13140 ; 118  |//  USB PHY Transmit register (HW_USBPHYTX) Bit Definitions
                            13141 ; 119  |#define HW_USBPHYTX_TXCAL1500_BITPOS (0)
                            13142 ; 120  |#define HW_USBPHYTX_TXENCAL1500_BITPOS (5)
                            13143 ; 121  |#define HW_USBPHYTX_TXHSXCVR_BITPOS (6)
                            13144 ; 122  |#define HW_USBPHYTX_TXCALIBRATE_BITPOS (7)
                            13145 ; 123  |#define HW_USBPHYTX_TXCAL45DN_BITPOS (8)
                            13146 ; 124  |#define HW_USBPHYTX_TXENCAL45DN_BITPOS (13)
                            13147 ; 125  |#define HW_USBPHYTX_TXHSTERM_BITPOS (14)
                            13148 ; 126  |#define HW_USBPHYTX_TXSKEW_BITPOS (15)
                            13149 ; 127  |#define HW_USBPHYTX_TXCAL45DP_BITPOS (16)
                            13150 ; 128  |#define HW_USBPHYTX_TXENCAL45DP_BITPOS (21)
                            13151 ; 129  |#define HW_USBPHYTX_TXFSHIZ_BITPOS (22)
                            13152 ; 130  |#define HW_USBPHYTX_TXCOMPOUT_BITPOS (23)
                            13153 ; 131  |
                            13154 ; 132  |#define HW_USBPHYTX_TXCAL1500_WIDTH (4)
                            13155 ; 133  |#define HW_USBPHYTX_TXENCAL1500_WIDTH (1)
                            13156 ; 134  |#define HW_USBPHYTX_TXHSXCVR_WIDTH (1)
                            13157 ; 135  |#define HW_USBPHYTX_TXCALIBRATE_WIDTH (1)
                            13158 ; 136  |#define HW_USBPHYTX_TXCAL45DN_WIDTH (4)
                            13159 ; 137  |#define HW_USBPHYTX_TXENCAL45DN_WIDTH (1)
                            13160 ; 138  |#define HW_USBPHYTX_TXHSTERM_WIDTH (1)
                            13161 ; 139  |#define HW_USBPHYTX_TXSKEW_WIDTH (1)
                            13162 ; 140  |#define HW_USBPHYTX_TXCAL45DP_WIDTH (4)
                            13163 ; 141  |#define HW_USBPHYTX_TXENCAL45DP_WIDTH (1)
                            13164 ; 142  |#define HW_USBPHYTX_TXFSHIZ_WIDTH (1)
                            13165 ; 143  |#define HW_USBPHYTX_TXCOMPOUT_WIDTH (1)
                            13166 ; 144  |
                            13167 ; 145  |#define HW_USBPHYTX_TXCAL1500_SETMASK (((1<<HW_USBPHYTX_TXCAL1500_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL1500_BITPOS)
                            13168 ; 146  |#define HW_USBPHYTX_TXENCAL1500_SETMASK (((1<<HW_USBPHYTX_TXENCAL1500_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL1500_BITPOS)
                            13169 ; 147  |#define HW_USBPHYTX_TXHSXCVR_SETMASK (((1<<HW_USBPHYTX_TXHSXCVR_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  SXCVR_BITPOS)
                            13170 ; 148  |#define HW_USBPHYTX_TXCALIBRATE_SETMASK (((1<<HW_USBPHYTX_TXCALIBRATE_WIDTH)-1)<<HW_USBPHY
                                  TX_TXCALIBRATE_BITPOS)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 223

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13171 ; 149  |#define HW_USBPHYTX_TXCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXCAL45DN_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DN_BITPOS)
                            13172 ; 150  |#define HW_USBPHYTX_TXENCAL45DN_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DN_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DN_BITPOS)
                            13173 ; 151  |#define HW_USBPHYTX_TXHSTERM_SETMASK (((1<<HW_USBPHYTX_TXHSTERM_WIDTH)-1)<<HW_USBPHYTX_TXH
                                  STERM_BITPOS)
                            13174 ; 152  |#define HW_USBPHYTX_TXSKEW_SETMASK (((1<<HW_USBPHYTX_TXSKEW_WIDTH)-1)<<HW_USBPHYTX_TXSKEW_
                                  BITPOS)
                            13175 ; 153  |#define HW_USBPHYTX_TXCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXCAL45DP_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCAL45DP_BITPOS)
                            13176 ; 154  |#define HW_USBPHYTX_TXENCAL45DP_SETMASK (((1<<HW_USBPHYTX_TXENCAL45DP_WIDTH)-1)<<HW_USBPHY
                                  TX_TXENCAL45DP_BITPOS)
                            13177 ; 155  |#define HW_USBPHYTX_TXFSHIZ_SETMASK (((1<<HW_USBPHYTX_TXFSHIZ_WIDTH)-1)<<HW_USBPHYTX_TXFSH
                                  IZ_BITPOS)
                            13178 ; 156  |#define HW_USBPHYTX_TXCOMPOUT_SETMASK (((1<<HW_USBPHYTX_TXCOMPOUT_WIDTH)-1)<<HW_USBPHYTX_T
                                  XCOMPOUT_BITPOS)
                            13179 ; 157  |
                            13180 ; 158  |#define HW_USBPHYTX_TXCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL1500_SETMASK)
                            13181 ; 159  |#define HW_USBPHYTX_TXENCAL1500_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL1500_SETMASK)
                            13182 ; 160  |#define HW_USBPHYTX_TXHSXCVR_CLRMASK (~(WORD)HW_USBPHYTX_TXHSXCVR_SETMASK)
                            13183 ; 161  |#define HW_USBPHYTX_TXCALIBRATE_CLRMASK (~(WORD)HW_USBPHYTX_TXCALIBRATE_SETMASK)
                            13184 ; 162  |#define HW_USBPHYTX_TXCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DN_SETMASK)
                            13185 ; 163  |#define HW_USBPHYTX_TXENCAL45DN_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DN_SETMASK)
                            13186 ; 164  |#define HW_USBPHYTX_TXHSTERM_CLRMASK (~(WORD)HW_USBPHYTX_TXHSTERM_SETMASK)
                            13187 ; 165  |#define HW_USBPHYTX_TXSKEW_CLRMASK (~(WORD)HW_USBPHYTX_TXSKEW_SETMASK)
                            13188 ; 166  |#define HW_USBPHYTX_TXCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXCAL45DP_SETMASK)
                            13189 ; 167  |#define HW_USBPHYTX_TXENCAL45DP_CLRMASK (~(WORD)HW_USBPHYTX_TXENCAL45DP_SETMASK)
                            13190 ; 168  |#define HW_USBPHYTX_TXFSHIZ_CLRMASK (~(WORD)HW_USBPHYTX_TXFSHIZ_SETMASK)
                            13191 ; 169  |#define HW_USBPHYTX_TXCOMPOUT_CLRMASK (~(WORD)HW_USBPHYTX_TXCOMPOUT_SETMASK)
                            13192 ; 170  |
                            13193 ; 171  |typedef union               
                            13194 ; 172  |{
                            13195 ; 173  |    struct {
                            13196 ; 174  |        int TXCAL1500          :4;
                            13197 ; 175  |        int RSVD0              :1;
                            13198 ; 176  |        int TXENCAL1500        :1;
                            13199 ; 177  |        int TXHSXCVR           :1;
                            13200 ; 178  |        int TXCALIBRATE        :1;
                            13201 ; 179  |        int TXCAL45DN          :4;
                            13202 ; 180  |        int RSVD1              :1;
                            13203 ; 181  |        int TXENCAL45DN        :1;
                            13204 ; 182  |        int TXHSTERM           :1;
                            13205 ; 183  |        int TXSKEW             :1;
                            13206 ; 184  |        int TXCAL45DP          :4;
                            13207 ; 185  |        int RSVD2              :1;
                            13208 ; 186  |        int TXENCAL45DP        :1;
                            13209 ; 187  |        int TXFSHIZ            :1;
                            13210 ; 188  |        int TXCOMPOUT          :1;
                            13211 ; 189  |    } B;
                            13212 ; 190  |    int I;
                            13213 ; 191  |} usbphytx_type;
                            13214 ; 192  |#define HW_USBPHYTX      (*(volatile usbphytx_type _X*) (HW_USBPHY_BASEADDR+1))    
                            13215 ; 193  |
                            13216 ; 194  |/////////////////////////////////////////////////////////////////////////////////
                            13217 ; 195  |//  USB PHY PLL register (HW_USBPHYPLL) Bit Definitions
                            13218 ; 196  |#define HW_USBPHYPLL_PLLV2ISEL_BITPOS (0)
                            13219 ; 197  |#define HW_USBPHYPLL_PLLCPDBLIP_BITPOS (5)
                            13220 ; 198  |#define HW_USBPHYPLL_PLLVCOCLK2_BITPOS (6)
                            13221 ; 199  |#define HW_USBPHYPLL_PLLVCOCLK24_BITPOS (7)
                            13222 ; 200  |#define HW_USBPHYPLL_PLLCPNSEL_BITPOS (8)
                            13223 ; 201  |#define HW_USBPHYPLL_PLLCLKDIVSEL_BITPOS (12)
                            13224 ; 202  |#define HW_USBPHYPLL_PLLPFDRST_BITPOS (20)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 224

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13225 ; 203  |#define HW_USBPHYPLL_PLLCPSHORTLFR_BITPOS (21)
                            13226 ; 204  |#define HW_USBPHYPLL_PLLVCOKSTART_BITPOS (22)
                            13227 ; 205  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_BITPOS (23)
                            13228 ; 206  |
                            13229 ; 207  |#define HW_USBPHYPLL_PLLV2ISEL_WIDTH (4)
                            13230 ; 208  |#define HW_USBPHYPLL_PLLCPDBLIP_WIDTH (1)
                            13231 ; 209  |#define HW_USBPHYPLL_PLLVCOCLK2_WIDTH (1)
                            13232 ; 210  |#define HW_USBPHYPLL_PLLVCOCLK24_WIDTH (1)
                            13233 ; 211  |#define HW_USBPHYPLL_PLLCPNSEL_WIDTH (4)
                            13234 ; 212  |#define HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH (4)
                            13235 ; 213  |#define HW_USBPHYPLL_PLLPFDRST_WIDTH (1)
                            13236 ; 214  |#define HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH (1)
                            13237 ; 215  |#define HW_USBPHYPLL_PLLVCOKSTART_WIDTH (1)
                            13238 ; 216  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH (1)
                            13239 ; 217  |
                            13240 ; 218  |#define HW_USBPHYPLL_PLLV2ISEL_SETMASK (((1<<HW_USBPHYPLL_PLLV2ISEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLV2ISEL_BITPOS)
                            13241 ; 219  |#define HW_USBPHYPLL_PLLCPDBLIP_SETMASK (((1<<HW_USBPHYPLL_PLLCPDBLIP_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLCPDBLIP_BITPOS)
                            13242 ; 220  |#define HW_USBPHYPLL_PLLVCOCLK2_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK2_WIDTH)-1)<<HW_USBPHY
                                  PLL_PLLVCOCLK2_BITPOS)
                            13243 ; 221  |#define HW_USBPHYPLL_PLLVCOCLK24_SETMASK (((1<<HW_USBPHYPLL_PLLVCOCLK24_WIDTH)-1)<<HW_USBP
                                  HYPLL_PLLVCOCLK24_BITPOS)
                            13244 ; 222  |#define HW_USBPHYPLL_PLLCPNSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCPNSEL_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLCPNSEL_BITPOS)
                            13245 ; 223  |#define HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVSEL_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLCLKDIVSEL_BITPOS)
                            13246 ; 224  |#define HW_USBPHYPLL_PLLPFDRST_SETMASK (((1<<HW_USBPHYPLL_PLLPFDRST_WIDTH)-1)<<HW_USBPHYPL
                                  L_PLLPFDRST_BITPOS)
                            13247 ; 225  |#define HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK (((1<<HW_USBPHYPLL_PLLCPSHORTLFR_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCPSHORTLFR_BITPOS)
                            13248 ; 226  |#define HW_USBPHYPLL_PLLVCOKSTART_SETMASK (((1<<HW_USBPHYPLL_PLLVCOKSTART_WIDTH)-1)<<HW_US
                                  BPHYPLL_PLLVCOKSTART_BITPOS)
                            13249 ; 227  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK (((1<<HW_USBPHYPLL_PLLCLKDIVRSTZ_WIDTH)-1)<<HW_
                                  USBPHYPLL_PLLCLKDIVRSTZ_BITPOS)
                            13250 ; 228  |
                            13251 ; 229  |#define HW_USBPHYPLL_PLLV2ISEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLV2ISEL_SETMASK)
                            13252 ; 230  |#define HW_USBPHYPLL_PLLCPDBLIP_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPDBLIP_SETMASK)
                            13253 ; 231  |#define HW_USBPHYPLL_PLLVCOCLK2_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK2_SETMASK)
                            13254 ; 232  |#define HW_USBPHYPLL_PLLVCOCLK24_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOCLK24_SETMASK)
                            13255 ; 233  |#define HW_USBPHYPLL_PLLCPNSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPNSEL_SETMASK)
                            13256 ; 234  |#define HW_USBPHYPLL_PLLCLKDIVSEL_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVSEL_SETMASK)
                            13257 ; 235  |#define HW_USBPHYPLL_PLLPFDRST_CLRMASK (~(WORD)HW_USBPHYPLL_PLLPFDRST_SETMASK)
                            13258 ; 236  |#define HW_USBPHYPLL_PLLCPSHORTLFR_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCPSHORTLFR_SETMASK)
                            13259 ; 237  |#define HW_USBPHYPLL_PLLVCOKSTART_CLRMASK (~(WORD)HW_USBPHYPLL_PLLVCOKSTART_SETMASK)
                            13260 ; 238  |#define HW_USBPHYPLL_PLLCLKDIVRSTZ_CLRMASK (~(WORD)HW_USBPHYPLL_PLLCLKDIVRSTZ_SETMASK)
                            13261 ; 239  |
                            13262 ; 240  |typedef union               
                            13263 ; 241  |{
                            13264 ; 242  |    struct {
                            13265 ; 243  |        int PLLV2ISEL        :4;
                            13266 ; 244  |        int RSVD0            :1;
                            13267 ; 245  |        int PLLCPDBLIP       :1;
                            13268 ; 246  |        int PLLVCOCLK2       :1;
                            13269 ; 247  |        int PLLVCOCLK24      :1;
                            13270 ; 248  |        int PLLCPNSEL        :4;
                            13271 ; 249  |        int PLLCLKDIVSEL     :4;
                            13272 ; 250  |        int RSVD1            :4;
                            13273 ; 251  |        int PLLPFDRST        :1;
                            13274 ; 252  |        int PLLCPSHORTLFR    :1;
                            13275 ; 253  |        int PLLVCOKSTART     :1;
                            13276 ; 254  |        int PLLCLKDIVRSTZ    :1;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 225

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13277 ; 255  |    } B;
                            13278 ; 256  |    int I;
                            13279 ; 257  |} usbphypll_type;
                            13280 ; 258  |#define HW_USBPHYPLL      (*(volatile usbphypll_type _X*) (HW_USBPHY_BASEADDR+2))    
                            13281 ; 259  |
                            13282 ; 260  |/////////////////////////////////////////////////////////////////////////////////
                            13283 ; 261  |//  USB PHY PLL register (HW_USBPHYRX) Bit Definitions
                            13284 ; 262  |#define HW_USBRX_ENVADJ_BITPOS (0)
                            13285 ; 263  |#define HW_USBRX_DISCONADJ_BITPOS (4)
                            13286 ; 264  |#define HW_USBRX_DEBUGMODE_BITPOS (8)
                            13287 ; 265  |#define HW_USBRX_PLLLKTIMECTL_BITPOS (12)
                            13288 ; 266  |#define HW_USBRX_PLLCKDIVCTL_BITPOS (16)
                            13289 ; 267  |#define HW_USBRX_HOSTMODETEST_BITPOS (20)
                            13290 ; 268  |#define HW_USBRX_FSCKSOURCESEL_BITPOS (21)
                            13291 ; 269  |#define HW_USBRX_REGRXDBYPASS_BITPOS (22)
                            13292 ; 270  |#define HW_USBRX_PLLLOCKED_BITPOS (23)
                            13293 ; 271  |
                            13294 ; 272  |#define HW_USBRX_ENVADJ_WIDTH (4)
                            13295 ; 273  |#define HW_USBRX_DISCONADJ_WIDTH (4)
                            13296 ; 274  |#define HW_USBRX_DEBUGMODE_WIDTH (4)
                            13297 ; 275  |#define HW_USBRX_PLLLKTIMECTL_WIDTH (4)
                            13298 ; 276  |#define HW_USBRX_PLLCKDIVCTL_WIDTH (4)
                            13299 ; 277  |#define HW_USBRX_HOSTMODETEST_WIDTH (1)
                            13300 ; 278  |#define HW_USBRX_FSCKSOURCESEL_WIDTH (1)
                            13301 ; 279  |#define HW_USBRX_REGRXDBYPASS_WIDTH (1)
                            13302 ; 280  |#define HW_USBRX_PLLLOCKED_WIDTH (1)
                            13303 ; 281  |
                            13304 ; 282  |#define HW_USBRX_ENVADJ_SETMASK (((1<<HW_USBRX_ENVADJ_WIDTH)-1)<<HW_USBRX_ENVADJ_BITPOS)
                            13305 ; 283  |#define HW_USBRX_DISCONADJ_SETMASK (((1<<HW_USBRX_DISCONADJ_WIDTH)-1)<<HW_USBRX_DISCONADJ_
                                  BITPOS)
                            13306 ; 284  |#define HW_USBRX_DEBUGMODE_SETMASK (((1<<HW_USBRX_DEBUGMODE_WIDTH)-1)<<HW_USBRX_DEBUGMODE_
                                  BITPOS)
                            13307 ; 285  |#define HW_USBRX_PLLLKTIMECTL_SETMASK (((1<<HW_USBRX_PLLLKTIMECTL_WIDTH)-1)<<HW_USBRX_PLLL
                                  KTIMECTL_BITPOS)
                            13308 ; 286  |#define HW_USBRX_PLLCKDIVCTL_SETMASK (((1<<HW_USBRX_PLLCKDIVCTL_WIDTH)-1)<<HW_USBRX_PLLCKD
                                  IVCTL_BITPOS)
                            13309 ; 287  |// 480 MHz PLL is divided by named number here. Setmask divider field nibble of 7 gives ac
                                  tual divider of 8 and so on. (8 gives 9, 9 gives 10)
                            13310 ; 288  |//              480Mhz/7 =68.57Mhz
                            13311 ; 289  |#define HW_USBPHYRX_PLLDIV_BY_7 0x060000
                            13312 ; 290  |
                            13313 ; 291  |//              480Mhz/8 ~60Mhz
                            13314 ; 292  |#define HW_USBPHYRX_PLLDIV_BY_8 0x070000
                            13315 ; 293  |
                            13316 ; 294  |//              480Mhz/9 =53.3Mhz
                            13317 ; 295  |#define HW_USBPHYRX_PLLDIV_BY_9 0x080000
                            13318 ; 296  |
                            13319 ; 297  |//              480Mhz/10 =48Mhz
                            13320 ; 298  |#define HW_USBPHYRX_PLLDIV_BY_10 0x090000
                            13321 ; 299  |
                            13322 ; 300  |
                            13323 ; 301  |#define HW_USBRX_HOSTMODETEST_SETMASK (((1<<HW_USBRX_HOSTMODETEST_WIDTH)-1)<<HW_USBRX_HOST
                                  MODETEST_BITPOS)
                            13324 ; 302  |#define HW_USBRX_FSCKSOURCESEL_SETMASK (((1<<HW_USBRX_FSCKSOURCESEL_WIDTH)-1)<<HW_USBRX_FS
                                  CKSOURCESEL_BITPOS)
                            13325 ; 303  |#define HW_USBRX_REGRXDBYPASS_SETMASK (((1<<HW_USBRX_REGRXDBYPASS_WIDTH)-1)<<HW_USBRX_REGR
                                  XDBYPASS_BITPOS)
                            13326 ; 304  |#define HW_USBRX_PLLLOCKED_SETMASK (((1<<HW_USBRX_PLLLOCKED_WIDTH)-1)<<HW_USBRX_PLLLOCKED_
                                  BITPOS)
                            13327 ; 305  |
                            13328 ; 306  |#define HW_USBRX_ENVADJ_CLRMASK (~(WORD)HW_USBRX_ENVADJ_SETMASK)
                            13329 ; 307  |#define HW_USBRX_DISCONADJ_CLRMASK (~(WORD)HW_USBRX_DISCONADJ_SETMASK)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 226

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13330 ; 308  |#define HW_USBRX_DEBUGMODE_CLRMASK (~(WORD)HW_USBRX_DEBUGMODE_SETMASK)
                            13331 ; 309  |#define HW_USBRX_PLLLKTIMECTL_CLRMASK (~(WORD)HW_USBRX_PLLLKTIMECTL_SETMASK)
                            13332 ; 310  |#define HW_USBRX_PLLCKDIVCTL_CLRMASK (~(WORD)HW_USBRX_PLLCKDIVCTL_SETMASK)
                            13333 ; 311  |#define HW_USBRX_HOSTMODETEST_CLRMASK (~(WORD)HW_USBRX_HOSTMODETEST_SETMASK)
                            13334 ; 312  |#define HW_USBRX_FSCKSOURCESEL_CLRMASK (~(WORD)HW_USBRX_FSCKSOURCESEL_SETMASK)
                            13335 ; 313  |#define HW_USBRX_REGRXDBYPASS_CLRMASK (~(WORD)HW_USBRX_REGRXDBYPASS_SETMASK)
                            13336 ; 314  |#define HW_USBRX_PLLLOCKED_CLRMASK (~(WORD)HW_USBRX_PLLLOCKED_SETMASK)
                            13337 ; 315  |
                            13338 ; 316  |typedef union               
                            13339 ; 317  |{
                            13340 ; 318  |    struct {
                            13341 ; 319  |     int ENVADJ               :4;
                            13342 ; 320  |     int DISCONADJ            :4;
                            13343 ; 321  |     int DEBUGMODE            :4;
                            13344 ; 322  |     int PLLLKTIMECTL         :4;
                            13345 ; 323  |     int PLLCKDIVCTL          :4;
                            13346 ; 324  |     int HOSTMODETEST         :1;
                            13347 ; 325  |     int FSCKSOURCESEL        :1;
                            13348 ; 326  |     int REGRXDBYPASS         :1;
                            13349 ; 327  |     int PLLLOCKED            :1;
                            13350 ; 328  |    } B;
                            13351 ; 329  |    int I;
                            13352 ; 330  |} usbphyrx_type;
                            13353 ; 331  |#define HW_USBPHYRX      (*(volatile usbphyrx_type _X*) (HW_USBPHY_BASEADDR+3))    
                            13354 ; 332  |
                            13355 ; 333  |#endif
                            13356 ; 334  |
                            13357 
                            13359 
                            13360 ; 38   |
                            13361 ; 39   |
                            13362 ; 40   |#endif // if (!@def(hwequ))
                            13363 ; 41   |
                            13364 
                            13366 
                            13367 ; 12   |#else 
                            13368 ; 13   |//include "regscodec.inc"
                            13369 ; 14   |#endif
                            13370 ; 15   |
                            13371 ; 16   |//////////////////////////////////////////////////////////////////////////////////
                            13372 ; 17   |// Uncomment next define to allow player boot if you have stfm1000 macro enabled (defaults
                                   ON) & 
                            13373 ; 18   |// your board crystal is not able to output nominal voltage range. Used in player main.asm
                                  . STMP00012148
                            13374 ; 19   |// Defining this will result in lower battery life (price of using a lower quality crystal
                                  ). 
                            13375 ; 20   |// Those that want to save battery life and have good crystals that meet our HW team's spe
                                  cs can 
                            13376 ; 21   |// comment out this line to reduce crystal bias current and so battery current in player m
                                  ode.  
                            13377 ; 22   |#define SUPPORT_MARGINAL_XTALS 1
                            13378 ; 23   |
                            13379 ; 24   |/////////////////////////////////////////////////////////////////////////////////
                            13380 ; 25   |// BOOT SPEED CONFIG & ASSOCIATED BATTERY VOLTAGE CHECK ENABLE
                            13381 ; 26   |/////////////////////////////////////////////////////////////////////////////////
                            13382 ; 27   |// Users can enable one of ATTEMPT_FAST_BOOT or FASTEST boot or neither project define bel
                                  ow by defining
                            13383 ; 28   |// values as 0 or 1, else it defaults to the boot speed used in previous SDKs.
                            13384 ; 29   |#define ATTEMPT_FAST_BOOT 1
                            13385 ; 30   |#define ATTEMPT_FASTEST_BOOT 0   
                            13386 ; 31   |// Changing this define to 0 removes Vbat threshholding & unconditionally gives fast boot 
                                  config above- 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 227

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13387 ; 32   |// disabling this check is suggested for profiling if you want to try to tweak down thresh
                                  holds by maybe 50mV.
                            13388 ; 33   |// Also the tests should clear the fast boot config defines to link & boot at normal speed
                                  .
                            13389 ; 34   |#define SPEED_BOOT_BATTERY_CHECK 1
                            13390 ; 35   |
                            13391 ; 36   |/////////////////////////////////////////////////////////////////////////////////
                            13392 ; 37   |// MEDIA DEFINITIONS
                            13393 ; 38   |/////////////////////////////////////////////////////////////////////////////////
                            13394 ; 39   |
                            13395 ; 40   |/////////////////////////////////////////////////////////////////////////////////
                            13396 ; 41   |// MNAND - Number of chips forming the internal physical device (i.e. # of NANDs)
                            13397 ; 42   |#if defined(NAND1)
                            13398 ; 43   |#define SM_INTERNAL_CHIPS 1
                            13399 ; 44   |#else 
                            13400 ; 45   |#if defined(NAND2)
                            13401 ; 46   |#define SM_INTERNAL_CHIPS 2
                            13402 ; 47   |#else 
                            13403 ; 48   |#if defined(NAND3)
                            13404 ; 49   |#define SM_INTERNAL_CHIPS 3
                            13405 ; 50   |#else 
                            13406 ; 51   |#if defined(NAND4)
                            13407 ; 52   |#define SM_INTERNAL_CHIPS 4
                            13408 ; 53   |#else 
                            13409 ; 54   |#define SM_INTERNAL_CHIPS 1
                            13410 ; 55   |#endif
                            13411 ; 56   |#endif
                            13412 ; 57   |#endif
                            13413 ; 58   |#endif
                            13414 ; 59   |
                            13415 ; 60   |/////////////////////////////////////////////////////////////////////////////////
                            13416 ; 61   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is defined:
                            13417 ; 62   |//   SmartMedia will be detected as inserted if the GPIO pin reads 1 and removed if it rea
                                  ds 0.  
                            13418 ; 63   |// If SMARTMEDIA_DETECT_ACTIVE_HIGH is not defined ** comment out next line **
                            13419 ; 64   |//   SmartMedia will be detected as inserted if the GPIO pin reads 0 and removed if it rea
                                  ds 1.
                            13420 ; 65   |//*** comment out if active high ****
                            13421 ; 66   |//SMARTMEDIA_DETECT_ACTIVE_HIGH  equ     1
                            13422 ; 67   |
                            13423 ; 68   |#if defined(SMEDIA)
                            13424 ; 69   |#define NUM_REMOVABLE_MEDIA 1
                            13425 ; 70   |#define NUM_SM_EXTERNAL 1
                            13426 ; 71   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            13427 ; 72   |#define SM_MAX_LOGICAL_DEVICES 2
                            13428 ; 73   |#else 
                            13429 ; 74   |#if defined(MMC)
                            13430 ; 75   |#define NUM_REMOVABLE_MEDIA 1
                            13431 ; 76   |#define NUM_SM_EXTERNAL 0
                            13432 ; 77   |#define MMC_MAX_PHYSICAL_DEVICES 1
                            13433 ; 78   |#define SM_MAX_LOGICAL_DEVICES 1
                            13434 ; 79   |#else 
                            13435 ; 80   |#define NUM_REMOVABLE_MEDIA 0
                            13436 ; 81   |#define NUM_SM_EXTERNAL 0
                            13437 ; 82   |#define MMC_MAX_PHYSICAL_DEVICES 0
                            13438 ; 83   |#define SM_MAX_LOGICAL_DEVICES 1
                            13439 ; 84   |#endif
                            13440 ; 85   |#endif
                            13441 ; 86   |
                            13442 ; 87   |/////////////////////////////////////////////////////////////////////////////////
                            13443 ; 88   |// Mass Storage Class definitions
                            13444 ; 89   |/////////////////////////////////////////////////////////////////////////////////
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 228

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13445 ; 90   |// Set to 0 if Composite Device build is desired.    
                            13446 ; 91   |#define MULTI_LUN_BUILD 1   
                            13447 ; 92   |
                            13448 ; 93   |////////////////////////////////////////////////////////////////////////////////
                            13449 ; 94   |//  SCSI
                            13450 ; 95   |#if (MULTI_LUN_BUILD==0)
                            13451 ; 96   |  #if (NUM_REMOVABLE_MEDIA == 1)
                            13452 ; 97   |    #define SCSI_NUM_TARGETS                        2
                            13453 ; 98   |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            13454 ; 99   |    #define SCSI_DEVICE_NUM_LUNS_DEV_1              1
                            13455 ; 100  |  #else
                            13456 ; 101  |    #define SCSI_NUM_TARGETS                        1
                            13457 ; 102  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1
                            13458 ; 103  |  #endif
                            13459 ; 104  |#else
                            13460 ; 105  |    #define SCSI_NUM_TARGETS                        1
                            13461 ; 106  |  #if (NUM_REMOVABLE_MEDIA == 1)
                            13462 ; 107  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              2
                            13463 ; 108  |  #else
                            13464 ; 109  |    #define SCSI_DEVICE_NUM_LUNS_DEV_0              1  
                            13465 ; 110  |  #endif
                            13466 ; 111  |#endif
                            13467 ; 112  |
                            13468 ; 113  |
                            13469 ; 114  |#define USBMSC_NUM_DEVICES                      SCSI_NUM_TARGETS
                            13470 ; 115  |
                            13471 ; 116  |
                            13472 ; 117  |////////////////////////////////////////////////////////////////////////////////
                            13473 ; 118  |// Define number of logical medias and drives for three builds (MTP, USBMSC, and Player)
                            13474 ; 119  |////////////////////////////////////////////////////////////////////////////////
                            13475 ; 120  |#ifdef MMC
                            13476 ; 121  |#ifdef MTP_BUILD
                            13477 ; 122  |// --------------------
                            13478 ; 123  |// MTP and MMC
                            13479 ; 124  |// --------------------
                            13480 ; 125  |#define NUM_LOGICAL_MEDIA       2
                            13481 ; 126  |#define NUM_LOGICAL_DRIVES      8
                            13482 ; 127  |#else  // ifndef MTP_BUILD
                            13483 ; 128  |#ifdef STMP_BUILD_PLAYER
                            13484 ; 129  |// --------------------
                            13485 ; 130  |// Player and MMC
                            13486 ; 131  |// --------------------
                            13487 ; 132  |#else
                            13488 ; 133  |// --------------------
                            13489 ; 134  |// USBMSC and MMC
                            13490 ; 135  |// --------------------
                            13491 ; 136  |#define NUM_LOGICAL_MEDIA       3
                            13492 ; 137  |#define NUM_LOGICAL_DRIVES      8
                            13493 ; 138  |#endif // ifdef STMP_BUILD_PLAYER
                            13494 ; 139  |#endif // ifdef MTP_BUILD
                            13495 ; 140  |#else  // ifndef MMC
                            13496 ; 141  |#ifdef MTP_BUILD
                            13497 ; 142  |// --------------------
                            13498 ; 143  |// MTP and NAND only
                            13499 ; 144  |// --------------------
                            13500 ; 145  |#define NUM_LOGICAL_MEDIA       1
                            13501 ; 146  |#define NUM_LOGICAL_DRIVES      7
                            13502 ; 147  |#else  // ifndef MTP_BUILD
                            13503 ; 148  |#ifdef STMP_BUILD_PLAYER
                            13504 ; 149  |// --------------------
                            13505 ; 150  |// Player and NAND only
                            13506 ; 151  |// --------------------
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 229

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13507 ; 152  |#else
                            13508 ; 153  |// --------------------
                            13509 ; 154  |// USBMSC and NAND only
                            13510 ; 155  |// --------------------
                            13511 ; 156  |#define NUM_LOGICAL_MEDIA       2
                            13512 ; 157  |#define NUM_LOGICAL_DRIVES      7
                            13513 ; 158  |#endif // ifdef STMP_BUILD_PLAYER
                            13514 ; 159  |#endif // ifdef MTP_BUILD
                            13515 ; 160  |#endif // ifdef MMC 
                            13516 ; 161  |
                            13517 ; 162  |// If we are in an MTP build then we don't use as many transfers buffers.
                            13518 ; 163  |#if (defined(MTP_BUILD))
                            13519 ; 164  |#define MAX_USB_TRANSFERS_QUEUED 16
                            13520 ; 165  |
                            13521 ; 166  |////!
                            13522 ; 167  |////! This varible holds the watchdog count for the store flush.
                            13523 ; 168  |////!
                            13524 ; 169  |///
                            13525 ; 170  |#include <types.h>
                            13526 ; 171  |extern volatile INT g_StoreWatchDogCount;
                            13527 ; 172  |extern const INT g_StoreWatchDogTimeout;
                            13528 ; 173  |#endif
                            13529 ; 174  |
                            13530 ; 175  |////////////////////////////////////////////////////////////////////////////////
                            13531 ; 176  |// These are needed here for Mass Storage Class
                            13532 ; 177  |// Needs to be cleaned up
                            13533 ; 178  |////////////////////////////////////////////////////////////////////////////////
                            13534 ; 179  |#if (!defined(STMP_BUILD_PLAYER))
                            13535 ; 180  |#define SCRATCH_USER_Y_SIZE 512
                            13536 ; 181  |#define SCRATCH_USER_X_SIZE 512
                            13537 ; 182  |
                            13538 ; 183  |#define BROWNOUT_LEVEL1_DETECTED                0x000001
                            13539 ; 184  |
                            13540 ; 185  |#endif
                            13541 ; 186  |
                            13542 ; 187  |
                            13543 ; 188  |/////////////////////////////////////////////////////////////////////////////////
                            13544 ; 189  |// SmartMedia/NAND defs
                            13545 ; 190  |#define SM_MAX_PHYSICAL_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            13546 ; 191  |#define SM_REMOVABLE_DEVICE_NUM SM_INTERNAL_CHIPS
                            13547 ; 192  |
                            13548 ; 193  |/////////////////////////////////////////////////////////////////////////////////
                            13549 ; 194  |// Sysloadresources defs
                            13550 ; 195  |#define SM_MAX_RESOURCE_DEVICES SM_INTERNAL_CHIPS+NUM_SM_EXTERNAL
                            13551 ; 196  |
                            13552 ; 197  |/////////////////////////////////////////////////////////////////////////////////
                            13553 ; 198  |// MMC defs
                            13554 ; 199  |#define MMC_MAX_PARTITIONS 1
                            13555 ; 200  |#define MMC_MAX_LOGICAL_DEVICES MMC_MAX_PHYSICAL_DEVICES*MMC_MAX_PARTITIONS
                            13556 ; 201  |
                            13557 ; 202  |/////////////////////////////////////////////////////////////////////////////////
                            13558 ; 203  |// SPI defs
                            13559 ; 204  |#define SPI_MAX_DEVICES MMC_MAX_PHYSICAL_DEVICES
                            13560 ; 205  |
                            13561 ; 206  |/////////////////////////////////////////////////////////////////////////////////
                            13562 ; 207  |// Global media defs
                            13563 ; 208  |#define MAX_PHYSICAL_DEVICES SM_MAX_PHYSICAL_DEVICES+MMC_MAX_PHYSICAL_DEVICES
                            13564 ; 209  |#define MAX_LOGICAL_DEVICES SM_MAX_LOGICAL_DEVICES+MMC_MAX_LOGICAL_DEVICES
                            13565 ; 210  |
                            13566 ; 211  |/////////////////////////////////////////////////////////////////////////////////
                            13567 ; 212  |// DO NOT CHANGE THESE!!!
                            13568 ; 213  |#define SM_MAX_PARTITIONS 4
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 230

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13569 ; 214  |#define MAX_HANDLES 2
                            13570 ; 215  |/////////////////////////////////////////////////////////////////////////////////
                            13571 ; 216  |
                            13572 ; 217  |
                            13573 ; 218  |/////////////////////////////////////////////////////////////////////////////////
                            13574 ; 219  |// Battery LRADC Values 
                            13575 ; 220  |/////////////////////////////////////////////////////////////////////////////////
                            13576 ; 221  |// brownout trip point in mV (moved by RS)
                            13577 ; 222  |// BATT_SAFETY_MARGIN:  percentage value used by:
                            13578 ; 223  |//   * SysSaveSettings to determine if enough power is left to attempt a settings save. 
                            13579 ; 224  |//   * Recorder to conditionally prevent the start or continuation of 
                            13580 ; 225  |//     audio recording to media.
                            13581 ; 226  |#define BATT_SAFETY_MARGIN 10
                            13582 ; 227  |
                            13583 ; 228  |//; player resource drive refresh allowed only when battery usable % is above this value. 
                                  
                            13584 ; 229  |//; 50% of usable range [0.9V to 1.5V] is around 1.2V This is the safe target alkaline vol
                                  tage to do a refresh.
                            13585 ; 230  |//; LIION will also require 50% which will work but that could be changed in the future. 
                            13586 ; 231  |//RESOURCE_REFRESH_MIN_BATT_PCT equ 50
                            13587 ; 232  |
                            13588 ; 233  |// stmp00005071 adds these for mp3 encode stability at low battery per battery type & mmc 
                                  presence.
                            13589 ; 234  |
                            13590 ; 235  |//// Vbat threshholds empirically tuned by profiling max bat current for 3 HW cases: 
                            13591 ; 236  |//// 1 GigaByte MMC, NAND flash only, & LiIon Buck mode. See voicemenu pre-encode Vbat che
                                  ck.
                            13592 ; 237  |#if (!defined(CLCD))
                            13593 ; 238  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1100
                            13594 ; 239  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1000
                            13595 ; 240  |#else 
                            13596 ; 241  |#define MP3_ENC_MMC_MIN_V_BAT_MV 1250
                            13597 ; 242  |#define MP3_ENC_NANDONLY_MIN_V_BAT_MV 1150
                            13598 ; 243  |#endif
                            13599 ; 244  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_MV 3300
                            13600 ; 245  |
                            13601 ; 246  |// These Vbat use-range-percentages are derived to correspond with target battery 
                            13602 ; 247  |// voltages of 1.10V for MMC, 1.0V for nand only (alkaline or nimh), and 3.3V for any LiIo
                                  n.
                            13603 ; 248  |// See mp3 encoder overlay.
                            13604 ; 249  |#define MP3_ENC_MMC_MIN_V_BAT_RANGE_PCT 33
                            13605 ; 250  |#define MP3_ENC_NANDONLY_MIN_V_BAT_RANGE_PCT 17
                            13606 ; 251  |#define MP3_ENC_BUCKMODE_MIN_V_BAT_RANGE_PCT 25
                            13607 ; 252  |
                            13608 ; 253  |/////////////////////////////////////////////////////////////////////////////////
                            13609 ; 254  |// Voice recording filenames
                            13610 ; 255  |// number of digits in filename Vxxx.wav
                            13611 ; 256  |/////////////////////////////////////////////////////////////////////////////////
                            13612 ; 257  |#define DIGITS_IN_VOICE_FILENAME 3   
                            13613 ; 258  |
                            13614 ; 259  |/////////////////////////////////////////////////////////////////////////////////
                            13615 ; 260  |// Mic Bias: Set this enable to 1 to internally generate mic bias voltage. 
                            13616 ; 261  |// Also below, must configure internal resistor value and pin to use for DC bias. 
                            13617 ; 262  |// Can set to 0 to disable internally generated mic bias voltage at pin lradc1/2.
                            13618 ; 263  |#if defined(DEVICE_3500)
                            13619 ; 264  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 1 
                            13620 ; 265  |// MIC BIAS circuit source selection: use Low Resolution ADC pin 2 or 1 to bias mic. 
                            13621 ; 266  |// Per your layout: select LRADC 2 or 1 below 
                            13622 ; 267  |//   (pin LRADC 2 for 35xx cpu card revB, LRADC 1 for 35xx cpu card revC, ref schematics, 
                                  & demo player)
                            13623 ; 268  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            13624 ; 269  |// Sets internal mic bias R to value 2, 4, or 8 (in kOhms).
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 231

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13625 ; 270  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 8
                            13626 ; 271  |
                            13627 ; 272  |// Allows mic bias to settle before sampling. This delay currently unused. For rec btn whe
                                  n bias not yet ready.
                            13628 ; 273  |#define REC_BTN_INTERNAL_MIC_BIAS_SETTLING_DELAY_MS 400 
                            13629 ; 274  |// Option always keeps bias enabled after mainmenu init. This allows for start pop prevent
                                  ion if you use rec button from outside voice menu.
                            13630 ; 275  |// This selection costs 1 mWatt but gains the desired low record button to sampling latenc
                                  y in the record-from-music-menu use-case.
                            13631 ; 276  |#define KEEP_MIC_BIAS_ENABLED 0
                            13632 ; 277  |
                            13633 ; 278  |#else 
                            13634 ; 279  |// STMP3410
                            13635 ; 280  |#define ENABLE_INTERNALLY_GENERATED_MICBIAS 0
                            13636 ; 281  |#define LRADC_NUM_FOR_MIC_BIAS 1 
                            13637 ; 282  |#define MICBIAS_CONFIGURED_RESISTOR_KOHMS 2
                            13638 ; 283  |#endif
                            13639 ; 284  |
                            13640 ; 285  |/////////////////////////////////////////////////////////////////////////////////
                            13641 ; 286  |// Number of available soft timers
                            13642 ; 287  |/////////////////////////////////////////////////////////////////////////////////
                            13643 ; 288  |#if defined(SYNC_LYRICS)
                            13644 ; 289  |#define SOFT_TIMERS 10
                            13645 ; 290  |#else 
                            13646 ; 291  |#if defined(JPEG_DECODER)
                            13647 ; 292  |#define SOFT_TIMERS 10
                            13648 ; 293  |#else 
                            13649 ; 294  |#define SOFT_TIMERS 9
                            13650 ; 295  |#endif
                            13651 ; 296  |#endif
                            13652 ; 297  |
                            13653 ; 298  |/////////////////////////////////////////////////////////////////////////////////
                            13654 ; 299  |//  sizes
                            13655 ; 300  |/////////////////////////////////////////////////////////////////////////////////
                            13656 ; 301  |#if defined(MMC)
                            13657 ; 302  |#if defined(USE_PLAYLIST5)
                            13658 ; 303  |#define MENU_STACK_SIZE 1500
                            13659 ; 304  |#else 
                            13660 ; 305  |#define MENU_STACK_SIZE 1250
                            13661 ; 306  |#endif //if @def('USE_PLAYLIST5')
                            13662 ; 307  |#else 
                            13663 ; 308  |#if defined(USE_PLAYLIST5)
                            13664 ; 309  |#define MENU_STACK_SIZE 1500
                            13665 ; 310  |#else 
                            13666 ; 311  |#define MENU_STACK_SIZE 1250
                            13667 ; 312  |#endif //if @def('USE_PLAYLIST5')
                            13668 ; 313  |#endif //if @def('MMC')
                            13669 ; 314  |
                            13670 ; 315  |// NOTE: SDK2.6 USED 550 FOR NEXT LINE, BUT SDK3.0BETA USED 750. Should it be ifdef MTP 75
                                  0 else 550 for other builds? TOVERIFY. MYALLOC
                            13671 ; 316  |// 
                            13672 ; 317  |#define STACK_L1_SIZE 750
                            13673 ; 318  |#define STACK_L2_SIZE 100
                            13674 ; 319  |#define STACK_L3_SIZE 160
                            13675 ; 320  |
                            13676 ; 321  |// If we are in MTP mode the overlay task stack can shrink.
                            13677 ; 322  |// TODO shrink this stack for MTP, I will leave it at 500 until we verify that it 
                            13678 ; 323  |// is ok with switching code.
                            13679 ; 324  |#if defined(MTP_BUILD)
                            13680 ; 325  |#define OVERLAY_MANAGER_STACK_SIZE 300
                            13681 ; 326  |#endif
                            13682 ; 327  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 232

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13683 ; 328  |/////////////////////////////////////////////////////////////////////////////////
                            13684 ; 329  |// maximum number of nested funclets 
                            13685 ; 330  |/////////////////////////////////////////////////////////////////////////////////
                            13686 ; 331  |#define MAX_NESTED_FUNCLET 6 
                            13687 ; 332  |
                            13688 ; 333  |/////////////////////////////////////////////////////////////////////////////////
                            13689 ; 334  |//    LCD DEFINITIONS
                            13690 ; 335  |/////////////////////////////////////////////////////////////////////////////////
                            13691 ; 336  |
                            13692 ; 337  |#define SPACE_CHAR 0x000020          
                            13693 ; 338  |#define ZERO_CHAR 0x000030
                            13694 ; 339  |#define COLON_CHAR 0x00003A
                            13695 ; 340  |#define PERIOD_CHAR 0x00002E
                            13696 ; 341  |
                            13697 ; 342  |#if (defined(S6B33B0A_LCD))
                            13698 ; 343  |#define LCD_X_SIZE 128
                            13699 ; 344  |#define LCD_Y_SIZE 159
                            13700 ; 345  |#endif
                            13701 ; 346  |
                            13702 ; 347  |#if (defined(SED15XX_LCD))
                            13703 ; 348  |#define LCD_X_SIZE 128
                            13704 ; 349  |#define LCD_Y_SIZE 64
                            13705 ; 350  |#endif
                            13706 ; 351  |
                            13707 ; 352  |
                            13708 ; 353  |//////////////////////////////////////////////////////////////////////////////////
                            13709 ; 354  |//   Details on Customizing Contrast
                            13710 ; 355  |/////////////////////////////////////////////////////////////////////////////////
                            13711 ; 356  |//   Max supported LCD range is 0 - 3F; however due to hardware/voltage differences
                            13712 ; 357  |//   the range of visibility is usually smaller than this.  It is important to 
                            13713 ; 358  |//   calibrate the visible range, because the contrast setting is saved.
                            13714 ; 359  |//   If the user shuts off the player while lcd is not visible, the player is useless
                            13715 ; 360  |//   unless the ezact sequence is remembered.
                            13716 ; 361  |//   To find out what range your player supports: 
                            13717 ; 362  |//   change these equs to full range or comment out (full range is default)
                            13718 ; 363  |//;;;;;;
                            13719 ; 364  |// uncomment the line below to build code that will provide raw contrast value
                            13720 ; 365  |// recommended calibration using player -- uncomment 
                            13721 ; 366  |//;;;;;;
                            13722 ; 367  |//CONTRAST_CALIBRATION    equ  1
                            13723 ; 368  |////////////////////////////
                            13724 ; 369  |#if (defined(DEMO_HW))
                            13725 ; 370  |// this is the setting for ET301 demos; Next 2 line have not been updated for new Shingyi 
                                  LCD (June6'05)
                            13726 ; 371  |#define LCD_MAX_CONTRAST 0x32 
                            13727 ; 372  |#define LCD_MIN_CONTRAST 0x1E
                            13728 ; 373  |#else 
                            13729 ; 374  |
                            13730 ; 375  |#if (defined(S6B33B0A_LCD))
                            13731 ; 376  |#define LCD_MAX_CONTRAST 210
                            13732 ; 377  |#define LCD_MIN_CONTRAST 160    
                            13733 ; 378  |#endif
                            13734 ; 379  |
                            13735 ; 380  |#if (defined(SED15XX_LCD))
                            13736 ; 381  |// Next 3 line comment was for OLD shingyi LCD: (default LCD before sdk2.6)
                            13737 ; 382  |// Engineering board regs support range [17-37].
                            13738 ; 383  |//   Engineering board DC/DC support range [24-46]. 
                            13739 ; 384  |//   One default contrast range [24-42] works for both.
                            13740 ; 385  |// The 3 sets of contrast ranges below are updated for SDK2.6 to support either 
                            13741 ; 386  |// new or old ShingYih LCDs. "File" refers to \resource\shingyih\system_lcd_init_seq.src
                            13742 ; 387  |// 3/10/05 - Use one of the 2 next contrast ranges depending on which
                            13743 ; 388  |// ShingYih LCD you have.  See \resources\shingyi\readme.txt 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 233

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13744 ; 389  |// Optimal for NEW LCD with NEW file (SDK2.6 default)  
                            13745 ; 390  |// G098064-41 LCD module (present on engr board revH LCD card)
                            13746 ; 391  |
                            13747 ; 392  |#if (defined(NEWSHINGYIH))
                            13748 ; 393  |#define LCD_MAX_CONTRAST 250
                            13749 ; 394  |#define LCD_MIN_CONTRAST 0
                            13750 ; 395  |#else 
                            13751 ; 396  |//-----
                            13752 ; 397  |// Near optimal for OLD LCD with NEW file. 
                            13753 ; 398  |// NOT optimal for the new lcd but pretty good. So u may use this if u want 1 build for bo
                                  th LCDs.
                            13754 ; 399  |#define LCD_MAX_CONTRAST 250
                            13755 ; 400  |#define LCD_MIN_CONTRAST 0
                            13756 ; 401  |
                            13757 ; 402  |//=====
                            13758 ; 403  |// Optimal for OLD ShingYih LCD with OLD file (as sdk2.521)
                            13759 ; 404  |// Suggest going with default new init file & values above for your LCD instead of this hi
                                  storic ver.
                            13760 ; 405  |//LCD_MAX_CONTRAST equ 42
                            13761 ; 406  |//LCD_MIN_CONTRAST equ 24 
                            13762 ; 407  |
                            13763 ; 408  |#endif
                            13764 ; 409  |#endif
                            13765 ; 410  |
                            13766 ; 411  |#endif
                            13767 ; 412  |
                            13768 ; 413  |//////////////////////////////////////////////////////////////////////////////////
                            13769 ; 414  |// The default value of the lcd contrast in % of range
                            13770 ; 415  |//   the default value is used when no settings.dat is available
                            13771 ; 416  |//////////////////////////////////////////////////////////////////////////////////
                            13772 ; 417  |
                            13773 ; 418  |#if (defined(S6B33B0A_LCD))
                            13774 ; 419  |// 60% of range is default value
                            13775 ; 420  |#define DEFAULT_CONTRAST 50 
                            13776 ; 421  |#endif
                            13777 ; 422  |
                            13778 ; 423  |#if (defined(SED15XX_LCD))
                            13779 ; 424  |// % of range is default value (was 60%)
                            13780 ; 425  |#define DEFAULT_CONTRAST 50 
                            13781 ; 426  |#endif
                            13782 ; 427  |
                            13783 ; 428  |
                            13784 ; 429  |// percentage change per increment/decrement message (LCD_DEC_CONTRAST/LCD_INC_CONTRAST)
                            13785 ; 430  |// make lower when doing calibration
                            13786 ; 431  |#define LCD_STEPSIZE_CONTRAST 10  
                            13787 ; 432  |
                            13788 ; 433  |
                            13789 ; 434  |/////////////////////////////////////////////////////////////////////////////////
                            13790 ; 435  |// For FFWD and RWND
                            13791 ; 436  |/////////////////////////////////////////////////////////////////////////////////
                            13792 ; 437  |#define SECONDS_TO_SKIP 1
                            13793 ; 438  |#define SECONDS_TO_SKIP1 3
                            13794 ; 439  |#define SECONDS_TO_SKIP2 6
                            13795 ; 440  |// number of seconds to cause reset to begin of song for PREV push
                            13796 ; 441  |#define PREV_SONG_THRESHOLD 5  
                            13797 ; 442  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13798 ; 443  |#define FIRST_TIME_BOUNDARY 15 
                            13799 ; 444  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13800 ; 445  |#define SECOND_TIME_BOUNDARY 30 
                            13801 ; 446  |
                            13802 ; 447  |// For audible FFW/RWD
                            13803 ; 448  |#define SECONDS_TO_SKIP_FOR_3X_RATE 1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 234

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13804 ; 449  |#define SECONDS_TO_SKIP_FOR_60X_RATE 18
                            13805 ; 450  |#define SECONDS_TO_SKIP_FOR_600X_RATE 180
                            13806 ; 451  |#define SECONDS_TO_SKIP_FOR_1800X_RATE 540
                            13807 ; 452  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13808 ; 453  |#define LEVEL1_BOUNDARY 17 
                            13809 ; 454  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13810 ; 455  |#define LEVEL2_BOUNDARY 33 
                            13811 ; 456  |// number of 300 mSec periods before the numbers of seconds to skip increases
                            13812 ; 457  |#define LEVEL3_BOUNDARY 50 
                            13813 ; 458  |// Stmp00010296 Ticket #71685:  for song shorter than the min. skip size
                            13814 ; 459  |// if song_time < skip_size, bCurrentSongShort=>TRUE (ignore FWD/RWD commands)
                            13815 ; 460  |// Short Song Time, songs too short to play.
                            13816 ; 461  |#define SHORT_SONG_TIME SECONDS_TO_SKIP         
                            13817 ; 462  |
                            13818 ; 463  |/////////////////////////////////////////////////////////////////////////////////
                            13819 ; 464  |// MP3 Sync Values
                            13820 ; 465  |/////////////////////////////////////////////////////////////////////////////////
                            13821 ; 466  |// # bytes to look for sync before marking it bad
                            13822 ; 467  |#define MP3_SYNC_THRESHOLD 70000 
                            13823 ; 468  |// # bytes to look for sync before slowing decoder isr frequency (to let menus run)
                            13824 ; 469  |#define MP3_SYNC_THRESHOLD1 10000 
                            13825 ; 470  |// once we have sync'd, the isr should be called this frequently
                            13826 ; 471  |#define MP3_DECODERISR_FAST 7500  
                            13827 ; 472  |// if decoder is having difficulty syncing, switch isr to be called less frequently
                            13828 ; 473  |#define MP3_DECODERISR_SLOW 50000 
                            13829 ; 474  |
                            13830 ; 475  |
                            13831 ; 476  |/////////////////////////////////////////////////////////////////////////////////
                            13832 ; 477  |//// Multi-Stage Volume Control Definitions
                            13833 ; 478  |/////////////////////////////////////////////////////////////////////////////////
                            13834 ; 479  |//// Use Multi-Stage Volume
                            13835 ; 480  |#define MULTI_STAGE_VOLUME 0x1                  
                            13836 ; 481  |
                            13837 ; 482  |//// Master Volume definitions
                            13838 ; 483  |#define MIX_MSTR_MAX_VOL 0x0
                            13839 ; 484  |#define NUM_MSTR_ATT_STEPS (0x1F-MIX_MSTR_MAX_VOL)
                            13840 ; 485  |
                            13841 ; 486  |//// DAC-Mode definitions
                            13842 ; 487  |//// Adjusts 0dB point
                            13843 ; 488  |#define MIX_DAC_NOM_VOL 0x6                  
                            13844 ; 489  |#define MIX_DAC_MIN_VOL 0x1F
                            13845 ; 490  |// For minimum clipping: Set MIX_DAC_MAX_VOL below to match MIX_DAC_NOM_VOL value 2 lines 
                                  above.
                            13846 ; 491  |// For additional gain (with possible clipping): Set MIX_DAC_MAX_VOL in range below. 
                            13847 ; 492  |//                                               Each integer below MIX_DAC_NOM_VOL provid
                                  es 1.5 dB gain on Stmp34x0; 
                            13848 ; 493  |//                                               Max gain possible: 8 step diff would prov
                                  ide +12dB gain.   
                            13849 ; 494  |// range: [0 to MIX_DAC_NOM_VOL] (0 for loudest volume)
                            13850 ; 495  |#define MIX_DAC_MAX_VOL 0x0  
                            13851 ; 496  |
                            13852 ; 497  |#define NUM_DAC_ATT_STEPS (MIX_DAC_MIN_VOL-MIX_DAC_NOM_VOL+1)
                            13853 ; 498  |#define NUM_DAC_GAIN_STEPS (MIX_DAC_NOM_VOL-MIX_DAC_MAX_VOL)
                            13854 ; 499  |#define NUM_DAC_MODE_VOL_STEPS (NUM_DAC_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_DAC_GAIN_STEPS+1)
                                  
                            13855 ; 500  |
                            13856 ; 501  |//// If there is no stored volume, set to 50% of DAC-Mode max; change if DAC Mode is not t
                                  he default
                            13857 ; 502  |//// STMP35xx has 2dB attenuation per step so default needs a few more steps above midpoin
                                  t.
                            13858 ; 503  |#define DEFAULT_VOLUME ((NUM_DAC_MODE_VOL_STEPS/2)+6)         
                            13859 ; 504  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 235

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13860 ; 505  |//// Set maximum restored volume to 75% of DAC-Mode max; change if DAC Mode is not the def
                                  ault
                            13861 ; 506  |#define MAX_RESTORED_VOLUME ((3*NUM_DAC_MODE_VOL_STEPS)/4)   
                            13862 ; 507  |
                            13863 ; 508  |
                            13864 ; 509  |//// Line In definitions (used for Line-In 1)
                            13865 ; 510  |//// 0dB point of the Line In
                            13866 ; 511  |#define MIX_LINE_NOM_VOL 0x8                  
                            13867 ; 512  |//// Minimum volume of Line In
                            13868 ; 513  |#define MIX_LINE_MIN_VOL 0x1F                 
                            13869 ; 514  |//// Maximum volume of Line In (can adjust extra gain)
                            13870 ; 515  |#define MIX_LINE_MAX_VOL 0x6                  
                            13871 ; 516  |#define NUM_LINE_ATT_STEPS (MIX_LINE_MIN_VOL-MIX_LINE_NOM_VOL+1)
                            13872 ; 517  |#define NUM_LINE_GAIN_STEPS (MIX_LINE_NOM_VOL-MIX_LINE_MAX_VOL)
                            13873 ; 518  |#define NUM_LINE_MODE_VOL_STEPS (NUM_LINE_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_LINE_GAIN_STEPS
                                  +1)
                            13874 ; 519  |
                            13875 ; 520  |//// Line In definitions (used for FM tuner with 144 pin package)
                            13876 ; 521  |//// 0dB point of the Line In
                            13877 ; 522  |#define MIX_FM_NOM_VOL 0x8                  
                            13878 ; 523  |//// Minimum volume of Line In
                            13879 ; 524  |#define MIX_FM_MIN_VOL 0x1F                 
                            13880 ; 525  |//// Maximum volume of Line In (can adjust extra gain)
                            13881 ; 526  |#define MIX_FM_MAX_VOL 0x6                  
                            13882 ; 527  |#define NUM_FM_ATT_STEPS (MIX_FM_MIN_VOL-MIX_FM_NOM_VOL+1)
                            13883 ; 528  |#define NUM_FM_GAIN_STEPS (MIX_FM_NOM_VOL-MIX_FM_MAX_VOL)
                            13884 ; 529  |#define NUM_FM_MODE_VOL_STEPS (NUM_FM_ATT_STEPS+NUM_MSTR_ATT_STEPS+NUM_FM_GAIN_STEPS+1)
                            13885 ; 530  |
                            13886 ; 531  |/////////////////////////////////////////////////////////////////////////////////
                            13887 ; 532  |//// When enabled (1), periodically checks for one of several FM state machine invalid dea
                                  dlock states & recovers. 
                            13888 ; 533  |//// Define as 0 to disable FM-deadlock-state checking and recovery.
                            13889 ; 534  |#define FM_WATCHDOG_ENABLE 1
                            13890 ; 535  |
                            13891 ; 536  |#if !defined(STMP_BUILD_PLAYER)
                            13892 ; 537  |////
                            13893 ; 538  |////! This varible holds the lcd display state for the mtp project.
                            13894 ; 539  |////
                            13895 ; 540  |///
                            13896 ; 541  |#include <types.h>
                            13897 ; 542  |extern volatile WORD g_wActivityState;
                            13898 ; 543  |#endif // if !@def('STMP_BUILD_PLAYER')
                            13899 ; 544  |
                            13900 ; 545  |void _reentrant Init5VSense(void);
                            13901 ; 546  |void _reentrant ServiceDCDC(void);
                            13902 ; 547  |
                            13903 ; 548  |////////////////////////////////////////////////////////////////////////////
                            13904 ; 549  |//// JPEG Thumbnail Mode Setting
                            13905 ; 550  |//// number of column in thumbnail mode
                            13906 ; 551  |#define THUMBNAIL_X 2           
                            13907 ; 552  |//// number of row in  thumbnail mode
                            13908 ; 553  |#define THUMBNAIL_Y 2           
                            13909 ; 554  |//// thumbnail boundary offset x
                            13910 ; 555  |#define THUMBNAIL_X_OFFSET 4            
                            13911 ; 556  |//// thumbnail boundary offset y
                            13912 ; 557  |#define THUMBNAIL_Y_OFFSET 4            
                            13913 ; 558  |
                            13914 ; 559  |#endif // if (!@def(_PROJECT_INC))
                            13915 ; 560  |
                            13916 
                            13918 
                            13919 ; 8    |#include "resource.h"
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 236

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13920 
                            13922 
                            13923 ; 1    |//  NOTE: This file was generated automatically by rscrenum.pl
                            13924 ; 2    |//  Do not edit it directly.
                            13925 ; 3    |//  Created on Sat Jun 28 16:37:44 2008 using resource.inc as input.
                            13926 ; 4    |
                            13927 ; 5    |
                            13928 ; 6    |
                            13929 ; 7    |//  NOTE: This file was generated automatically by rscrenum.pl
                            13930 ; 8    |//  Do not edit it directly.
                            13931 ; 9    |//  Created on Sat Jun 28 16:13:49 2008 using resource.inc as input.
                            13932 ; 10   |
                            13933 ; 11   |
                            13934 ; 12   |
                            13935 ; 13   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13936 ; 14   |//  Do not edit it directly.
                            13937 ; 15   |//  Created on Sat Jun 28 15:55:53 2008 using resource.inc as input.
                            13938 ; 16   |
                            13939 ; 17   |
                            13940 ; 18   |
                            13941 ; 19   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13942 ; 20   |//  Do not edit it directly.
                            13943 ; 21   |//  Created on Thu Jun 26 08:58:05 2008 using resource.inc as input.
                            13944 ; 22   |
                            13945 ; 23   |
                            13946 ; 24   |
                            13947 ; 25   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13948 ; 26   |//  Do not edit it directly.
                            13949 ; 27   |//  Created on Wed Jun 25 17:00:35 2008 using resource.inc as input.
                            13950 ; 28   |
                            13951 ; 29   |
                            13952 ; 30   |
                            13953 ; 31   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13954 ; 32   |//  Do not edit it directly.
                            13955 ; 33   |//  Created on Wed Jun 25 11:42:38 2008 using resource.inc as input.
                            13956 ; 34   |
                            13957 ; 35   |
                            13958 ; 36   |
                            13959 ; 37   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13960 ; 38   |//  Do not edit it directly.
                            13961 ; 39   |//  Created on Wed Jun 25 11:17:50 2008 using resource.inc as input.
                            13962 ; 40   |
                            13963 ; 41   |
                            13964 ; 42   |
                            13965 ; 43   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13966 ; 44   |//  Do not edit it directly.
                            13967 ; 45   |//  Created on Wed Jun 25 11:17:05 2008 using resource.inc as input.
                            13968 ; 46   |
                            13969 ; 47   |
                            13970 ; 48   |
                            13971 ; 49   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13972 ; 50   |//  Do not edit it directly.
                            13973 ; 51   |//  Created on Tue Jun 24 15:21:11 2008 using resource.inc as input.
                            13974 ; 52   |
                            13975 ; 53   |
                            13976 ; 54   |
                            13977 ; 55   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13978 ; 56   |//  Do not edit it directly.
                            13979 ; 57   |//  Created on Sun Jun 22 02:54:01 2008 using resource.inc as input.
                            13980 ; 58   |
                            13981 ; 59   |
                            13982 ; 60   |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 237

M:ADDR CODE           CYCLES LINE SOURCELINE
                            13983 ; 61   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13984 ; 62   |//  Do not edit it directly.
                            13985 ; 63   |//  Created on Sun Jun 22 00:47:39 2008 using resource.inc as input.
                            13986 ; 64   |
                            13987 ; 65   |
                            13988 ; 66   |
                            13989 ; 67   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13990 ; 68   |//  Do not edit it directly.
                            13991 ; 69   |//  Created on Fri Jun 20 16:15:57 2008 using resource.inc as input.
                            13992 ; 70   |
                            13993 ; 71   |
                            13994 ; 72   |
                            13995 ; 73   |//  NOTE: This file was generated automatically by rscrenum.pl
                            13996 ; 74   |//  Do not edit it directly.
                            13997 ; 75   |//  Created on Thu Jun 19 09:47:30 2008 using resource.inc as input.
                            13998 ; 76   |
                            13999 ; 77   |
                            14000 ; 78   |
                            14001 ; 79   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14002 ; 80   |//  Do not edit it directly.
                            14003 ; 81   |//  Created on Wed Jun 18 23:11:16 2008 using resource.inc as input.
                            14004 ; 82   |
                            14005 ; 83   |
                            14006 ; 84   |
                            14007 ; 85   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14008 ; 86   |//  Do not edit it directly.
                            14009 ; 87   |//  Created on Wed Jun 18 22:57:19 2008 using resource.inc as input.
                            14010 ; 88   |
                            14011 ; 89   |
                            14012 ; 90   |
                            14013 ; 91   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14014 ; 92   |//  Do not edit it directly.
                            14015 ; 93   |//  Created on Wed Jun 18 22:49:16 2008 using resource.inc as input.
                            14016 ; 94   |
                            14017 ; 95   |
                            14018 ; 96   |
                            14019 ; 97   |//  NOTE: This file was generated automatically by rscrenum.pl
                            14020 ; 98   |//  Do not edit it directly.
                            14021 ; 99   |//  Created on Wed Jun 18 11:53:38 2008 using resource.inc as input.
                            14022 ; 100  |
                            14023 ; 101  |
                            14024 ; 102  |
                            14025 ; 103  |//  NOTE: This file was generated automatically by rscrenum.pl
                            14026 ; 104  |//  Do not edit it directly.
                            14027 ; 105  |//  Created on Wed Jun 18 10:45:13 2008 using resource.inc as input.
                            14028 ; 106  |
                            14029 ; 107  |
                            14030 ; 108  |
                            14031 ; 109  |//  NOTE: This file was generated automatically by rscrenum.pl
                            14032 ; 110  |//  Do not edit it directly.
                            14033 ; 111  |//  Created on Wed Jun 18 09:54:56 2008 using resource.inc as input.
                            14034 ; 112  |
                            14035 ; 113  |
                            14036 ; 114  |
                            14037 ; 115  |//  NOTE: This file was generated automatically by rscrenum.pl
                            14038 ; 116  |//  Do not edit it directly.
                            14039 ; 117  |//  Created on Tue Jun 17 16:47:21 2008 using resource.inc as input.
                            14040 ; 118  |
                            14041 ; 119  |
                            14042 ; 120  |
                            14043 ; 121  |//  NOTE: This file was generated automatically by rscrenum.pl
                            14044 ; 122  |//  Do not edit it directly.
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 238

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14045 ; 123  |//  Created on Tue Jun 17 11:30:49 2008 using resource.inc as input.
                            14046 ; 124  |
                            14047 ; 125  |
                            14048 ; 126  |
                            14049 ; 127  |/////////////////////////////////////////////////////////////////////////////////
                            14050 ; 128  |// Copyright(C) SigmaTel, Inc. 2001-2007
                            14051 ; 129  |// Reviews: DanhNguyen (06-2008) for X8iTF/STFM1000
                            14052 ; 130  |// LCD example resource listing
                            14053 ; 131  |/////////////////////////////////////////////////////////////////////////////////
                            14054 ; 132  |
                            14055 ; 133  |#if (!defined(resources))
                            14056 ; 134  |#define resources 1
                            14057 ; 135  |
                            14058 ; 136  |/////////////////////////////////////////////////////////////////////////////////
                            14059 ; 137  |//  Player version number  no leading zeros in version number!!!!!
                            14060 ; 138  |/////////////////////////////////////////////////////////////////////////////////
                            14061 ; 139  |
                            14062 ; 140  |#define VERSION_MAJOR 3
                            14063 ; 141  |#define VERSION_MIDDLE 200
                            14064 ; 142  |#define VERSION_MINOR 910
                            14065 ; 143  |
                            14066 ; 144  |#define LCD_SEG_OFFSET 0x000000
                            14067 ; 145  |#define NUMBER_OF_PRESETS 10
                            14068 ; 146  |
                            14069 ; 147  |
                            14070 ; 148  |/////////////////////////////////////////////////////////////////////////////////
                            14071 ; 149  |//  High usage resource. These have been moved here to take maximum advantage of
                            14072 ; 150  |//  the resource index cache if it was added.
                            14073 ; 151  |//  This block is sorted by frequency of use while loading a new song.
                            14074 ; 152  |/////////////////////////////////////////////////////////////////////////////////
                            14075 ; 153  |
                            14076 ; 154  |//$FILENAME searchdirectory.src
                            14077 ; 155  |#define RSRC_FUNCLET_SEARCHDIRECTORY 1    
                            14078 ; 156  |//$FILENAME shortdirmatch.src
                            14079 ; 157  |#define RSRC_FUNCLET_SHORTDIRMATCH 2    
                            14080 ; 158  |//$FILENAME fopen.src
                            14081 ; 159  |#define RSRC_FUNCLET_FOPEN 3    
                            14082 ; 160  |//$FILENAME musicmenu.src
                            14083 ; 161  |#define RSRC_MUSIC_MENU_CODE_BANK 4    
                            14084 ; 162  |//$FILENAME changepath.src
                            14085 ; 163  |#define RSRC_FUNCLET_CHANGEPATH 5    
                            14086 ; 164  |//$FILENAME _openandverifyslot.src
                            14087 ; 165  |#define RSRC_FUNCLET__OPENANDVERIFYSLOT 6    
                            14088 ; 166  |//$FILENAME _loadslot.src
                            14089 ; 167  |#define RSRC_FUNCLET__LOADSLOT 7    
                            14090 ; 168  |//$FILENAME getname.src
                            14091 ; 169  |#define RSRC_FUNCLET_GETNAME 8    
                            14092 ; 170  |//$FILENAME Funclet_SteppingVoltageSet.src
                            14093 ; 171  |#define RSRC_FUNCLET_STEPPINGVOLTAGESET 9    
                            14094 ; 172  |//$FILENAME sethandleforsearch.src
                            14095 ; 173  |#define RSRC_FUNCLET_SETHANDLEFORSEARCH 10    
                            14096 ; 174  |//$FILENAME wmaWrap.src
                            14097 ; 175  |#define RSRC_WMADEC_CODE 11    
                            14098 ; 176  |//$FILENAME extractfilename.src
                            14099 ; 177  |#define RSRC_FUNCLET_EXTRACTFILENAME 12    
                            14100 ; 178  |//$FILENAME oem_getgroupcertprivatekey.src
                            14101 ; 179  |#define RSRC_FUNCLET_OEM_GETGROUPCERTPRIVATEKEY 13    
                            14102 ; 180  |//$FILENAME SoftTimerMod.src
                            14103 ; 181  |#define RSRC_SOFT_TIMER_MODULE_CODE 14    
                            14104 ; 182  |//$FILENAME GetShortfilename.src
                            14105 ; 183  |#define RSRC_FUNCLET_GETSHORTFILENAME 15    
                            14106 ; 184  |//$FILENAME drm_dcp_loadpropertiescache.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 239

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14107 ; 185  |#define RSRC_FUNCLET_DRM_DCP_LOADPROPERTIESCACHE 16    
                            14108 ; 186  |//$FILENAME playerstatemachine.src
                            14109 ; 187  |#define RSRC_PLAY_STATE_MACHINE_CODE_BANK 17    
                            14110 ; 188  |//$FILENAME SysMod.src
                            14111 ; 189  |#define RSRC_SYSMOD_CODE 18    
                            14112 ; 190  |//$FILENAME drm_b64_decodew.src
                            14113 ; 191  |#define RSRC_FUNCLET_DRM_B64_DECODEW 19    
                            14114 ; 192  |//$FILENAME discardtrailigperiods.src
                            14115 ; 193  |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODS 20    
                            14116 ; 194  |//$FILENAME uppercase.src
                            14117 ; 195  |#define RSRC_FUNCLET_UPPERCASE 21    
                            14118 ; 196  |//$FILENAME strlength.src
                            14119 ; 197  |#define RSRC_FUNCLET_STRLENGTH 22    
                            14120 ; 198  |//$FILENAME ConverToShortname.src
                            14121 ; 199  |#define RSRC_FUNCLET_CONVERTOSHORTNAME 23    
                            14122 ; 200  |//$FILENAME drm_bbx_hashvalue.src
                            14123 ; 201  |#define RSRC_FUNCLET_DRM_BBX_HASHVALUE 24    
                            14124 ; 202  |//$FILENAME drm_expr_evaluateexpression.src
                            14125 ; 203  |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION 25    
                            14126 ; 204  |//$FILENAME drm_sst_closekey.src
                            14127 ; 205  |#define RSRC_FUNCLET_DRM_SST_CLOSEKEY 26    
                            14128 ; 206  |//$FILENAME Funclet_SysSetSpeed.src
                            14129 ; 207  |#define RSRC_FUNCLET_SYSSETSPEED 27    
                            14130 ; 208  |//$FILENAME freehandle.src
                            14131 ; 209  |#define RSRC_FUNCLET_FREEHANDLE 28    
                            14132 ; 210  |//$FILENAME searchfreehandleallocate.src
                            14133 ; 211  |#define RSRC_FUNCLET_SEARCHFREEHANDLEALLOCATE 29    
                            14134 ; 212  |//$FILENAME _parselicenseattributes.src
                            14135 ; 213  |#define RSRC_FUNCLET__PARSELICENSEATTRIBUTES 30    
                            14136 ; 214  |//$FILENAME variablesecstategetorset.src
                            14137 ; 215  |#define RSRC_FUNCLET_VARIABLESECSTATEGETORSET 31    
                            14138 ; 216  |//$FILENAME _setuplicevalobjecttoshare.src
                            14139 ; 217  |#define RSRC_FUNCLET__SETUPLICEVALOBJECTTOSHARE 32    
                            14140 ; 218  |//$FILENAME drm_mgr_initialize.src
                            14141 ; 219  |#define RSRC_FUNCLET_DRM_MGR_INITIALIZE 33    
                            14142 ; 220  |//$FILENAME display.src
                            14143 ; 221  |#define RSRC_DISPLAY_CODE_BANK 34    
                            14144 ; 222  |//$FILENAME DisplayModule.src
                            14145 ; 223  |#define RSRC_DISPLAY_MODULE 35    
                            14146 ; 224  |//$FILENAME extractpath.src
                            14147 ; 225  |#define RSRC_FUNCLET_EXTRACTPATH 36    
                            14148 ; 226  |//$FILENAME drm_sst_createglobalstorepassword.src
                            14149 ; 227  |#define RSRC_FUNCLET_DRM_SST_CREATEGLOBALSTOREPASSWORD 37    
                            14150 ; 228  |//$FILENAME _getprivatekey.src
                            14151 ; 229  |#define RSRC_FUNCLET__GETPRIVATEKEY 38    
                            14152 ; 230  |//$FILENAME drm_hds_opennamespace.src
                            14153 ; 231  |#define RSRC_FUNCLET_DRM_HDS_OPENNAMESPACE 39    
                            14154 ; 232  |//$FILENAME drm_hds_openslot.src
                            14155 ; 233  |#define RSRC_FUNCLET_DRM_HDS_OPENSLOT 40    
                            14156 ; 234  |//$FILENAME fclose.src
                            14157 ; 235  |#define RSRC_FUNCLET_FCLOSE 41    
                            14158 ; 236  |//$FILENAME drm_cphr_init.src
                            14159 ; 237  |#define RSRC_FUNCLET_DRM_CPHR_INIT 42    
                            14160 ; 238  |//$FILENAME drm_pk_symmetriccrypt.src
                            14161 ; 239  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICCRYPT 43    
                            14162 ; 240  |//$FILENAME drm_mgr_bind.src
                            14163 ; 241  |#define RSRC_FUNCLET_DRM_MGR_BIND 44    
                            14164 ; 242  |//$FILENAME _decryptcontentkey.src
                            14165 ; 243  |#define RSRC_FUNCLET__DECRYPTCONTENTKEY 45    
                            14166 ; 244  |//$FILENAME drm_mac_inv32.src
                            14167 ; 245  |#define RSRC_FUNCLET_DRM_MAC_INV32 46    
                            14168 ; 246  |//$FILENAME drm_lic_getattribute.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 240

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14169 ; 247  |#define RSRC_FUNCLET_DRM_LIC_GETATTRIBUTE 47    
                            14170 ; 248  |//$FILENAME drm_utl_getversionasstring.src
                            14171 ; 249  |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONASSTRING 48    
                            14172 ; 250  |//$FILENAME drm_dcp_getattribute.src
                            14173 ; 251  |#define RSRC_FUNCLET_DRM_DCP_GETATTRIBUTE 49    
                            14174 ; 252  |//$FILENAME effectsmodules.src
                            14175 ; 253  |#define RSRC_EFFECTS_MODULES_P 50    
                            14176 ; 254  |//$FILENAME janusx.src
                            14177 ; 255  |#define RSRC_JANUSX_CODE 51    
                            14178 ; 256  |//$FILENAME drm_sst_openkeytokens.src
                            14179 ; 257  |#define RSRC_FUNCLET_DRM_SST_OPENKEYTOKENS 52    
                            14180 ; 258  |//$FILENAME eval.src
                            14181 ; 259  |#define RSRC_FUNCLET_EVAL 53    
                            14182 ; 260  |//$FILENAME _verifyslothash.src
                            14183 ; 261  |#define RSRC_FUNCLET__VERIFYSLOTHASH 54    
                            14184 ; 262  |//$FILENAME januscommon.src
                            14185 ; 263  |#define RSRC_JANUS_COMMON 55    
                            14186 ; 264  |//$FILENAME changecase.src
                            14187 ; 265  |#define RSRC_FUNCLET_CHANGECASE 56    
                            14188 ; 266  |//$FILENAME drm_bbx_symmetricverify.src
                            14189 ; 267  |#define RSRC_FUNCLET_DRM_BBX_SYMMETRICVERIFY 57    
                            14190 ; 268  |//$FILENAME _loadlicenseattributes.src
                            14191 ; 269  |#define RSRC_FUNCLET__LOADLICENSEATTRIBUTES 58    
                            14192 ; 270  |//$FILENAME drm_hds_slotseek.src
                            14193 ; 271  |#define RSRC_FUNCLET_DRM_HDS_SLOTSEEK 59    
                            14194 ; 272  |//$FILENAME drm_hds_slotwrite.src
                            14195 ; 273  |#define RSRC_FUNCLET_DRM_HDS_SLOTWRITE 60    
                            14196 ; 274  |//$FILENAME drm_levl_performoperations.src
                            14197 ; 275  |#define RSRC_FUNCLET_DRM_LEVL_PERFORMOPERATIONS 61    
                            14198 ; 276  |//$FILENAME drm_lic_verifysignature.src
                            14199 ; 277  |#define RSRC_FUNCLET_DRM_LIC_VERIFYSIGNATURE 62    
                            14200 ; 278  |//$FILENAME drm_lst_getlicense.src
                            14201 ; 279  |#define RSRC_FUNCLET_DRM_LST_GETLICENSE 63    
                            14202 ; 280  |//$FILENAME drm_utl_numbertostring.src
                            14203 ; 281  |#define RSRC_FUNCLET_DRM_UTL_NUMBERTOSTRING 64    
                            14204 ; 282  |//$FILENAME oem_writefile.src
                            14205 ; 283  |#define RSRC_FUNCLET_OEM_WRITEFILE 65    
                            14206 ; 284  |//$FILENAME drm_sst_getdata.src
                            14207 ; 285  |#define RSRC_FUNCLET_DRM_SST_GETDATA 66    
                            14208 ; 286  |//$FILENAME updatehandlemode.src
                            14209 ; 287  |#define RSRC_FUNCLET_UPDATEHANDLEMODE 67    
                            14210 ; 288  |//$FILENAME _getlicenseinfoandsetup.src
                            14211 ; 289  |#define RSRC_FUNCLET__GETLICENSEINFOANDSETUP 68    
                            14212 ; 290  |//$FILENAME drm_lic_completelicensechain.src
                            14213 ; 291  |#define RSRC_FUNCLET_DRM_LIC_COMPLETELICENSECHAIN 69    
                            14214 ; 292  |//$FILENAME doplay_p.src
                            14215 ; 293  |#define RSRC_DOPLAY_P 70    
                            14216 ; 294  |//$FILENAME fatwritep.src
                            14217 ; 295  |#define RSRC_FATWRITE_P_CODE 71    
                            14218 ; 296  |//$FILENAME findfirst.src
                            14219 ; 297  |#define RSRC_FUNCLET_FINDFIRST 72    
                            14220 ; 298  |//$FILENAME Funclet_SysLoadFatWrite.src
                            14221 ; 299  |#define RSRC_FUNCLET_SYSLOADFATWRITE 73    
                            14222 ; 300  |//$FILENAME changetorootdirectory.src
                            14223 ; 301  |#define RSRC_FUNCLET_CHANGETOROOTDIRECTORY 74    
                            14224 ; 302  |//$FILENAME _findkeypair.src
                            14225 ; 303  |#define RSRC_FUNCLET__FINDKEYPAIR 75    
                            14226 ; 304  |//$FILENAME variablemachinegetorset.src
                            14227 ; 305  |#define RSRC_FUNCLET_VARIABLEMACHINEGETORSET 76    
                            14228 ; 306  |//$FILENAME _hdsslotenumnext.src
                            14229 ; 307  |#define RSRC_FUNCLET__HDSSLOTENUMNEXT 77    
                            14230 ; 308  |//$FILENAME getlspubkey.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 241

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14231 ; 309  |#define RSRC_FUNCLET_GETLSPUBKEY 78    
                            14232 ; 310  |//$FILENAME drm_sst_gettokenvalue.src
                            14233 ; 311  |#define RSRC_FUNCLET_DRM_SST_GETTOKENVALUE 79    
                            14234 ; 312  |//$FILENAME drm_utl_decodekid.src
                            14235 ; 313  |#define RSRC_FUNCLET_DRM_UTL_DECODEKID 80    
                            14236 ; 314  |//$FILENAME drm_xml_getnodecdata.src
                            14237 ; 315  |#define RSRC_FUNCLET_DRM_XML_GETNODECDATA 81    
                            14238 ; 316  |//$FILENAME _freedrmmanagerinternalcontexts.src
                            14239 ; 317  |#define RSRC_FUNCLET__FREEDRMMANAGERINTERNALCONTEXTS 82    
                            14240 ; 318  |//$FILENAME drm_clk_initchecksecureclock.src
                            14241 ; 319  |#define RSRC_FUNCLET_DRM_CLK_INITCHECKSECURECLOCK 83    
                            14242 ; 320  |//$FILENAME drm_sst_openandlockslot.src
                            14243 ; 321  |#define RSRC_FUNCLET_DRM_SST_OPENANDLOCKSLOT 84    
                            14244 ; 322  |//$FILENAME aes_enc.src
                            14245 ; 323  |#define RSRC_AES_ENC 85    
                            14246 ; 324  |//$FILENAME getprivkey.src
                            14247 ; 325  |#define RSRC_FUNCLET_GETPRIVKEY 86    
                            14248 ; 326  |//$FILENAME Funclet_GetUnicodeCharacterBitmap.src
                            14249 ; 327  |#define RSRC_FUNCLET_GET_UNICODE_CHARACTER_BITMAP 87    
                            14250 ; 328  |//$FILENAME playlist_codebank.src
                            14251 ; 329  |#define RSRC_PLAYLIST_CODEBANK 88    
                            14252 ; 330  |//$FILENAME drm_lic_getenablingbits.src
                            14253 ; 331  |#define RSRC_FUNCLET_DRM_LIC_GETENABLINGBITS 89    
                            14254 ; 332  |//$FILENAME drm_mgr_uninitialize.src
                            14255 ; 333  |#define RSRC_FUNCLET_DRM_MGR_UNINITIALIZE 90    
                            14256 ; 334  |//$FILENAME _getdevicecert.src
                            14257 ; 335  |#define RSRC_FUNCLET__GETDEVICECERT 91    
                            14258 ; 336  |//$FILENAME drm_lic_reportactions.src
                            14259 ; 337  |#define RSRC_FUNCLET_DRM_LIC_REPORTACTIONS 92    
                            14260 ; 338  |//$FILENAME drmcrt_wcsntol.src
                            14261 ; 339  |#define RSRC_FUNCLET_DRMCRT_WCSNTOL 93    
                            14262 ; 340  |//$FILENAME _basicheaderchecks.src
                            14263 ; 341  |#define RSRC_FUNCLET__BASICHEADERCHECKS 94    
                            14264 ; 342  |//$FILENAME drm_hdr_getattribute.src
                            14265 ; 343  |#define RSRC_FUNCLET_DRM_HDR_GETATTRIBUTE 95    
                            14266 ; 344  |//$FILENAME drm_hds_slotenumnext.src
                            14267 ; 345  |#define RSRC_FUNCLET_DRM_HDS_SLOTENUMNEXT 96    
                            14268 ; 346  |//$FILENAME drm_levl_evaluateexpression.src
                            14269 ; 347  |#define RSRC_FUNCLET_DRM_LEVL_EVALUATEEXPRESSION 97    
                            14270 ; 348  |//$FILENAME drm_lst_open.src
                            14271 ; 349  |#define RSRC_FUNCLET_DRM_LST_OPEN 98    
                            14272 ; 350  |//$FILENAME drm_xml_getnodeattribute.src
                            14273 ; 351  |#define RSRC_FUNCLET_DRM_XML_GETNODEATTRIBUTE 99    
                            14274 ; 352  |//$FILENAME _verifysymmerticsignature.src
                            14275 ; 353  |#define RSRC_FUNCLET__VERIFYSYMMERTICSIGNATURE 100    
                            14276 ; 354  |//$FILENAME oem_openfile.src
                            14277 ; 355  |#define RSRC_FUNCLET_OEM_OPENFILE 101    
                            14278 ; 356  |//$FILENAME _getdrmfullpathname.src
                            14279 ; 357  |#define RSRC_FUNCLET__GETDRMFULLPATHNAME 102    
                            14280 ; 358  |//$FILENAME oem_getsecurestoreglobalpasswordseed.src
                            14281 ; 359  |#define RSRC_FUNCLET_OEM_GETSECURESTOREGLOBALPASSWORDSEED 103    
                            14282 ; 360  |//$FILENAME _applydiffstostore.src
                            14283 ; 361  |#define RSRC_FUNCLET__APPLYDIFFSTOSTORE 104    
                            14284 ; 362  |//$FILENAME drm_sst_setdata.src
                            14285 ; 363  |#define RSRC_FUNCLET_DRM_SST_SETDATA 105    
                            14286 ; 364  |//$FILENAME drm_sst_getlockeddata.src
                            14287 ; 365  |#define RSRC_FUNCLET_DRM_SST_GETLOCKEDDATA 106    
                            14288 ; 366  |//$FILENAME drm_sst_setlockeddata.src
                            14289 ; 367  |#define RSRC_FUNCLET_DRM_SST_SETLOCKEDDATA 107    
                            14290 ; 368  |//$FILENAME playerlib_extra.src
                            14291 ; 369  |#define RSRC_PLAYERLIB_EXTRA_CODE_BANK 108    
                            14292 ; 370  |//$FILENAME wmaCommon.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 242

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14293 ; 371  |#define RSRC_WMA_COMMON 109    
                            14294 ; 372  |//$FILENAME wmainit.src
                            14295 ; 373  |#define RSRC_WMA_INIT 110    
                            14296 ; 374  |//$FILENAME playlist2traverse_codebank.src
                            14297 ; 375  |#define RSRC_PLAYLIST2TRAVERSE_CODEBANK 111    
                            14298 ; 376  |//$FILENAME drm_bbx_cipherkeysetup.src
                            14299 ; 377  |#define RSRC_FUNCLET_DRM_BBX_CIPHERKEYSETUP 112    
                            14300 ; 378  |//$FILENAME drm_lic_checkclockrollback.src
                            14301 ; 379  |#define RSRC_FUNCLET_DRM_LIC_CHECKCLOCKROLLBACK 113    
                            14302 ; 380  |//$FILENAME drm_hds_closestore.src
                            14303 ; 381  |#define RSRC_FUNCLET_DRM_HDS_CLOSESTORE 114    
                            14304 ; 382  |//$FILENAME _hdsloadsrn.src
                            14305 ; 383  |#define RSRC_FUNCLET__HDSLOADSRN 115    
                            14306 ; 384  |//$FILENAME _loadproritizedlist.src
                            14307 ; 385  |#define RSRC_FUNCLET__LOADPRORITIZEDLIST 116    
                            14308 ; 386  |//$FILENAME drm_lst_initenum.src
                            14309 ; 387  |#define RSRC_FUNCLET_DRM_LST_INITENUM 117    
                            14310 ; 388  |//$FILENAME _loadattributesintocache.src
                            14311 ; 389  |#define RSRC_FUNCLET__LOADATTRIBUTESINTOCACHE 118    
                            14312 ; 390  |//$FILENAME drm_pk_symmetricverify.src
                            14313 ; 391  |#define RSRC_FUNCLET_DRM_PK_SYMMETRICVERIFY 119    
                            14314 ; 392  |
                            14315 ; 393  |/////////////////////////////////////////////////////////////////////////////////
                            14316 ; 394  |//  Menu Modules (codebanks)
                            14317 ; 395  |/////////////////////////////////////////////////////////////////////////////////
                            14318 ; 396  |//$FILENAME mainmenu.src
                            14319 ; 397  |#define RSRC_MAIN_MENU_CODE_BANK 120    
                            14320 ; 398  |//$FILENAME displaylists.src
                            14321 ; 399  |#define RSRC_DISPLAY_LISTS_CODE_BANK 121    
                            14322 ; 400  |
                            14323 ; 401  |//$FILENAME voicemenu.src
                            14324 ; 402  |#define RSRC_VOICE_MENU_CODE_BANK 122    
                            14325 ; 403  |//$FILENAME fmtunermenu.src
                            14326 ; 404  |#define RSRC_FMTUNER_MENU_CODE_BANK 123    
                            14327 ; 405  |//$FILENAME recorderstatemachine.src
                            14328 ; 406  |#define RSRC_RECORDER_STATE_MACHINE_CODE_BANK 124    
                            14329 ; 407  |
                            14330 ; 408  |//$FILENAME eqmenu.src
                            14331 ; 409  |#define RSRC_EQ_MENU_CODE_BANK 125    
                            14332 ; 410  |//$FILENAME playmodemenu.src
                            14333 ; 411  |#define RSRC_PLAYMODE_MENU_CODE_BANK 126    
                            14334 ; 412  |//$FILENAME contrastmenu.src
                            14335 ; 413  |#define RSRC_CONTRAST_MENU_CODE_BANK 127    
                            14336 ; 414  |//$FILENAME pwrsettingsmenu.src
                            14337 ; 415  |#define RSRC_PWRSETTINGS_MENU_CODE_BANK 128    
                            14338 ; 416  |//$FILENAME timedatemenu.src
                            14339 ; 417  |#define RSRC_TIMEDATE_MENU_CODE_BANK 129    
                            14340 ; 418  |//$FILENAME settimemenu.src
                            14341 ; 419  |#define RSRC_SETTIME_MENU_CODE_BANK 130    
                            14342 ; 420  |//$FILENAME setdatemenu.src
                            14343 ; 421  |#define RSRC_SETDATE_MENU_CODE_BANK 131    
                            14344 ; 422  |//$FILENAME settingsmenu.src
                            14345 ; 423  |#define RSRC_SETTINGS_MENU_CODE_BANK 132    
                            14346 ; 424  |//$FILENAME string_system_menu.src
                            14347 ; 425  |#define RSRC_SYSTEM_MENU_CODE_BANK 133    
                            14348 ; 426  |//$FILENAME deletemenu.src
                            14349 ; 427  |#define RSRC_DELETE_MENU_CODE_BANK 134    
                            14350 ; 428  |//$FILENAME aboutmenu.src
                            14351 ; 429  |#define RSRC_ABOUT_MENU_CODE_BANK 135    
                            14352 ; 430  |
                            14353 ; 431  |//$FILENAME spectrogram.src
                            14354 ; 432  |#define RSRC_SPECTROGRAM_MENU_CODE_BANK 136    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 243

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14355 ; 433  |
                            14356 ; 434  |//$FILENAME motionvideomenu.src
                            14357 ; 435  |#define RSRC_MOTION_VIDEO_MENU_CODE_BANK 137    
                            14358 ; 436  |//$FILENAME motionvideomenuinitstate.src
                            14359 ; 437  |#define RSRC_MOTION_VIDEO_MENU_INITSTATE_CODE_BANK 138    
                            14360 ; 438  |//$FILENAME jpegdisplaymenu.src
                            14361 ; 439  |#define RSRC_JPEG_DISPLAY_MENU_CODE_BANK 139    
                            14362 ; 440  |//$FILENAME jpegmanualmenu.src
                            14363 ; 441  |#define RSRC_JPEG_MANUAL_MENU_CODE_BANK 140    
                            14364 ; 442  |//$FILENAME jpegthumbnailmenu.src
                            14365 ; 443  |#define RSRC_JPEG_THUMBNAIL_MENU_CODE_BANK 141    
                            14366 ; 444  |//$FILENAME jpegslideshowmenu.src
                            14367 ; 445  |#define RSRC_JPEG_SLIDESHOW_MENU_CODE_BANK 142    
                            14368 ; 446  |//$FILENAME albumartmenu.src
                            14369 ; 447  |#define RSRC_ALBUM_ART_MENU_CODE_BANK 143    
                            14370 ; 448  |//$FILENAME jpegfileutilextra.src
                            14371 ; 449  |#define RSRC_JPEG_FILEUTIL_EXTRA_MENU_CODE_BANK 144    
                            14372 ; 450  |
                            14373 ; 451  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14374 ; 452  |// General Modules
                            14375 ; 453  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14376 ; 454  |//$FILENAME MixMod.src
                            14377 ; 455  |#define RSRC_MIXMOD_CODE 145    
                            14378 ; 456  |//$FILENAME TunerModule.src
                            14379 ; 457  |#define RSRC_TUNER_MODULE 146    
                            14380 ; 458  |//$FILENAME geqoverlay.src
                            14381 ; 459  |#define RSRC_GEQOVERLAY_CODE 147    
                            14382 ; 460  |
                            14383 ; 461  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14384 ; 462  |// Decoders/Encoders
                            14385 ; 463  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14386 ; 464  |//$FILENAME DecMod.src
                            14387 ; 465  |#define RSRC_DECMOD_CODE 148    
                            14388 ; 466  |//$FILENAME mp3p.src
                            14389 ; 467  |#define RSRC_MP3P_CODE 149    
                            14390 ; 468  |//$FILENAME mp3x.src
                            14391 ; 469  |#define RSRC_MP3X_CODE 150    
                            14392 ; 470  |//$FILENAME mp3y.src
                            14393 ; 471  |#define RSRC_MP3Y_CODE 151    
                            14394 ; 472  |//$FILENAME janusp.src
                            14395 ; 473  |#define RSRC_JANUSP_CODE 152    
                            14396 ; 474  |//RSRC_JANUSY_CODE        equ       29    ;$FILENAME janusy.src
                            14397 ; 475  |
                            14398 ; 476  |//$FILENAME decadpcmimamod.src
                            14399 ; 477  |#define RSRC_DEC_ADPCM_MOD_CODE 153    
                            14400 ; 478  |//$FILENAME dec_adpcmp.src
                            14401 ; 479  |#define RSRC_DEC_ADPCMP_CODE 154    
                            14402 ; 480  |//$FILENAME dec_adpcmx.src
                            14403 ; 481  |#define RSRC_DEC_ADPCMX_CODE 155    
                            14404 ; 482  |//$FILENAME dec_adpcmy.src
                            14405 ; 483  |#define RSRC_DEC_ADPCMY_CODE 156    
                            14406 ; 484  |
                            14407 ; 485  |//$FILENAME decadpcmsmvmod.src
                            14408 ; 486  |#define RSRC_DEC_SMVADPCM_MOD_CODE 157    
                            14409 ; 487  |//$FILENAME dec_smvadpcmp.src
                            14410 ; 488  |#define RSRC_DEC_SMVADPCMP_CODE 158    
                            14411 ; 489  |//$FILENAME dec_smvadpcmx.src
                            14412 ; 490  |#define RSRC_DEC_SMVADPCMX_CODE 159    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 244

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14413 ; 491  |//$FILENAME dec_smvadpcmy.src
                            14414 ; 492  |#define RSRC_DEC_SMVADPCMY_CODE 160    
                            14415 ; 493  |
                            14416 ; 494  |//$FILENAME encadpcmimamod.src
                            14417 ; 495  |#define RSRC_ENC_ADPCM_MOD_CODE 161    
                            14418 ; 496  |//$FILENAME enc_adpcmp.src
                            14419 ; 497  |#define RSRC_ENC_ADPCMP_CODE 162    
                            14420 ; 498  |//$FILENAME enc_adpcmx.src
                            14421 ; 499  |#define RSRC_ENC_ADPCMX_CODE 163    
                            14422 ; 500  |//$FILENAME enc_adpcmy.src
                            14423 ; 501  |#define RSRC_ENC_ADPCMY_CODE 164    
                            14424 ; 502  |
                            14425 ; 503  |//$FILENAME jpeg_p.src
                            14426 ; 504  |#define RSRC_JPEG_DECODER_P 165    
                            14427 ; 505  |//$FILENAME jpeg_x.src
                            14428 ; 506  |#define RSRC_JPEG_DECODER_X 166    
                            14429 ; 507  |//$FILENAME jpeg_y.src
                            14430 ; 508  |#define RSRC_JPEG_DECODER_Y 167    
                            14431 ; 509  |//$FILENAME jpeg2_y.src
                            14432 ; 510  |#define RSRC_JPEG_DECODER_Y_2 168    
                            14433 ; 511  |//$FILENAME bmp2_y.src
                            14434 ; 512  |#define RSRC_BMP_DECODER_Y_2 169    
                            14435 ; 513  |//$FILENAME bmp_p.src
                            14436 ; 514  |#define RSRC_BMP_DECODER_P 170    
                            14437 ; 515  |
                            14438 ; 516  |//RSRC_SMVJPEG_DECODER_P    equ       57    ;$FILENAME smvjpeg_p.src
                            14439 ; 517  |//$FILENAME smvjpeg_x.src
                            14440 ; 518  |#define RSRC_SMVJPEG_DECODER_X 171    
                            14441 ; 519  |//$FILENAME smvjpeg_y.src
                            14442 ; 520  |#define RSRC_SMVJPEG_DECODER_Y 172    
                            14443 ; 521  |
                            14444 ; 522  |
                            14445 ; 523  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14446 ; 524  |// System Settings
                            14447 ; 525  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14448 ; 526  |//$FILENAME settings.src
                            14449 ; 527  |#define RSRC_SETTINGS_COMMANDS 173    
                            14450 ; 528  |
                            14451 ; 529  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14452 ; 530  |// Media Device Drivers
                            14453 ; 531  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14454 ; 532  |//This resource is filled with garbage unless it is the MMC build
                            14455 ; 533  |//$FILENAME null.src
                            14456 ; 534  |#define RSRC_MMCDD_CODE 174    
                            14457 ; 535  |//$FILENAME null.src
                            14458 ; 536  |#define RSRC_SMDD_HIGH_CODE 175    
                            14459 ; 537  |
                            14460 ; 538  |/////////////////////////////////////////////////////////////////////////////////
                            14461 ; 539  |//  PlayState resources
                            14462 ; 540  |/////////////////////////////////////////////////////////////////////////////////
                            14463 ; 541  |//$FILENAME play_icon_with_border.src
                            14464 ; 542  |#define RSRC_PLAY_ICON_WITH_BORDER 176    
                            14465 ; 543  |//$FILENAME pause_icon_with_border.src
                            14466 ; 544  |#define RSRC_PAUSE_ICON_WITH_BORDER 177    
                            14467 ; 545  |//$FILENAME stop_icon_with_border.src
                            14468 ; 546  |#define RSRC_STOP_ICON_WITH_BORDER 178    
                            14469 ; 547  |//$FILENAME record_icon_with_border.src
                            14470 ; 548  |#define RSRC_RECORD_ICON_WITH_BORDER 179    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 245

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14471 ; 549  |//$FILENAME paused_record_icon_with_border.src
                            14472 ; 550  |#define RSRC_PAUSED_RECORD_ICON_BORDER 180    
                            14473 ; 551  |//$FILENAME ffwd_icon_with_border.src
                            14474 ; 552  |#define RSRC_FFWD_ICON_WITH_BORDER 181    
                            14475 ; 553  |//$FILENAME rwnd_icon_with_border.src
                            14476 ; 554  |#define RSRC_RWND_ICON_WITH_BORDER 182    
                            14477 ; 555  |
                            14478 ; 556  |/////////////////////////////////////////////////////////////////////////////////
                            14479 ; 557  |//  PlayMode resources
                            14480 ; 558  |/////////////////////////////////////////////////////////////////////////////////
                            14481 ; 559  |//$FILENAME repeatall_icon.src
                            14482 ; 560  |#define RSRC_REPEAT_ALL_ICON 183    
                            14483 ; 561  |//$FILENAME repeatsong_icon.src
                            14484 ; 562  |#define RSRC_REPEAT_SONG_ICON 184    
                            14485 ; 563  |//$FILENAME shuffle_icon.src
                            14486 ; 564  |#define RSRC_SHUFFLE_ICON 185    
                            14487 ; 565  |//$FILENAME random_icon.src
                            14488 ; 566  |#define RSRC_RANDOM_ICON 186    
                            14489 ; 567  |//$FILENAME repeatallclear_icon.src
                            14490 ; 568  |#define RSRC_REPEAT_ALL_CLEAR_ICON 187    
                            14491 ; 569  |//$FILENAME repeatsongclear_icon.src
                            14492 ; 570  |#define RSRC_REPEAT_SONG_CLEAR_ICON 188    
                            14493 ; 571  |//$FILENAME shuffleclear_icon.src
                            14494 ; 572  |#define RSRC_SHUFFLE_CLEAR_ICON 189    
                            14495 ; 573  |
                            14496 ; 574  |/////////////////////////////////////////////////////////////////////////////////
                            14497 ; 575  |//  Battery Status
                            14498 ; 576  |/////////////////////////////////////////////////////////////////////////////////
                            14499 ; 577  |//$FILENAME battery_00.src
                            14500 ; 578  |#define RSRC_BATTERY_00 190    
                            14501 ; 579  |//$FILENAME battery_01.src
                            14502 ; 580  |#define RSRC_BATTERY_01 191    
                            14503 ; 581  |//$FILENAME battery_02.src
                            14504 ; 582  |#define RSRC_BATTERY_02 192    
                            14505 ; 583  |//$FILENAME battery_03.src
                            14506 ; 584  |#define RSRC_BATTERY_03 193    
                            14507 ; 585  |//$FILENAME battery_04.src
                            14508 ; 586  |#define RSRC_BATTERY_04 194    
                            14509 ; 587  |//$FILENAME battery_05.src
                            14510 ; 588  |#define RSRC_BATTERY_05 195    
                            14511 ; 589  |//$FILENAME battery_06.src
                            14512 ; 590  |#define RSRC_BATTERY_06 196    
                            14513 ; 591  |//$FILENAME battery_07.src
                            14514 ; 592  |#define RSRC_BATTERY_07 197    
                            14515 ; 593  |//$FILENAME battery_08.src
                            14516 ; 594  |#define RSRC_BATTERY_08 198    
                            14517 ; 595  |//$FILENAME battery_09.src
                            14518 ; 596  |#define RSRC_BATTERY_09 199    
                            14519 ; 597  |//$FILENAME battery_10.src
                            14520 ; 598  |#define RSRC_BATTERY_10 200    
                            14521 ; 599  |
                            14522 ; 600  |/////////////////////////////////////////////////////////////////////////////////
                            14523 ; 601  |//  System Icons
                            14524 ; 602  |/////////////////////////////////////////////////////////////////////////////////
                            14525 ; 603  |//$FILENAME disk_small.src
                            14526 ; 604  |#define RSRC_DISK_ICON 201    
                            14527 ; 605  |//$FILENAME lock_small.src
                            14528 ; 606  |#define RSRC_LOCK_ICON 202    
                            14529 ; 607  |//$FILENAME icon_music_mode.src
                            14530 ; 608  |#define RSRC_MUSIC_MODE_ICON 203    
                            14531 ; 609  |//$FILENAME icon_voice_mode.src
                            14532 ; 610  |#define RSRC_VOICE_MODE_ICON 204    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 246

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14533 ; 611  |
                            14534 ; 612  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14535 ; 613  |// Volume Bitmaps
                            14536 ; 614  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14537 ; 615  |//$FILENAME icon_vol_00.src
                            14538 ; 616  |#define RSRC_ICON_VOL_00 205    
                            14539 ; 617  |//$FILENAME icon_vol_01.src
                            14540 ; 618  |#define RSRC_ICON_VOL_01 206    
                            14541 ; 619  |//$FILENAME icon_vol_02.src
                            14542 ; 620  |#define RSRC_ICON_VOL_02 207    
                            14543 ; 621  |//$FILENAME icon_vol_03.src
                            14544 ; 622  |#define RSRC_ICON_VOL_03 208    
                            14545 ; 623  |//$FILENAME icon_vol_04.src
                            14546 ; 624  |#define RSRC_ICON_VOL_04 209    
                            14547 ; 625  |//$FILENAME icon_vol_05.src
                            14548 ; 626  |#define RSRC_ICON_VOL_05 210    
                            14549 ; 627  |//$FILENAME icon_vol_06.src
                            14550 ; 628  |#define RSRC_ICON_VOL_06 211    
                            14551 ; 629  |//$FILENAME icon_vol_07.src
                            14552 ; 630  |#define RSRC_ICON_VOL_07 212    
                            14553 ; 631  |//$FILENAME icon_vol_08.src
                            14554 ; 632  |#define RSRC_ICON_VOL_08 213    
                            14555 ; 633  |//$FILENAME icon_vol_09.src
                            14556 ; 634  |#define RSRC_ICON_VOL_09 214    
                            14557 ; 635  |//$FILENAME icon_vol_10.src
                            14558 ; 636  |#define RSRC_ICON_VOL_10 215    
                            14559 ; 637  |//$FILENAME icon_vol_11.src
                            14560 ; 638  |#define RSRC_ICON_VOL_11 216    
                            14561 ; 639  |//$FILENAME icon_vol_12.src
                            14562 ; 640  |#define RSRC_ICON_VOL_12 217    
                            14563 ; 641  |//$FILENAME icon_vol_13.src
                            14564 ; 642  |#define RSRC_ICON_VOL_13 218    
                            14565 ; 643  |//$FILENAME icon_vol_14.src
                            14566 ; 644  |#define RSRC_ICON_VOL_14 219    
                            14567 ; 645  |//$FILENAME icon_vol_15.src
                            14568 ; 646  |#define RSRC_ICON_VOL_15 220    
                            14569 ; 647  |//$FILENAME icon_vol_16.src
                            14570 ; 648  |#define RSRC_ICON_VOL_16 221    
                            14571 ; 649  |//$FILENAME icon_vol_17.src
                            14572 ; 650  |#define RSRC_ICON_VOL_17 222    
                            14573 ; 651  |//$FILENAME icon_vol_18.src
                            14574 ; 652  |#define RSRC_ICON_VOL_18 223    
                            14575 ; 653  |//$FILENAME icon_vol_19.src
                            14576 ; 654  |#define RSRC_ICON_VOL_19 224    
                            14577 ; 655  |//$FILENAME icon_vol_20.src
                            14578 ; 656  |#define RSRC_ICON_VOL_20 225    
                            14579 ; 657  |//$FILENAME icon_vol_21.src
                            14580 ; 658  |#define RSRC_ICON_VOL_21 226    
                            14581 ; 659  |//$FILENAME icon_vol_22.src
                            14582 ; 660  |#define RSRC_ICON_VOL_22 227    
                            14583 ; 661  |//$FILENAME icon_vol_23.src
                            14584 ; 662  |#define RSRC_ICON_VOL_23 228    
                            14585 ; 663  |//$FILENAME icon_vol_24.src
                            14586 ; 664  |#define RSRC_ICON_VOL_24 229    
                            14587 ; 665  |//$FILENAME icon_vol_25.src
                            14588 ; 666  |#define RSRC_ICON_VOL_25 230    
                            14589 ; 667  |//$FILENAME icon_vol_26.src
                            14590 ; 668  |#define RSRC_ICON_VOL_26 231    
                            14591 ; 669  |//$FILENAME icon_vol_27.src
                            14592 ; 670  |#define RSRC_ICON_VOL_27 232    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 247

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14593 ; 671  |//$FILENAME icon_vol_28.src
                            14594 ; 672  |#define RSRC_ICON_VOL_28 233    
                            14595 ; 673  |//$FILENAME icon_vol_29.src
                            14596 ; 674  |#define RSRC_ICON_VOL_29 234    
                            14597 ; 675  |//$FILENAME icon_vol_30.src
                            14598 ; 676  |#define RSRC_ICON_VOL_30 235    
                            14599 ; 677  |//$FILENAME icon_vol_31.src
                            14600 ; 678  |#define RSRC_ICON_VOL_31 236    
                            14601 ; 679  |
                            14602 ; 680  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            14603 ; 681  |// Splash Screen Stuff
                            14604 ; 682  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            14605 ; 683  |//$FILENAME st_bw1.src
                            14606 ; 684  |#define RSRC_SPLASH_SCREEN 237    
                            14607 ; 685  |//$FILENAME siglogo1.src
                            14608 ; 686  |#define RSRC_SPLASH_SCREEN_1 238    
                            14609 ; 687  |//$FILENAME siglogo2.src
                            14610 ; 688  |#define RSRC_SPLASH_SCREEN_2 239    
                            14611 ; 689  |//$FILENAME siglogo3.src
                            14612 ; 690  |#define RSRC_SPLASH_SCREEN_3 240    
                            14613 ; 691  |//$FILENAME siglogo4.src
                            14614 ; 692  |#define RSRC_SPLASH_SCREEN_4 241    
                            14615 ; 693  |//$FILENAME siglogo5.src
                            14616 ; 694  |#define RSRC_SPLASH_SCREEN_5 242    
                            14617 ; 695  |//$FILENAME siglogo6.src
                            14618 ; 696  |#define RSRC_SPLASH_SCREEN_6 243    
                            14619 ; 697  |//$FILENAME siglogo7.src
                            14620 ; 698  |#define RSRC_SPLASH_SCREEN_7 244    
                            14621 ; 699  |//$FILENAME siglogo8.src
                            14622 ; 700  |#define RSRC_SPLASH_SCREEN_8 245    
                            14623 ; 701  |//$FILENAME siglogo9.src
                            14624 ; 702  |#define RSRC_SPLASH_SCREEN_9 246    
                            14625 ; 703  |//$FILENAME siglogo10.src
                            14626 ; 704  |#define RSRC_SPLASH_SCREEN_10 247    
                            14627 ; 705  |//$FILENAME siglogo11.src
                            14628 ; 706  |#define RSRC_SPLASH_SCREEN_11 248    
                            14629 ; 707  |//$FILENAME siglogo12.src
                            14630 ; 708  |#define RSRC_SPLASH_SCREEN_12 249    
                            14631 ; 709  |//$FILENAME siglogo13.src
                            14632 ; 710  |#define RSRC_SPLASH_SCREEN_13 250    
                            14633 ; 711  |//$FILENAME siglogo.src
                            14634 ; 712  |#define RSRC_SPLASH_SCREEN_ALL 251    
                            14635 ; 713  |
                            14636 ; 714  |//$FILENAME locked.src
                            14637 ; 715  |#define RSRC_LOCKED_SCREEN 252    
                            14638 ; 716  |
                            14639 ; 717  |/////////////////////////////////////////////////////////////////////////////////
                            14640 ; 718  |//  Shutdown
                            14641 ; 719  |/////////////////////////////////////////////////////////////////////////////////
                            14642 ; 720  |//$FILENAME string_arial_8_continue_holding_to_power_off.src
                            14643 ; 721  |#define RSRC_PDOWN_HOLD_STRING 253    
                            14644 ; 722  |//$FILENAME status_16_6_steps_0.src
                            14645 ; 723  |#define RSRC_PDOWN_STATUS_0 254    
                            14646 ; 724  |//$FILENAME status_16_6_steps_1.src
                            14647 ; 725  |#define RSRC_PDOWN_STATUS_1 255    
                            14648 ; 726  |//$FILENAME status_16_6_steps_2.src
                            14649 ; 727  |#define RSRC_PDOWN_STATUS_2 256    
                            14650 ; 728  |//$FILENAME status_16_6_steps_3.src
                            14651 ; 729  |#define RSRC_PDOWN_STATUS_3 257    
                            14652 ; 730  |//$FILENAME status_16_6_steps_4.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 248

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14653 ; 731  |#define RSRC_PDOWN_STATUS_4 258    
                            14654 ; 732  |//$FILENAME status_16_6_steps_5.src
                            14655 ; 733  |#define RSRC_PDOWN_STATUS_5 259    
                            14656 ; 734  |//$FILENAME status_16_6_steps_6.src
                            14657 ; 735  |#define RSRC_PDOWN_STATUS_6 260    
                            14658 ; 736  |
                            14659 ; 737  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            14660 ; 738  |// EQ
                            14661 ; 739  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            14662 ; 740  |//$FILENAME eq_clear_icon.src
                            14663 ; 741  |#define RSRC_EQ_CLEAR_ICON 261    
                            14664 ; 742  |//$FILENAME rock_icon.src
                            14665 ; 743  |#define RSRC_ROCK_ICON 262    
                            14666 ; 744  |//$FILENAME jazz_icon.src
                            14667 ; 745  |#define RSRC_JAZZ_ICON 263    
                            14668 ; 746  |//$FILENAME classic_icon.src
                            14669 ; 747  |#define RSRC_CLASSIC_ICON 264    
                            14670 ; 748  |//$FILENAME pop_icon.src
                            14671 ; 749  |#define RSRC_POP_ICON 265    
                            14672 ; 750  |//$FILENAME custom_icon.src
                            14673 ; 751  |#define RSRC_CUSTOM_ICON 266    
                            14674 ; 752  |
                            14675 ; 753  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            14676 ; 754  |// AB
                            14677 ; 755  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            14678 ; 756  |//$FILENAME ab_mark_a.src
                            14679 ; 757  |#define RSRC_AB_MARK_A_ICON 267    
                            14680 ; 758  |//$FILENAME ab_mark_b.src
                            14681 ; 759  |#define RSRC_AB_MARK_B_ICON 268    
                            14682 ; 760  |
                            14683 ; 761  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            14684 ; 762  |// Menu Display Resources
                            14685 ; 763  |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            14686 ; 764  |//$FILENAME string_music_menu.src
                            14687 ; 765  |#define RSRC_STRING_MUSIC_MENU 269    
                            14688 ; 766  |//$FILENAME string_mvideo_menu.src
                            14689 ; 767  |#define RSRC_STRING_MVIDEO_MENU 270    
                            14690 ; 768  |//$FILENAME string_jpeg_display_menu.src
                            14691 ; 769  |#define RSRC_STRING_JPEG_DISPLAY_MENU 271    
                            14692 ; 770  |//$FILENAME string_jpeg_manual_menu.src
                            14693 ; 771  |#define RSRC_STRING_JPEG_MANUAL_MENU 272    
                            14694 ; 772  |//$FILENAME string_jpeg_slideshow_menu.src
                            14695 ; 773  |#define RSRC_STRING_JPEG_SLIDESHOW_MENU 273    
                            14696 ; 774  |//$FILENAME string_jpeg_thumbnail_menu.src
                            14697 ; 775  |#define RSRC_STRING_JPEG_THUMBNAIL_MENU 274    
                            14698 ; 776  |//$FILENAME string_voice_menu.src
                            14699 ; 777  |#define RSRC_STRING_VOICE_MENU 275    
                            14700 ; 778  |//$FILENAME string_audible_menu.src
                            14701 ; 779  |#define RSRC_STRING_AUDIBLE_MENU 276    
                            14702 ; 780  |//$FILENAME string_fmtuner_menu.src
                            14703 ; 781  |#define RSRC_STRING_FMTUNER_MENU 277    
                            14704 ; 782  |//$FILENAME string_settings_menu.src
                            14705 ; 783  |#define RSRC_STRING_SETTINGS_MENU 278    
                            14706 ; 784  |//$FILENAME string_eq_menu.src
                            14707 ; 785  |#define RSRC_STRING_EQ_MENU 279    
                            14708 ; 786  |//$FILENAME string_playmode_menu.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 249

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14709 ; 787  |#define RSRC_STRING_PLAYMODE_MENU 280    
                            14710 ; 788  |//$FILENAME string_contrast_menu.src
                            14711 ; 789  |#define RSRC_STRING_CONTRAST_MENU 281    
                            14712 ; 790  |//$FILENAME string_pwrsavings_menu.src
                            14713 ; 791  |#define RSRC_STRING_PWRSAVINGS_MENU 282    
                            14714 ; 792  |//$FILENAME string_time_date_menu.src
                            14715 ; 793  |#define RSRC_STRING_TIME_DATE_MENU 283    
                            14716 ; 794  |//$FILENAME string_set_time_menu.src
                            14717 ; 795  |#define RSRC_STRING_SET_TIME_MENU 284    
                            14718 ; 796  |//$FILENAME string_set_date_menu.src
                            14719 ; 797  |#define RSRC_STRING_SET_DATE_MENU 285    
                            14720 ; 798  |//$FILENAME string_exit_menu.src
                            14721 ; 799  |#define RSRC_STRING_EXIT_MENU 286    
                            14722 ; 800  |//$FILENAME string_rock_menu.src
                            14723 ; 801  |#define RSRC_STRING_ROCK_MENU 287    
                            14724 ; 802  |//$FILENAME string_pop_menu.src
                            14725 ; 803  |#define RSRC_STRING_POP_MENU 288    
                            14726 ; 804  |//$FILENAME string_classic_menu.src
                            14727 ; 805  |#define RSRC_STRING_CLASSIC_MENU 289    
                            14728 ; 806  |//$FILENAME string_normal_menu.src
                            14729 ; 807  |#define RSRC_STRING_NORMAL_MENU 290    
                            14730 ; 808  |//$FILENAME string_jazz_menu.src
                            14731 ; 809  |#define RSRC_STRING_JAZZ_MENU 291    
                            14732 ; 810  |//$FILENAME string_repeat1_menu.src
                            14733 ; 811  |#define RSRC_STRING_REPEAT1_MENU 292    
                            14734 ; 812  |//$FILENAME string_repeatall_menu.src
                            14735 ; 813  |#define RSRC_STRING_REPEATALL_MENU 293    
                            14736 ; 814  |//$FILENAME string_shuffle_menu.src
                            14737 ; 815  |#define RSRC_STRING_SHUFFLE_MENU 294    
                            14738 ; 816  |//$FILENAME string_repeatshuffle_menu.src
                            14739 ; 817  |#define RSRC_STRING_SHUFFLEREPEAT_MENU 295    
                            14740 ; 818  |//$FILENAME string_disable_menu.src
                            14741 ; 819  |#define RSRC_STRING_DISABLE_MENU 296    
                            14742 ; 820  |//$FILENAME string_1min_menu.src
                            14743 ; 821  |#define RSRC_STRING_1MIN_MENU 297    
                            14744 ; 822  |//$FILENAME string_2min_menu.src
                            14745 ; 823  |#define RSRC_STRING_2MIN_MENU 298    
                            14746 ; 824  |//$FILENAME string_5min_menu.src
                            14747 ; 825  |#define RSRC_STRING_5MIN_MENU 299    
                            14748 ; 826  |//$FILENAME string_10min_menu.src
                            14749 ; 827  |#define RSRC_STRING_10MIN_MENU 300    
                            14750 ; 828  |//$FILENAME string_system_menu.src
                            14751 ; 829  |#define RSRC_STRING_SYSTEM_MENU 301    
                            14752 ; 830  |//$FILENAME string_about_menu.src
                            14753 ; 831  |#define RSRC_STRING_ABOUT_MENU 302    
                            14754 ; 832  |//$FILENAME string_delete_menu.src
                            14755 ; 833  |#define RSRC_STRING_DELETE_MENU 303    
                            14756 ; 834  |//$FILENAME string_record_menu.src
                            14757 ; 835  |#define RSRC_STRING_RECORD_MENU 304    
                            14758 ; 836  |//$FILENAME string_spectrogram_menu.src
                            14759 ; 837  |#define RSRC_STRING_SPECTROGRAM_MENU 305    
                            14760 ; 838  |
                            14761 ; 839  |//$FILENAME string_end_of_slide_show.src
                            14762 ; 840  |#define RSRC_STRING_END_OF_SLIDE_SHOW 306    
                            14763 ; 841  |
                            14764 ; 842  |//$FILENAME string_mb.src
                            14765 ; 843  |#define RSRC_STRING_MB 307    
                            14766 ; 844  |
                            14767 ; 845  |//$FILENAME internal_media.src
                            14768 ; 846  |#define RSRC_INT_MEDIA 308    
                            14769 ; 847  |//$FILENAME external_media.src
                            14770 ; 848  |#define RSRC_EXT_MEDIA 309    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 250

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14771 ; 849  |
                            14772 ; 850  |//$FILENAME about_title.src
                            14773 ; 851  |#define RSRC_ABOUT_TITLE 310    
                            14774 ; 852  |//$FILENAME player_name.src
                            14775 ; 853  |#define RSRC_PLAYER_NAME_VER 311    
                            14776 ; 854  |
                            14777 ; 855  |//$FILENAME settings_title.src
                            14778 ; 856  |#define RSRC_SETTINGS_TITLE 312    
                            14779 ; 857  |//$FILENAME jpeg_display_title.src
                            14780 ; 858  |#define RSRC_JPEG_DISPLAY_TITLE 313    
                            14781 ; 859  |//$FILENAME erase_title.src
                            14782 ; 860  |#define RSRC_ERASE_TITLE 314    
                            14783 ; 861  |
                            14784 ; 862  |//$FILENAME del_warning_no.src
                            14785 ; 863  |#define RSRC_DELETE_NO 315    
                            14786 ; 864  |//$FILENAME del_warning_yes.src
                            14787 ; 865  |#define RSRC_DELETE_YES 316    
                            14788 ; 866  |//$FILENAME del_warning_line1.src
                            14789 ; 867  |#define RSRC_WARNING_MSG_LINE1 317    
                            14790 ; 868  |//$FILENAME del_warning_line2.src
                            14791 ; 869  |#define RSRC_WARNING_MSG_LINE2 318    
                            14792 ; 870  |//$FILENAME lowbattery.src
                            14793 ; 871  |#define RSRC_BROWNOUT_BITMAP 319    
                            14794 ; 872  |//$FILENAME vbr.src
                            14795 ; 873  |#define RSRC_VBR_BITMAP 320    
                            14796 ; 874  |
                            14797 ; 875  |//$FILENAME string_song.src
                            14798 ; 876  |#define RSRC_STRING_SONG_COLON 321    
                            14799 ; 877  |//$FILENAME string_voice.src
                            14800 ; 878  |#define RSRC_STRING_VOICE_COLON 322    
                            14801 ; 879  |
                            14802 ; 880  |//$FILENAME time_date_title.src
                            14803 ; 881  |#define RSRC_TIME_DATE_TITLE 323    
                            14804 ; 882  |//$FILENAME set_time_title.src
                            14805 ; 883  |#define RSRC_SET_TIME_TITLE 324    
                            14806 ; 884  |//$FILENAME set_date_title.src
                            14807 ; 885  |#define RSRC_SET_DATE_TITLE 325    
                            14808 ; 886  |//$FILENAME string_searching.src
                            14809 ; 887  |#define RSRC_STRING_SEARCHING 326    
                            14810 ; 888  |/////////////////////////////////////////////////////////////////////////////////
                            14811 ; 889  |//  Save Changes
                            14812 ; 890  |/////////////////////////////////////////////////////////////////////////////////
                            14813 ; 891  |//$FILENAME save_changes_yes.src
                            14814 ; 892  |#define RSRC_SAVE_CHANGES_YES 327    
                            14815 ; 893  |//$FILENAME save_changes_no.src
                            14816 ; 894  |#define RSRC_SAVE_CHANGES_NO 328    
                            14817 ; 895  |//$FILENAME save_changes_cancel.src
                            14818 ; 896  |#define RSRC_SAVE_CHANGES_CANCEL 329    
                            14819 ; 897  |//$FILENAME save_changes_clear.src
                            14820 ; 898  |#define RSRC_SAVE_CHANGES_CLEAR 330    
                            14821 ; 899  |/////////////////////////////////////////////////////////////////////////////////
                            14822 ; 900  |//  Contrast
                            14823 ; 901  |/////////////////////////////////////////////////////////////////////////////////
                            14824 ; 902  |//$FILENAME contrast_title.src
                            14825 ; 903  |#define RSRC_CONTRAST_TITLE 331    
                            14826 ; 904  |//$FILENAME contrast_frame.src
                            14827 ; 905  |#define RSRC_CONTRAST_FRAME 332    
                            14828 ; 906  |//$FILENAME contrast_level0.src
                            14829 ; 907  |#define RSRC_CONTRAST_LEVEL_0 333    
                            14830 ; 908  |//$FILENAME contrast_level1.src
                            14831 ; 909  |#define RSRC_CONTRAST_LEVEL_1 334    
                            14832 ; 910  |//$FILENAME contrast_level2.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 251

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14833 ; 911  |#define RSRC_CONTRAST_LEVEL_2 335    
                            14834 ; 912  |//$FILENAME contrast_level3.src
                            14835 ; 913  |#define RSRC_CONTRAST_LEVEL_3 336    
                            14836 ; 914  |//$FILENAME contrast_level4.src
                            14837 ; 915  |#define RSRC_CONTRAST_LEVEL_4 337    
                            14838 ; 916  |//$FILENAME contrast_level5.src
                            14839 ; 917  |#define RSRC_CONTRAST_LEVEL_5 338    
                            14840 ; 918  |//$FILENAME contrast_level6.src
                            14841 ; 919  |#define RSRC_CONTRAST_LEVEL_6 339    
                            14842 ; 920  |//$FILENAME contrast_level7.src
                            14843 ; 921  |#define RSRC_CONTRAST_LEVEL_7 340    
                            14844 ; 922  |//$FILENAME contrast_level8.src
                            14845 ; 923  |#define RSRC_CONTRAST_LEVEL_8 341    
                            14846 ; 924  |//$FILENAME contrast_level9.src
                            14847 ; 925  |#define RSRC_CONTRAST_LEVEL_9 342    
                            14848 ; 926  |//$FILENAME contrast_level10.src
                            14849 ; 927  |#define RSRC_CONTRAST_LEVEL_10 343    
                            14850 ; 928  |
                            14851 ; 929  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14852 ; 930  |// Funclets
                            14853 ; 931  |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14854 ; 932  |//$FILENAME Funclet_SetRTC.src
                            14855 ; 933  |#define RSRC_FUNCLET_SET_RTC 344    
                            14856 ; 934  |//$FILENAME Funclet_InitRTC.src
                            14857 ; 935  |#define RSRC_FUNCLET_INIT_RTC 345    
                            14858 ; 936  |//$FILENAME Funclet_ReadRTC.src
                            14859 ; 937  |#define RSRC_FUNCLET_READ_RTC 346    
                            14860 ; 938  |//$FILENAME Funclet_SysResetAllInt.src
                            14861 ; 939  |#define RSRC_FUNCLET_SYSRESETALLINT 347    
                            14862 ; 940  |//$FILENAME Funclet_SysSetupDecVec.src
                            14863 ; 941  |#define RSRC_FUNCLET_SYSSETUPDECVEC 348    
                            14864 ; 942  |//$FILENAME Funclet_SysSetupEncVec.src
                            14865 ; 943  |#define RSRC_FUNCLET_SYSSETUPENCVEC 349    
                            14866 ; 944  |//$FILENAME Funclet_SysTimeInit.src
                            14867 ; 945  |#define RSRC_FUNCLET_SYSTIMEINIT 350    
                            14868 ; 946  |//$FILENAME Funclet_AnalogInit.src
                            14869 ; 947  |#define RSRC_FUNCLET_ANALOGINIT 351    
                            14870 ; 948  |//$FILENAME Funclet_UsbConnected.src
                            14871 ; 949  |#define RSRC_FUNCLET_USBCONNECTED 352    
                            14872 ; 950  |//$FILENAME Funclet_ButtonInit.src
                            14873 ; 951  |#define RSRC_FUNCLET_BUTTONINIT 353    
                            14874 ; 952  |//$FILENAME Funclet_PowerUpHeadPhones.src
                            14875 ; 953  |#define RSRC_FUNCLET_POWERUPHEADPHONES 354    
                            14876 ; 954  |//$FILENAME Funclet_PowerDownHeadPhones.src
                            14877 ; 955  |#define RSRC_FUNCLET_POWERDOWNHEADPHONES 355    
                            14878 ; 956  |//$FILENAME Funclet_StartProject.src
                            14879 ; 957  |#define RSRC_FUNCLET_STARTPROJECT 356    
                            14880 ; 958  |//$FILENAME Funclet_ModuleSetTimer.src
                            14881 ; 959  |#define RSRC_FUNCLET_MODULESETTIMER 357    
                            14882 ; 960  |//$FILENAME null.src
                            14883 ; 961  |#define RSRC_FUNCLET_MEDIADETECTION 358    
                            14884 ; 962  |//$FILENAME Funclet_SysStopDecoder.src
                            14885 ; 963  |#define RSRC_FUNCLET_SYSSTOPDECODER 359    
                            14886 ; 964  |//$FILENAME Funclet_SysStopEncoder.src
                            14887 ; 965  |#define RSRC_FUNCLET_SYSSTOPENCODER 360    
                            14888 ; 966  |//$FILENAME Funclet_SysSetDecoder.src
                            14889 ; 967  |#define RSRC_FUNCLET_SYSSETDECODER 361    
                            14890 ; 968  |//$FILENAME Funclet_SysSetEncoder.src
                            14891 ; 969  |#define RSRC_FUNCLET_SYSSETENCODER 362    
                            14892 ; 970  |//$FILENAME null.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 252

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14893 ; 971  |#define RSRC_FUNCLET_PROCESSPT 363    
                            14894 ; 972  |//$FILENAME Funclet_DisplaySplashScreen.src
                            14895 ; 973  |#define RSRC_FUNCLET_DISPLAYSPLASHSCREEN 364    
                            14896 ; 974  |//$FILENAME Funclet_SysGetVolume.src
                            14897 ; 975  |#define RSRC_FUNCLET_SYSGETVOLUME 365    
                            14898 ; 976  |//$FILENAME null.src
                            14899 ; 977  |#define RSRC_FUNCLET_MMCENUMERATEPHYSICALDEVICE 366    
                            14900 ; 978  |//$FILENAME null.src
                            14901 ; 979  |#define RSRC_FUNCLET_RESETDEVICE 367    
                            14902 ; 980  |//$FILENAME null.src
                            14903 ; 981  |#define RSRC_FUNCLET_PROCESSCSD 368    
                            14904 ; 982  |//$FILENAME null.src
                            14905 ; 983  |#define RSRC_FUNCLET_PROCESSPARTITION 369    
                            14906 ; 984  |//$FILENAME null.src
                            14907 ; 985  |#define RSRC_FUNCLET_PARTITIONENTRYCOPY 370    
                            14908 ; 986  |//$FILENAME Funclet_MixerMasterFadeOut.src
                            14909 ; 987  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_OUT 371    
                            14910 ; 988  |//$FILENAME Funclet_MixerMasterFadeIn.src
                            14911 ; 989  |#define RSRC_FUNCLET_MIXER_MASTER_FADE_IN 372    
                            14912 ; 990  |//$FILENAME Funclet_EncSetProperties.src
                            14913 ; 991  |#define RSRC_FUNCLET_ENCSETPROPERTIES 373    
                            14914 ; 992  |//$FILENAME null.src
                            14915 ; 993  |#define RSRC_FUNCLET_DOESMBREXIST 374    
                            14916 ; 994  |//$FILENAME null.src
                            14917 ; 995  |#define RSRC_FUNCLET_EXTRACTPARTITIONPARAMETERS 375    
                            14918 ; 996  |//$FILENAME Funclet_SaveSettings.src
                            14919 ; 997  |#define RSRC_FUNCLET_SYSSAVESETTINGS 376    
                            14920 ; 998  |//$FILENAME Funclet_LoadSettings.src
                            14921 ; 999  |#define RSRC_FUNCLET_SYSLOADSETTINGS 377    
                            14922 ; 1000 |///////////////////////////////////////////////////////////////
                            14923 ; 1001 |// Sanyo FM Tuner Fuclet
                            14924 ; 1002 |///////////////////////////////////////////////////////////////
                            14925 ; 1003 |//RSRC_FUNCLET_TUNER_DRIVER_INIT    equ      334    ;$FILENAME Funclet_TunerDriverInit.src
                                  
                            14926 ; 1004 |//RSRC_FUNCLET_TUNER_SCAN_STATIONS    equ      335    ;$FILENAME Funclet_TunerScanStations
                                  .src
                            14927 ; 1005 |//RSRC_FUNCLET_TUNER_SET_TO_PRESET    equ      336    ;$FILENAME Funclet_TunerSetToPreset.
                                  src
                            14928 ; 1006 |//RSRC_FUNCLET_TUNER_SET_MONO_STEREO    equ      337    ;$FILENAME Funclet_TunerSetMonoSte
                                  reo.src
                            14929 ; 1007 |//RSRC_FUNCLET_TUNER_SET_STANDBY    equ      338    ;$FILENAME Funclet_TunerSetStandby.src
                                  
                            14930 ; 1008 |//RSRC_FUNCLET_TUNER_SET_PRESET    equ      339    ;$FILENAME Funclet_TunerSetPreset.src
                            14931 ; 1009 |//RSRC_FUNCLET_TUNER_ERASE_PRESET    equ      340    ;$FILENAME Funclet_TunerErasePreset.s
                                  rc
                            14932 ; 1010 |//RSRC_FUNCLET_TUNER_SET_IF    equ      341    ;$FILENAME Funclet_TunerSetIf.src
                            14933 ; 1011 |//RSRC_FUNCLET_TUNER_WRITE_IF_OSC    equ      342    ;$FILENAME Funclet_TunerWriteIfOSc.sr
                                  c
                            14934 ; 1012 |//RSRC_FUNCLET_TUNER_GET_FIELD_STRENGTH    equ      343    ;$FILENAME Funclet_TunerGetFiel
                                  dStrength.src
                            14935 ; 1013 |//RSRC_FUNCLET_TUNER_INIT_RF_CAP_OSC    equ      344    ;$FILENAME Funclet_TunerInitRfCapO
                                  sc.src
                            14936 ; 1014 |//RSRC_FUNCLET_TUNER_STORE_FM_STATION    equ      345    ;$FILENAME Funclet_TunerStoreFmSt
                                  ation.src
                            14937 ; 1015 |//RSRC_FUNCLET_TUNER_STORE_FM_PRESET    equ      346    ;$FILENAME Funclet_TunerStoreFmPre
                                  set.src
                            14938 ; 1016 |//RSRC_FUNCLET_TUNER_SET_REGION    equ      347    ;$FILENAME Funclet_TunerSetRegion.src
                            14939 ; 1017 |
                            14940 ; 1018 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14941 ; 1019 |// WMA Resources
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 253

M:ADDR CODE           CYCLES LINE SOURCELINE
                            14942 ; 1020 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14943 ; 1021 |//$FILENAME wmaCore.src
                            14944 ; 1022 |#define RSRC_WMA_CORE 378    
                            14945 ; 1023 |//$FILENAME wmaMidLow.src
                            14946 ; 1024 |#define RSRC_WMA_MIDLOW 379    
                            14947 ; 1025 |//$FILENAME wmaHigh.src
                            14948 ; 1026 |#define RSRC_WMA_HIGH 380    
                            14949 ; 1027 |//$FILENAME wmaHighMid.src
                            14950 ; 1028 |#define RSRC_WMA_HIGHMID 381    
                            14951 ; 1029 |//$FILENAME wmaMid.src
                            14952 ; 1030 |#define RSRC_WMA_MID 382    
                            14953 ; 1031 |//$FILENAME wmaLow.src
                            14954 ; 1032 |#define RSRC_WMA_LOW 383    
                            14955 ; 1033 |//$FILENAME wmaX1mem.src
                            14956 ; 1034 |#define RSRC_WMA_DATA_X1 384    
                            14957 ; 1035 |//$FILENAME wmaYmem.src
                            14958 ; 1036 |#define RSRC_WMA_DATA_Y 385    
                            14959 ; 1037 |//$FILENAME wmaLXmem.src
                            14960 ; 1038 |#define RSRC_WMA_DATA_L_X 386    
                            14961 ; 1039 |//$FILENAME wmaLYmem.src
                            14962 ; 1040 |#define RSRC_WMA_DATA_L_Y 387    
                            14963 ; 1041 |//$FILENAME wmaHuff44Qb.src
                            14964 ; 1042 |#define RSRC_WMA_HUFF44QB 388    
                            14965 ; 1043 |//$FILENAME wmaHuff44Ob.src
                            14966 ; 1044 |#define RSRC_WMA_HUFF44OB 389    
                            14967 ; 1045 |//$FILENAME wmaHuff16Ob.src
                            14968 ; 1046 |#define RSRC_WMA_HUFF16OB 390    
                            14969 ; 1047 |//$FILENAME drmpdcommon.src
                            14970 ; 1048 |#define RSRC_DRMPD_COMMON 391    
                            14971 ; 1049 |//$FILENAME januswmasupport.src
                            14972 ; 1050 |#define RSRC_JANUS_WMASUPPORT 392    
                            14973 ; 1051 |//$FILENAME wmalicenseinit.src
                            14974 ; 1052 |#define RSRC_WMA_LICENSEINIT 393    
                            14975 ; 1053 |//$FILENAME wma_tables.src
                            14976 ; 1054 |#define RSRC_WMA_TABLES 394    
                            14977 ; 1055 |//$FILENAME janus_tables.src
                            14978 ; 1056 |#define RSRC_JANUS_TABLES 395    
                            14979 ; 1057 |//$FILENAME wma_constants.src
                            14980 ; 1058 |#define RSRC_WMA_CONSTANTS 396    
                            14981 ; 1059 |//$FILENAME janus_constants.src
                            14982 ; 1060 |#define RSRC_JANUS_CONSTANTS 397    
                            14983 ; 1061 |//$FILENAME janus_xmem.src
                            14984 ; 1062 |#define RSRC_JANUS_X 398    
                            14985 ; 1063 |//$FILENAME janusy_data.src
                            14986 ; 1064 |#define RSRC_JANUSY_DATA 399    
                            14987 ; 1065 |
                            14988 ; 1066 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14989 ; 1067 |// Fonts -- these are last because they are very large
                            14990 ; 1068 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            14991 ; 1069 |//$FILENAME font_table.src
                            14992 ; 1070 |#define RSRC_FONT_TABLE 400    
                            14993 ; 1071 |//$FILENAME font_PGM.src
                            14994 ; 1072 |#define RSRC_PGM_8 401    
                            14995 ; 1073 |//$FILENAME font_SGMs.src
                            14996 ; 1074 |#define RSRC_SGMS_8 402    
                            14997 ; 1075 |//$FILENAME font_script_00.src
                            14998 ; 1076 |#define RSRC_SCRIPT_00_8 403    
                            14999 ; 1077 |//$FILENAME font_scripts.src
                            15000 ; 1078 |#define RSRC_SCRIPTS_8 404    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 254

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15001 ; 1079 |//$FILENAME font_PDM.src
                            15002 ; 1080 |#define RSRC_PDM 405    
                            15003 ; 1081 |//$FILENAME font_SDMs.src
                            15004 ; 1082 |#define RSRC_SDMS 406    
                            15005 ; 1083 |//$FILENAME bitmap_warning.src
                            15006 ; 1084 |#define RSRC_WARNING 407    
                            15007 ; 1085 |//$FILENAME bitmap_device_full.src
                            15008 ; 1086 |#define RSRC_DEVICE_FULL 408    
                            15009 ; 1087 |
                            15010 ; 1088 |
                            15011 ; 1089 |//$FILENAME lcd_controller_init.src
                            15012 ; 1090 |#define RSRC_LCD_INIT_SEQ 409    
                            15013 ; 1091 |
                            15014 ; 1092 |//$FILENAME Funclet_DBCSToUnicode.src
                            15015 ; 1093 |#define RSRC_FUNCLET_DBCS_TO_UNICODE 410    
                            15016 ; 1094 |//$FILENAME Funclet_DBCSToUnicodeDstXSrcY.src
                            15017 ; 1095 |#define RSRC_FUNCLET_DBCS_TO_UNICODE_DSTX_SRCY 411    
                            15018 ; 1096 |//$FILENAME Funclet_LCDSetFont.src
                            15019 ; 1097 |#define RSRC_FUNCLET_SET_FONT 412    
                            15020 ; 1098 |//$FILENAME Funclet_GetTextWidthAddressUnicode.src
                            15021 ; 1099 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_UNICODE 413    
                            15022 ; 1100 |//$FILENAME Funclet_GetTextWidthResourceUnicode.src
                            15023 ; 1101 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_UNICODE 414    
                            15024 ; 1102 |//$FILENAME Funclet_GetTextWidthAddressDBCS.src
                            15025 ; 1103 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_ADDRESS_DBCS 415    
                            15026 ; 1104 |//$FILENAME Funclet_GetTextWidthResourceDBCS.src
                            15027 ; 1105 |#define RSRC_FUNCLET_GET_TEXT_WIDTH_RESOURCE_DBCS 416    
                            15028 ; 1106 |//$FILENAME Funclet_ChipSerialNumberInit.src
                            15029 ; 1107 |#define RSRC_FUNCLET_CHIPSERIALNUMBERINIT 417    
                            15030 ; 1108 |//$FILENAME Funclet_InternalMediaSerialNumberInit.src
                            15031 ; 1109 |#define RSRC_FUNCLET_INTERNALMEDIASERIALNUMBERINIT 418    
                            15032 ; 1110 |//$FILENAME Funclet_ChipGetSerialNumber.src
                            15033 ; 1111 |#define RSRC_FUNCLET_CHIPGETSERIALNUMBER 419    
                            15034 ; 1112 |//$FILENAME Funclet_CreateNullSerialNumber.src
                            15035 ; 1113 |#define RSRC_FUNCLET_CREATENULLSERIALNUMBER 420    
                            15036 ; 1114 |//$FILENAME Funclet_ConvertHexToASCII.src
                            15037 ; 1115 |#define RSRC_FUNCLET_CONVERTHEXTOASCII 421    
                            15038 ; 1116 |//$FILENAME Funclet_LowResolutionAdcInit.src
                            15039 ; 1117 |#define RSRC_FUNCLET_LOWRESOLUTIONADCINIT 422    
                            15040 ; 1118 |
                            15041 ; 1119 |
                            15042 ; 1120 |//$FILENAME sysrecord.src
                            15043 ; 1121 |#define RSRC_SYSRECORD_CODE 423    
                            15044 ; 1122 |
                            15045 ; 1123 |//$FILENAME string_record_settings.src
                            15046 ; 1124 |#define RSRC_STRING_RECORD_SETTINGS 424    
                            15047 ; 1125 |//$FILENAME string_sample_rate.src
                            15048 ; 1126 |#define RSRC_STRING_SAMPLE_RATE 425    
                            15049 ; 1127 |//$FILENAME string_encoder.src
                            15050 ; 1128 |#define RSRC_STRING_ENCODER 426    
                            15051 ; 1129 |//$FILENAME string_adpcm.src
                            15052 ; 1130 |#define RSRC_STRING_ADPCM 427    
                            15053 ; 1131 |//$FILENAME string_msadpcm.src
                            15054 ; 1132 |#define RSRC_STRING_MSADPCM 428    
                            15055 ; 1133 |//$FILENAME string_imadpcm.src
                            15056 ; 1134 |#define RSRC_STRING_IMADPCM 429    
                            15057 ; 1135 |//$FILENAME string_pcm.src
                            15058 ; 1136 |#define RSRC_STRING_PCM 430    
                            15059 ; 1137 |//$FILENAME string_internal.src
                            15060 ; 1138 |#define RSRC_STRING_INTERNAL 431    
                            15061 ; 1139 |//$FILENAME string_external.src
                            15062 ; 1140 |#define RSRC_STRING_EXTERNAL 432    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 255

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15063 ; 1141 |//$FILENAME string_device.src
                            15064 ; 1142 |#define RSRC_STRING_DEVICE 433    
                            15065 ; 1143 |//$FILENAME string_source.src
                            15066 ; 1144 |#define RSRC_STRING_SOURCE 434    
                            15067 ; 1145 |//$FILENAME string_microphone.src
                            15068 ; 1146 |#define RSRC_STRING_MICROPHONE 435    
                            15069 ; 1147 |//$FILENAME string_linein.src
                            15070 ; 1148 |#define RSRC_STRING_LINEIN 436    
                            15071 ; 1149 |//$FILENAME string_bits.src
                            15072 ; 1150 |#define RSRC_STRING_BITS 437    
                            15073 ; 1151 |//$FILENAME string_4.src
                            15074 ; 1152 |#define RSRC_STRING_4 438    
                            15075 ; 1153 |//$FILENAME string_8.src
                            15076 ; 1154 |#define RSRC_STRING_8 439    
                            15077 ; 1155 |//$FILENAME string_16.src
                            15078 ; 1156 |#define RSRC_STRING_16 440    
                            15079 ; 1157 |//$FILENAME string_24.src
                            15080 ; 1158 |#define RSRC_STRING_24 441    
                            15081 ; 1159 |//$FILENAME string_fm.src
                            15082 ; 1160 |#define RSRC_STRING_FM 442    
                            15083 ; 1161 |//$FILENAME string_mono.src
                            15084 ; 1162 |#define RSRC_STRING_MONO 443    
                            15085 ; 1163 |//$FILENAME string_stereo.src
                            15086 ; 1164 |#define RSRC_STRING_STEREO 444    
                            15087 ; 1165 |//$FILENAME string_8000hz.src
                            15088 ; 1166 |#define RSRC_STRING_8000HZ 445    
                            15089 ; 1167 |//$FILENAME string_11025hz.src
                            15090 ; 1168 |#define RSRC_STRING_11025HZ 446    
                            15091 ; 1169 |//$FILENAME string_16000hz.src
                            15092 ; 1170 |#define RSRC_STRING_16000HZ 447    
                            15093 ; 1171 |//$FILENAME string_22050hz.src
                            15094 ; 1172 |#define RSRC_STRING_22050HZ 448    
                            15095 ; 1173 |//$FILENAME string_32000hz.src
                            15096 ; 1174 |#define RSRC_STRING_32000HZ 449    
                            15097 ; 1175 |//$FILENAME string_44100hz.src
                            15098 ; 1176 |#define RSRC_STRING_44100HZ 450    
                            15099 ; 1177 |//$FILENAME string_48000hz.src
                            15100 ; 1178 |#define RSRC_STRING_48000HZ 451    
                            15101 ; 1179 |//$FILENAME string_channels.src
                            15102 ; 1180 |#define RSRC_STRING_CHANNELS 452    
                            15103 ; 1181 |//$FILENAME string_spaces.src
                            15104 ; 1182 |#define RSRC_STRING_SPACES 453    
                            15105 ; 1183 |//$FILENAME slider_bar.src
                            15106 ; 1184 |#define RSRC_SLIDER_BAR 454    
                            15107 ; 1185 |//$FILENAME slider_bar_inv.src
                            15108 ; 1186 |#define RSRC_SLIDER_BAR_INV 455    
                            15109 ; 1187 |//$FILENAME slider_track.src
                            15110 ; 1188 |#define RSRC_SLIDER_TRACK 456    
                            15111 ; 1189 |//$FILENAME string_no_files.src
                            15112 ; 1190 |#define RSRC_STRING_NO_FILES 457    
                            15113 ; 1191 |
                            15114 ; 1192 |/////////////////////////////////////////////////////////////////////
                            15115 ; 1193 |//  Time and Date Resource Strings
                            15116 ; 1194 |/////////////////////////////////////////////////////////////////////
                            15117 ; 1195 |//$FILENAME string_sunday.src
                            15118 ; 1196 |#define RSRC_STRING_SUNDAY 458    
                            15119 ; 1197 |//$FILENAME string_monday.src
                            15120 ; 1198 |#define RSRC_STRING_MONDAY 459    
                            15121 ; 1199 |//$FILENAME string_tuesday.src
                            15122 ; 1200 |#define RSRC_STRING_TUESDAY 460    
                            15123 ; 1201 |//$FILENAME string_wednesday.src
                            15124 ; 1202 |#define RSRC_STRING_WEDNESDAY 461    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 256

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15125 ; 1203 |//$FILENAME string_thursday.src
                            15126 ; 1204 |#define RSRC_STRING_THURSDAY 462    
                            15127 ; 1205 |//$FILENAME string_friday.src
                            15128 ; 1206 |#define RSRC_STRING_FRIDAY 463    
                            15129 ; 1207 |//$FILENAME string_saturday.src
                            15130 ; 1208 |#define RSRC_STRING_SATURDAY 464    
                            15131 ; 1209 |//$FILENAME string_am.src
                            15132 ; 1210 |#define RSRC_STRING_AM 465    
                            15133 ; 1211 |//$FILENAME string_pm.src
                            15134 ; 1212 |#define RSRC_STRING_PM 466    
                            15135 ; 1213 |//$FILENAME string_amclear.src
                            15136 ; 1214 |#define RSRC_STRING_AMCLEAR 467    
                            15137 ; 1215 |//$FILENAME string_slash.src
                            15138 ; 1216 |#define RSRC_STRING_SLASH 468    
                            15139 ; 1217 |//$FILENAME string_colon.src
                            15140 ; 1218 |#define RSRC_STRING_COLON 469    
                            15141 ; 1219 |//$FILENAME string_12hour.src
                            15142 ; 1220 |#define RSRC_STRING_12HOUR 470    
                            15143 ; 1221 |//$FILENAME string_24hour.src
                            15144 ; 1222 |#define RSRC_STRING_24HOUR 471    
                            15145 ; 1223 |//$FILENAME string_format.src
                            15146 ; 1224 |#define RSRC_STRING_FORMAT 472    
                            15147 ; 1225 |//$FILENAME string_mmddyyyy.src
                            15148 ; 1226 |#define RSRC_STRING_MMDDYYYY 473    
                            15149 ; 1227 |//$FILENAME string_ddmmyyyy.src
                            15150 ; 1228 |#define RSRC_STRING_DDMMYYYY 474    
                            15151 ; 1229 |//$FILENAME string_yyyymmdd.src
                            15152 ; 1230 |#define RSRC_STRING_YYYYMMDD 475    
                            15153 ; 1231 |//$FILENAME string_ok.src
                            15154 ; 1232 |#define RSRC_STRING_OK 476    
                            15155 ; 1233 |//$FILENAME string_cancel.src
                            15156 ; 1234 |#define RSRC_STRING_CANCEL 477    
                            15157 ; 1235 |//$FILENAME negative_sign.src
                            15158 ; 1236 |#define RSRC_NEGATIVE_SIGN 478    
                            15159 ; 1237 |//$FILENAME string_dec_pt5.src
                            15160 ; 1238 |#define RSRC_DEC_PT5_STRING 479    
                            15161 ; 1239 |//$FILENAME string_dec_pt0.src
                            15162 ; 1240 |#define RSRC_DEC_PT0_STRING 480    
                            15163 ; 1241 |//$FILENAME string_db.src
                            15164 ; 1242 |#define RSRC_DB_STRING 481    
                            15165 ; 1243 |//$FILENAME string_hz2.src
                            15166 ; 1244 |#define RSRC_HZ2_STRING 482    
                            15167 ; 1245 |
                            15168 ; 1246 |
                            15169 ; 1247 |//$FILENAME record_settings_menu_code_bank.src
                            15170 ; 1248 |#define RSRC_RECORD_SETTINGS_MENU_CODE_BANK 483    
                            15171 ; 1249 |//$FILENAME metadata_codebank.src
                            15172 ; 1250 |#define RSRC_METADATA_CODEBANK 484    
                            15173 ; 1251 |//$FILENAME mp3metadata_codebank.src
                            15174 ; 1252 |#define RSRC_MP3_METADATA_CODEBANK 485    
                            15175 ; 1253 |//$FILENAME wmametadata_codebank.src
                            15176 ; 1254 |#define RSRC_WMA_METADATA_CODEBANK 486    
                            15177 ; 1255 |//$FILENAME wavmetadata_codebank.src
                            15178 ; 1256 |#define RSRC_WAV_METADATA_CODEBANK 487    
                            15179 ; 1257 |//$FILENAME smvmetadata_codebank.src
                            15180 ; 1258 |#define RSRC_SMV_METADATA_CODEBANK 488    
                            15181 ; 1259 |//$FILENAME playlist2init_codebank.src
                            15182 ; 1260 |#define RSRC_PLAYLIST2INIT_CODEBANK 489    
                            15183 ; 1261 |
                            15184 ; 1262 |//$FILENAME delete_successful.src
                            15185 ; 1263 |#define RSRC_DELETE_SUCCESSFUL 490    
                            15186 ; 1264 |//$FILENAME delete_error.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 257

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15187 ; 1265 |#define RSRC_DELETE_ERROR 491    
                            15188 ; 1266 |//$FILENAME lic_expired.src
                            15189 ; 1267 |#define RSRC_LIC_EXPIRED 492    
                            15190 ; 1268 |//$FILENAME id3v2_codebank.src
                            15191 ; 1269 |#define RSRC_ID3V2_CODEBANK 493    
                            15192 ; 1270 |//$FILENAME id3v2lyrics_codebank.src
                            15193 ; 1271 |#define RSRC_ID3V2_LYRICS_CODEBANK 494    
                            15194 ; 1272 |//$FILENAME lyrics3_codebank.src
                            15195 ; 1273 |#define RSRC_LYRICS3_CODEBANK 495    
                            15196 ; 1274 |//$FILENAME lrc_codebank.src
                            15197 ; 1275 |#define RSRC_LRC_CODEBANK 496    
                            15198 ; 1276 |//$FILENAME lyrics_api_codebank.src
                            15199 ; 1277 |#define RSRC_LYRICS_API_CODEBANK 497    
                            15200 ; 1278 |//$FILENAME wmalyrics_codebank.src
                            15201 ; 1279 |#define RSRC_WMA_LYRICS_CODEBANK 498    
                            15202 ; 1280 |//$FILENAME apicframe_codebank.src
                            15203 ; 1281 |#define RSRC_APIC_FRAME_CODEBANK 499    
                            15204 ; 1282 |
                            15205 ; 1283 |//$FILENAME exmediaerror1.src
                            15206 ; 1284 |#define RSRC_EXTERNAL_MEDIA_ERROR1 500    
                            15207 ; 1285 |//$FILENAME exmediaerror2.src
                            15208 ; 1286 |#define RSRC_EXTERNAL_MEDIA_ERROR2 501    
                            15209 ; 1287 |//$FILENAME inmediaerror1.src
                            15210 ; 1288 |#define RSRC_INTERNAL_MEDIA_ERROR1 502    
                            15211 ; 1289 |
                            15212 ; 1290 |//$FILENAME backlight_title.src
                            15213 ; 1291 |#define RSRC_BACKLIGHT_TITLE 503    
                            15214 ; 1292 |//$FILENAME backlight_state_on.src
                            15215 ; 1293 |#define RSRC_BACKLIGHT_STATE_ON 504    
                            15216 ; 1294 |//$FILENAME backlight_state_off.src
                            15217 ; 1295 |#define RSRC_BACKLIGHT_STATE_OFF 505    
                            15218 ; 1296 |//$FILENAME backlightmenu.src
                            15219 ; 1297 |#define RSRC_BACKLIGHT_MENU_CODE_BANK 506    
                            15220 ; 1298 |//$FILENAME string_backlight_menu.src
                            15221 ; 1299 |#define RSRC_STRING_BACKLIGHT_MENU 507    
                            15222 ; 1300 |
                            15223 ; 1301 |//$FILENAME enc_mp3mod.src
                            15224 ; 1302 |#define RSRC_ENC_MP3_MOD_CODE 508    
                            15225 ; 1303 |//$FILENAME enc_mp3p.src
                            15226 ; 1304 |#define RSRC_ENC_MP3P_CODE 509    
                            15227 ; 1305 |//$FILENAME enc_mp3x.src
                            15228 ; 1306 |#define RSRC_ENC_MP3X_CODE 510    
                            15229 ; 1307 |//$FILENAME enc_mp3y.src
                            15230 ; 1308 |#define RSRC_ENC_MP3Y_CODE 511    
                            15231 ; 1309 |//$FILENAME mp3_implementation.src
                            15232 ; 1310 |#define RSRC_MP3_IMPLEMENTATION 512    
                            15233 ; 1311 |//$FILENAME string_mp3.src
                            15234 ; 1312 |#define RSRC_STRING_MP3 513    
                            15235 ; 1313 |//$FILENAME string_all.src
                            15236 ; 1314 |#define RSRC_STRING_ALL 514    
                            15237 ; 1315 |
                            15238 ; 1316 |//$FILENAME mediastartup.src
                            15239 ; 1317 |#define RSRC_NANDMEDIAINIT 515    
                            15240 ; 1318 |#define RSRC_NANDMEDIAALLOCATE 0
                            15241 ; 1319 |#define RSRC_NANDMEDIADISCOVERALLOCATION 0
                            15242 ; 1320 |#define RSRC_NANDMEDIAGETMEDIATABLE RSRC_NANDMEDIAINIT
                            15243 ; 1321 |#define RSRC_NANDMEDIAGETINFO RSRC_NANDMEDIAINIT
                            15244 ; 1322 |#define RSRC_NANDMEDIAERASE 0
                            15245 ; 1323 |
                            15246 ; 1324 |//$FILENAME nanddatadriveinit.src
                            15247 ; 1325 |#define RSRC_NANDDATADRIVEINIT 516    
                            15248 ; 1326 |#define RSRC_NANDDATADRIVEGETINFO RSRC_NANDDATADRIVEREADSECTOR
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 258

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15249 ; 1327 |#define RSRC_NANDDATADRIVESETINFO 0
                            15250 ; 1328 |//$FILENAME nanddatadrivereadsector.src
                            15251 ; 1329 |#define RSRC_NANDDATADRIVEREADSECTOR 517    
                            15252 ; 1330 |#define RSRC_NANDDATADRIVEWRITESECTOR RSRC_NANDDATADRIVEREADSECTOR
                            15253 ; 1331 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESETUP 0
                            15254 ; 1332 |#define RSRC_NANDDATADRIVEDUMBMULTIWRITESECTOR 0
                            15255 ; 1333 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESETUP 0
                            15256 ; 1334 |#define RSRC_NANDDATADRIVECACHEMULTIWRITESECTOR 0
                            15257 ; 1335 |#define RSRC_NANDDATADRIVEERASE 0
                            15258 ; 1336 |#define RSRC_NANDDATADRIVEFLUSH RSRC_NANDDATADRIVEREADSECTOR
                            15259 ; 1337 |
                            15260 ; 1338 |#define RSRC_NANDSYSTEMDRIVEINIT RSRC_NANDMEDIAINIT
                            15261 ; 1339 |#define RSRC_NANDSYSTEMDRIVEGETINFO RSRC_NANDMEDIAINIT
                            15262 ; 1340 |#define RSRC_NANDSYSTEMDRIVESETINFO 0
                            15263 ; 1341 |#define RSRC_NANDSYSTEMDRIVEREADSECTOR 0
                            15264 ; 1342 |#define RSRC_NANDSYSTEMDRIVEWRITESECTOR 0
                            15265 ; 1343 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESETUP 0
                            15266 ; 1344 |#define RSRC_NANDSYSTEMDRIVEMULTIWRITESECTOR 0
                            15267 ; 1345 |#define RSRC_NANDSYSTEMDRIVEERASE 0
                            15268 ; 1346 |#define RSRC_NANDSYSTEMDRIVEFLUSH 0
                            15269 ; 1347 |
                            15270 ; 1348 |//$FILENAME vbr_codebank.src
                            15271 ; 1349 |#define RSRC_VBR_CODEBANK 518    
                            15272 ; 1350 |
                            15273 ; 1351 |//$FILENAME string_recordtest_menu.src
                            15274 ; 1352 |#define RSRC_STRING_RECORDTEST_MENU 519    
                            15275 ; 1353 |//$FILENAME string_recordtest_duration.src
                            15276 ; 1354 |#define RSRC_STRING_DURATION 520    
                            15277 ; 1355 |//$FILENAME string_recordtest_time5.src
                            15278 ; 1356 |#define RSRC_STRING_TIME5 521    
                            15279 ; 1357 |//$FILENAME string_recordtest_time10.src
                            15280 ; 1358 |#define RSRC_STRING_TIME10 522    
                            15281 ; 1359 |//$FILENAME string_recordtest_time30.src
                            15282 ; 1360 |#define RSRC_STRING_TIME30 523    
                            15283 ; 1361 |//$FILENAME string_recordtest_time60.src
                            15284 ; 1362 |#define RSRC_STRING_TIME60 524    
                            15285 ; 1363 |//$FILENAME string_recordtest_time300.src
                            15286 ; 1364 |#define RSRC_STRING_TIME300 525    
                            15287 ; 1365 |//$FILENAME string_recordtest_time600.src
                            15288 ; 1366 |#define RSRC_STRING_TIME600 526    
                            15289 ; 1367 |
                            15290 ; 1368 |//$FILENAME test_title.src
                            15291 ; 1369 |#define RSRC_TEST_TITLE 527    
                            15292 ; 1370 |//$FILENAME testmenu.src
                            15293 ; 1371 |#define RSRC_TEST_MENU_CODE_BANK 528    
                            15294 ; 1372 |
                            15295 ; 1373 |
                            15296 ; 1374 |//$FILENAME mmcmediastartup.src
                            15297 ; 1375 |#define RSRC_MMCDATADRIVEINIT 529    
                            15298 ; 1376 |#define RSRC_MMCMEDIAALLOCATE RSRC_MMCDATADRIVEINIT
                            15299 ; 1377 |#define RSRC_MMCMEDIADISCOVERALLOCATION RSRC_MMCDATADRIVEINIT
                            15300 ; 1378 |//$FILENAME mmcinfo.src
                            15301 ; 1379 |#define RSRC_MMCMEDIAGETINFO 530    
                            15302 ; 1380 |#define RSRC_MMCMEDIAGETMEDIATABLE RSRC_MMCMEDIAGETINFO
                            15303 ; 1381 |//$FILENAME mmcerase.src
                            15304 ; 1382 |#define RSRC_MMCMEDIAERASE 531    
                            15305 ; 1383 |
                            15306 ; 1384 |
                            15307 ; 1385 |#define RSRC_MMCDATADRIVEFLUSH RSRC_MMCDATADRIVEINIT
                            15308 ; 1386 |
                            15309 ; 1387 |//$FILENAME mmcenumerate.src
                            15310 ; 1388 |#define RSRC_MMCENUMERATE 532    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 259

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15311 ; 1389 |//$FILENAME mmcresetdevice.src
                            15312 ; 1390 |#define RSRC_MMC_RESETDEVICE 533    
                            15313 ; 1391 |//$FILENAME mmcprocesscsd.src
                            15314 ; 1392 |#define RSRC_MMC_PROCESSCSD 534    
                            15315 ; 1393 |//$FILENAME mmcprocesscid.src
                            15316 ; 1394 |#define RSRC_MMC_PROCESSCID 535    
                            15317 ; 1395 |//$FILENAME mmcprocesscid2.src
                            15318 ; 1396 |#define RSRC_FUNCLET_MMCPROCESSCID2 536    
                            15319 ; 1397 |//$FILENAME mmcdetectpresence.src
                            15320 ; 1398 |#define RSRC_MMC_DETECTPRESENCE 537    
                            15321 ; 1399 |//$FILENAME mmcserialnumberinit.src
                            15322 ; 1400 |#define RSRC_MMCSERIALNUMBERINIT 538    
                            15323 ; 1401 |//$FILENAME mmccheckwriteprotect.src
                            15324 ; 1402 |#define RSRC_MMC_CHECKWRITEPROTECT 539    
                            15325 ; 1403 |
                            15326 ; 1404 |//$FILENAME mmcread.src
                            15327 ; 1405 |#define RSRC_MMCDATADRIVEREADSECTOR 540    
                            15328 ; 1406 |//$FILENAME mmcmediainit.src
                            15329 ; 1407 |#define RSRC_MMCMEDIAINIT 541    
                            15330 ; 1408 |//$FILENAME mmcdatadriveinfo.src
                            15331 ; 1409 |#define RSRC_MMCDATADRIVESETINFO 542    
                            15332 ; 1410 |#define RSRC_MMCDATADRIVEGETINFO RSRC_MMCDATADRIVESETINFO
                            15333 ; 1411 |//$FILENAME mmcdatadriveerase.src
                            15334 ; 1412 |#define RSRC_MMCDATADRIVEERASE 543    
                            15335 ; 1413 |
                            15336 ; 1414 |#define RSRC_MMCDATADRIVEWRITESECTOR RSRC_MMCDATADRIVEREADSECTOR
                            15337 ; 1415 |#define RSRC_MMCDATADRIVEMULTIWRITESETUP RSRC_MMCDATADRIVEWRITESECTOR
                            15338 ; 1416 |#define RSRC_MMCDATADRIVEMULTIWRITESECTOR RSRC_MMCDATADRIVEWRITESECTOR
                            15339 ; 1417 |
                            15340 ; 1418 |
                            15341 ; 1419 |/////////////////////////////////////////////////////////////////////////////////
                            15342 ; 1420 |//  File system
                            15343 ; 1421 |/////////////////////////////////////////////////////////////////////////////////
                            15344 ; 1422 |//$FILENAME arrangefilename.src
                            15345 ; 1423 |#define RSRC_FUNCLET_ARRANGEFILENAME 544    
                            15346 ; 1424 |//$FILENAME clearcluster.src
                            15347 ; 1425 |#define RSRC_FUNCLET_CLEARCLUSTER 545    
                            15348 ; 1426 |//$FILENAME createdirectory.src
                            15349 ; 1427 |#define RSRC_FUNCLET_CREATEDIRECTORY 546    
                            15350 ; 1428 |//$FILENAME deletecontent.src
                            15351 ; 1429 |#define RSRC_FUNCLET_DELETECONTENT 547    
                            15352 ; 1430 |//$FILENAME deleterecord.src
                            15353 ; 1431 |#define RSRC_FUNCLET_DELETERECORD 548    
                            15354 ; 1432 |//$FILENAME fastopen.src
                            15355 ; 1433 |#define RSRC_FUNCLET_FASTOPEN 549    
                            15356 ; 1434 |//$FILENAME fcreate.src
                            15357 ; 1435 |#define RSRC_FUNCLET_FCREATE 550    
                            15358 ; 1436 |//$FILENAME filegetattrib.src
                            15359 ; 1437 |#define RSRC_FUNCLET_FILEGETATTRIB 551    
                            15360 ; 1438 |//$FILENAME filegetdate.src
                            15361 ; 1439 |#define RSRC_FUNCLET_FILEGETDATE 552    
                            15362 ; 1440 |//$FILENAME filesetattrib.src
                            15363 ; 1441 |#define RSRC_FUNCLET_FILESETATTRIB 553    
                            15364 ; 1442 |//$FILENAME filesetdate.src
                            15365 ; 1443 |#define RSRC_FUNCLET_FILESETDATE 554    
                            15366 ; 1444 |//$FILENAME fsinit.src
                            15367 ; 1445 |#define RSRC_FUNCLET_FSINIT 555    
                            15368 ; 1446 |//$FILENAME fsshutdown.src
                            15369 ; 1447 |#define RSRC_FUNCLET_FSSHUTDOWN 556    
                            15370 ; 1448 |//$FILENAME readdevicerecord.src
                            15371 ; 1449 |#define RSRC_FUNCLET_READDEVICERECORD 557    
                            15372 ; 1450 |//$FILENAME checkspaceinrootdir.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 260

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15373 ; 1451 |#define RSRC_FUNCLET_CHECKSPACEINROOTDIR 558    
                            15374 ; 1452 |//$FILENAME setcwdhandle.src
                            15375 ; 1453 |#define RSRC_FUNCLET_SETCWDHANDLE 559    
                            15376 ; 1454 |//$FILENAME fsdriveinit.src
                            15377 ; 1455 |#define RSRC_FUNCLET_FSDRIVEINIT 560    
                            15378 ; 1456 |//$FILENAME fsclearBuf.src
                            15379 ; 1457 |#define RSRC_FUNCLET_FSCLEARDRIVEBUF 561    
                            15380 ; 1458 |//RSRC_FUNCLET_TOTALFREECLUSTER    equ      328    ;$FILENAME totalfreecluster.src
                            15381 ; 1459 |//RSRC_FUNCLET_TOTALFREECLUSTERFAT16    equ      328    ;$FILENAME totalfreeclusterfat16.s
                                  rc
                            15382 ; 1460 |//$FILENAME fgetfasthandle.src
                            15383 ; 1461 |#define RSRC_FUNCLET_FGETFASTHANDLE 562    
                            15384 ; 1462 |//$FILENAME ishandlewriteallocated.src
                            15385 ; 1463 |#define RSRC_FUNCLET_ISHANDLEWRITEALLOCATED 563    
                            15386 ; 1464 |//$FILENAME isfileopen.src
                            15387 ; 1465 |#define RSRC_FUNCLET_ISFILEOPEN 564    
                            15388 ; 1466 |//$FILENAME iscurrworkdir.src
                            15389 ; 1467 |#define RSRC_FUNCLET_ISCURRWORKDIR 565    
                            15390 ; 1468 |//$FILENAME chdir.src
                            15391 ; 1469 |#define RSRC_FUNCLET_CHDIR 566    
                            15392 ; 1470 |//$FILENAME chdirFromOffset.src
                            15393 ; 1471 |#define RSRC_FUNCLET_CHDIR_FROM_OFFSET 567    
                            15394 ; 1472 |//$FILENAME deletetree.src
                            15395 ; 1473 |#define RSRC_FUNCLET_DELETETREE 568    
                            15396 ; 1474 |//$FILENAME deleteallrecords.src
                            15397 ; 1475 |#define RSRC_FUNCLET_DELETEALLRECORDS 569    
                            15398 ; 1476 |//$FILENAME cleardata.src
                            15399 ; 1477 |#define RSRC_FUNCLET_CLEARDATA 570    
                            15400 ; 1478 |//$FILENAME changetolowleveldir.src
                            15401 ; 1479 |#define RSRC_FUNCLET_CHANGETOLOWLEVELDIR 571    
                            15402 ; 1480 |//$FILENAME getrecordnumber.src
                            15403 ; 1481 |#define RSRC_FUNCLET_GETRECORDNUMBER 572    
                            15404 ; 1482 |//$FILENAME fileremove.src
                            15405 ; 1483 |#define RSRC_FUNCLET_FILEREMOVE 573    
                            15406 ; 1484 |//$FILENAME charactersearch.src
                            15407 ; 1485 |#define RSRC_FUNCLET_CHARACTERSEARCH 574    
                            15408 ; 1486 |//$FILENAME stringcompare.src
                            15409 ; 1487 |#define RSRC_FUNCLET_STRINGCOMPARE 575    
                            15410 ; 1488 |//$FILENAME fopenw.src
                            15411 ; 1489 |#define RSRC_FUNCLET_FOPENW 576    
                            15412 ; 1490 |//$FILENAME fremove.src
                            15413 ; 1491 |#define RSRC_FUNCLET_FREMOVE 577    
                            15414 ; 1492 |//$FILENAME fremovew.src
                            15415 ; 1493 |#define RSRC_FUNCLET_FREMOVEW 578    
                            15416 ; 1494 |//$FILENAME mkdir.src
                            15417 ; 1495 |#define RSRC_FUNCLET_MKDIR 579    
                            15418 ; 1496 |//$FILENAME mkdirw.src
                            15419 ; 1497 |#define RSRC_FUNCLET_MKDIRW 580    
                            15420 ; 1498 |//$FILENAME rmdir.src
                            15421 ; 1499 |#define RSRC_FUNCLET_RMDIR 581    
                            15422 ; 1500 |//$FILENAME rmdirw.src
                            15423 ; 1501 |#define RSRC_FUNCLET_RMDIRW 582    
                            15424 ; 1502 |//$FILENAME fgetc.src
                            15425 ; 1503 |#define RSRC_FUNCLET_FGETC 583    
                            15426 ; 1504 |//$FILENAME fgets.src
                            15427 ; 1505 |#define RSRC_FUNCLET_FGETS 584    
                            15428 ; 1506 |//$FILENAME fputc.src
                            15429 ; 1507 |#define RSRC_FUNCLET_FPUTC 585    
                            15430 ; 1508 |//$FILENAME fputs.src
                            15431 ; 1509 |#define RSRC_FUNCLET_FPUTS 586    
                            15432 ; 1510 |//$FILENAME arrangelongfilename.src
                            15433 ; 1511 |#define RSRC_FUNCLET_ARRANGELONGFILENAME 587    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 261

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15434 ; 1512 |//$FILENAME convert_itoa.src
                            15435 ; 1513 |#define RSRC_FUNCLET_CONVERT_ITOA 588    
                            15436 ; 1514 |//$FILENAME createdirrecord.src
                            15437 ; 1515 |#define RSRC_FUNCLET_CREATEDIRRECORD 589    
                            15438 ; 1516 |//$FILENAME chksum.src
                            15439 ; 1517 |#define RSRC_FUNCLET_CHKSUM 590    
                            15440 ; 1518 |//$FILENAME createshortdirrecord.src
                            15441 ; 1519 |#define RSRC_FUNCLET_CREATESHORTDIRRECORD 591    
                            15442 ; 1520 |//$FILENAME discardtrailigperiodsucs3.src
                            15443 ; 1521 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSUCS3 592    
                            15444 ; 1522 |//$FILENAME discardtrailigperiodsw.src
                            15445 ; 1523 |#define RSRC_FUNCLET_DISCARDTRAILIGPERIODSW 593    
                            15446 ; 1524 |//$FILENAME extractfilenamew.src
                            15447 ; 1525 |#define RSRC_FUNCLET_EXTRACTFILENAMEW 594    
                            15448 ; 1526 |//$FILENAME extractpathw.src
                            15449 ; 1527 |#define RSRC_FUNCLET_EXTRACTPATHW 595    
                            15450 ; 1528 |//$FILENAME findfreerecord.src
                            15451 ; 1529 |#define RSRC_FUNCLET_FINDFREERECORD 596    
                            15452 ; 1530 |//$FILENAME getnamew.src
                            15453 ; 1531 |#define RSRC_FUNCLET_GETNAMEW 597    
                            15454 ; 1532 |//$FILENAME isdirectoryempty.src
                            15455 ; 1533 |#define RSRC_FUNCLET_ISDIRECTORYEMPTY 598    
                            15456 ; 1534 |//$FILENAME isshortnamevalid.src
                            15457 ; 1535 |#define RSRC_FUNCLET_ISSHORTNAMEVALID 599    
                            15458 ; 1536 |//$FILENAME longdirmatch.src
                            15459 ; 1537 |#define RSRC_FUNCLET_LONGDIRMATCH 600    
                            15460 ; 1538 |//$FILENAME unicodetooem.src
                            15461 ; 1539 |#define RSRC_FUNCLET_UNICODETOOEM 601    
                            15462 ; 1540 |//$FILENAME matchdirrecordw.src
                            15463 ; 1541 |#define RSRC_FUNCLET_MATCHDIRRECORDW 602    
                            15464 ; 1542 |//$FILENAME setcwd.src
                            15465 ; 1543 |#define RSRC_FUNCLET_SETCWD 603    
                            15466 ; 1544 |//$FILENAME setshortfilename.src
                            15467 ; 1545 |#define RSRC_FUNCLET_SETSHORTFILENAME 604    
                            15468 ; 1546 |//$FILENAME generatefilenametail.src
                            15469 ; 1547 |#define RSRC_FUNCLET_GENERATEFILENAMETAIL 605    
                            15470 ; 1548 |//$FILENAME dbcstounicode.src
                            15471 ; 1549 |#define RSRC_FUNCLET_DBCSTOUNICODE 606    
                            15472 ; 1550 |//$FILENAME strcpy.src
                            15473 ; 1551 |#define RSRC_FUNCLET_STRCPY 607    
                            15474 ; 1552 |//$FILENAME strcpyw.src
                            15475 ; 1553 |#define RSRC_FUNCLET_STRCPYW 608    
                            15476 ; 1554 |//$FILENAME strlengthw.src
                            15477 ; 1555 |#define RSRC_FUNCLET_STRLENGTHW 609    
                            15478 ; 1556 |//$FILENAME filesystempresent.src
                            15479 ; 1557 |#define RSRC_FUNCLET_FILESYSTEMPRESENT 610    
                            15480 ; 1558 |//$FILENAME DataDriveInit.src
                            15481 ; 1559 |#define RSRC_FUNCLET_DATADRIVEINIT 611    
                            15482 ; 1560 |//$FILENAME FSGetDataDrivePbsLocation.src
                            15483 ; 1561 |#define RSRC_FUNCLET_FSGETDATADRIVEPBSLOCATION 612    
                            15484 ; 1562 |//$FILENAME FSPartitionEntryCopy.src
                            15485 ; 1563 |#define RSRC_FUNCLET_FSPARTITIONENTRYCOPYFSDD 613    
                            15486 ; 1564 |//$FILENAME DataDriveGetSize.src
                            15487 ; 1565 |#define RSRC_FUNCLET_DATADRIVEGETSIZE 614    
                            15488 ; 1566 |//$FILENAME ConstructLongFileName.src
                            15489 ; 1567 |#define RSRC_FUNCLET_CONSTRUCTLONGFILENAME 615    
                            15490 ; 1568 |//$FILENAME strcpyucs3_2.src
                            15491 ; 1569 |#define RSRC_FUNCLET_STRCPYUCS3_2 616    
                            15492 ; 1570 |//$FILENAME getvolumelabel.src
                            15493 ; 1571 |#define RSRC_FUNCLET_GETVOLUMELABEL 617    
                            15494 ; 1572 |//$FILENAME setvolumelabel.src
                            15495 ; 1573 |#define RSRC_FUNCLET_SETVOLUMELABEL 618    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 262

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15496 ; 1574 |//$FILENAME disk_full.src
                            15497 ; 1575 |#define RSRC_DISK_FULL 619    
                            15498 ; 1576 |//$FILENAME chkdskstartup.src
                            15499 ; 1577 |#define RSRC_CHECKDISK 620    
                            15500 ; 1578 |//$FILENAME chkdskstartupy.src
                            15501 ; 1579 |#define RSRC_CHKDSK_YMEM 621    
                            15502 ; 1580 |//$FILENAME low_level_pwr_line1.src
                            15503 ; 1581 |#define RSRC_LOW_PWR_EXT_DEV_LINE1 622    
                            15504 ; 1582 |//$FILENAME low_level_pwr_line2.src
                            15505 ; 1583 |#define RSRC_LOW_PWR_EXT_DEV_LINE2 623    
                            15506 ; 1584 |//$FILENAME string_bit_rate.src
                            15507 ; 1585 |#define RSRC_STRING_BIT_RATE 624    
                            15508 ; 1586 |//$FILENAME string_96000hz.src
                            15509 ; 1587 |#define RSRC_STRING_96KBPS 625    
                            15510 ; 1588 |//$FILENAME string_112000hz.src
                            15511 ; 1589 |#define RSRC_STRING_112KBPS 626    
                            15512 ; 1590 |//$FILENAME string_128000hz.src
                            15513 ; 1591 |#define RSRC_STRING_128KBPS 627    
                            15514 ; 1592 |//$FILENAME string_160000hz.src
                            15515 ; 1593 |#define RSRC_STRING_160KBPS 628    
                            15516 ; 1594 |//$FILENAME string_192000hz.src
                            15517 ; 1595 |#define RSRC_STRING_192KBPS 629    
                            15518 ; 1596 |//$FILENAME string_224000hz.src
                            15519 ; 1597 |#define RSRC_STRING_224KBPS 630    
                            15520 ; 1598 |//$FILENAME string_256000hz.src
                            15521 ; 1599 |#define RSRC_STRING_256KBPS 631    
                            15522 ; 1600 |//$FILENAME string_320000hz.src
                            15523 ; 1601 |#define RSRC_STRING_320KBPS 632    
                            15524 ; 1602 |//$FILENAME string_hz.src
                            15525 ; 1603 |#define RSRC_STRING_HZ 633    
                            15526 ; 1604 |//$FILENAME EncCommonp.src
                            15527 ; 1605 |#define RSRC_ENCODERCOMMON_P_CODE 634    
                            15528 ; 1606 |//$FILENAME adc_adcx.src
                            15529 ; 1607 |#define RSRC_ADC_ADCX_CODE 635    
                            15530 ; 1608 |//$FILENAME adc_adcy.src
                            15531 ; 1609 |#define RSRC_ADC_ADCY_CODE 636    
                            15532 ; 1610 |//$FILENAME Funclet_encodercommon.src
                            15533 ; 1611 |#define RSRC_FUNCLET_LOADENCODERCOMMON 637    
                            15534 ; 1612 |//$FILENAME string_album.src
                            15535 ; 1613 |#define RSRC_STRING_ALBUM 638    
                            15536 ; 1614 |//$FILENAME string_encoder_song.src
                            15537 ; 1615 |#define RSRC_STRING_SONG 639    
                            15538 ; 1616 |//$FILENAME string_mode.src
                            15539 ; 1617 |#define RSRC_STRING_MODE 640    
                            15540 ; 1618 |
                            15541 ; 1619 |//////////////////////////////////////////////////////////////////////////////////
                            15542 ; 1620 |// display related
                            15543 ; 1621 |//////////////////////////////////////////////////////////////////////////////////
                            15544 ; 1622 |//$FILENAME Funclet_HalDisplayInit.src
                            15545 ; 1623 |#define RSRC_FUNCLET_HAL_DISPLAY_INIT 641    
                            15546 ; 1624 |//$FILENAME Funclet_SalDisplayInit.src
                            15547 ; 1625 |#define RSRC_FUNCLET_SAL_DISPLAY_INIT 642    
                            15548 ; 1626 |//$FILENAME Funclet_SalHandleMessage.src
                            15549 ; 1627 |#define RSRC_FUNCLET_SAL_HANDLE_MSG 643    
                            15550 ; 1628 |//$FILENAME Funclet_FixBitmapHeader.src
                            15551 ; 1629 |#define RSRC_FUNCLET_FIXBITMAPHEADER 644    
                            15552 ; 1630 |//$FILENAME Funclet_BitmapReadHeader.src
                            15553 ; 1631 |#define RSRC_FUNCLET_BITMAPREADHEADER 645    
                            15554 ; 1632 |//$FILENAME Funclet_BitmapReadPalette.src
                            15555 ; 1633 |#define RSRC_FUNCLET_BITMAPREADPALETTE 646    
                            15556 ; 1634 |//$FILENAME Funclet_BitmapReadBitMask.src
                            15557 ; 1635 |#define RSRC_FUNCLET_BITMAPREADBITMASK 647    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 263

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15558 ; 1636 |//$FILENAME Funclet_BitmapPrintNonPalette.src
                            15559 ; 1637 |#define RSRC_FUNCLET_BITMAPPRINTNONPALETTE 648    
                            15560 ; 1638 |//$FILENAME Funclet_BitmapPrintPalette.src
                            15561 ; 1639 |#define RSRC_FUNCLET_BITMAPPRINTPALETTE 649    
                            15562 ; 1640 |//$FILENAME Funclet_DisplayPrintBitmapFile.src
                            15563 ; 1641 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPFILE 650    
                            15564 ; 1642 |//$FILENAME Funclet_DisplayPrintBitmapResource.src
                            15565 ; 1643 |#define RSRC_FUNCLET_DISPLAYPRINTBITMAPRESOURCE 651    
                            15566 ; 1644 |
                            15567 ; 1645 |//////////////////////////////////////////////////////////////////////////////////
                            15568 ; 1646 |//WMDRM Related
                            15569 ; 1647 |//////////////////////////////////////////////////////////////////////////////////
                            15570 ; 1648 |//$FILENAME legacy_decryptcontentkey.src
                            15571 ; 1649 |#define RSRC_FUNCLET_LEGACY_DECRYPTCONTENTKEY 652    
                            15572 ; 1650 |//$FILENAME drm_bbx_legacycipherkeysetup.src
                            15573 ; 1651 |#define RSRC_FUNCLET_DRM_BBX_LEGACYCIPHERKEYSETUP 653    
                            15574 ; 1652 |//$FILENAME drm_bbx_initialize.src
                            15575 ; 1653 |#define RSRC_FUNCLET_DRM_BBX_INITIALIZE 654    
                            15576 ; 1654 |//$FILENAME drm_bbx_canbind.src
                            15577 ; 1655 |#define RSRC_FUNCLET_DRM_BBX_CANBIND 655    
                            15578 ; 1656 |//$FILENAME verifychecksum.src
                            15579 ; 1657 |#define RSRC_FUNCLET_VERIFYCHECKSUM 656    
                            15580 ; 1658 |//$FILENAME drm_b64_encodew.src
                            15581 ; 1659 |#define RSRC_FUNCLET_DRM_B64_ENCODEW 657    
                            15582 ; 1660 |//$FILENAME _performactions.src
                            15583 ; 1661 |#define RSRC_FUNCLET__PERFORMACTIONS 658    
                            15584 ; 1662 |//$FILENAME _processendofchain.src
                            15585 ; 1663 |#define RSRC_FUNCLET__PROCESSENDOFCHAIN 659    
                            15586 ; 1664 |//$FILENAME drmcrt_iswxdigit.src
                            15587 ; 1665 |#define RSRC_FUNCLET_DRMCRT_ISWXDIGIT 660    
                            15588 ; 1666 |//$FILENAME drmcrt_towlower.src
                            15589 ; 1667 |#define RSRC_FUNCLET_DRMCRT_TOWLOWER 661    
                            15590 ; 1668 |//$FILENAME drmcrt_wcslen.src
                            15591 ; 1669 |#define RSRC_FUNCLET_DRMCRT_WCSLEN 662    
                            15592 ; 1670 |//$FILENAME drmcrt_wcsncpy.src
                            15593 ; 1671 |#define RSRC_FUNCLET_DRMCRT_WCSNCPY 663    
                            15594 ; 1672 |//$FILENAME drmcrt_memmove.src
                            15595 ; 1673 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE 664    
                            15596 ; 1674 |//$FILENAME performoperation_part1.src
                            15597 ; 1675 |#define RSRC_FUNCLET_PERFORMOPERATION_PART1 665    
                            15598 ; 1676 |//$FILENAME performoperation_part2.src
                            15599 ; 1677 |#define RSRC_FUNCLET_PERFORMOPERATION_PART2 666    
                            15600 ; 1678 |//$FILENAME performoperation_part3.src
                            15601 ; 1679 |#define RSRC_FUNCLET_PERFORMOPERATION_PART3 667    
                            15602 ; 1680 |//$FILENAME performoperation_part4.src
                            15603 ; 1681 |#define RSRC_FUNCLET_PERFORMOPERATION_PART4 668    
                            15604 ; 1682 |//$FILENAME performoperation_part5.src
                            15605 ; 1683 |#define RSRC_FUNCLET_PERFORMOPERATION_PART5 669    
                            15606 ; 1684 |//$FILENAME performoperation_part6.src
                            15607 ; 1685 |#define RSRC_FUNCLET_PERFORMOPERATION_PART6 670    
                            15608 ; 1686 |//$FILENAME isvalidfunction.src
                            15609 ; 1687 |#define RSRC_FUNCLET_ISVALIDFUNCTION 671    
                            15610 ; 1688 |//$FILENAME functiongetvalue.src
                            15611 ; 1689 |#define RSRC_FUNCLET_FUNCTIONGETVALUE 672    
                            15612 ; 1690 |//$FILENAME globalsetvariable.src
                            15613 ; 1691 |#define RSRC_FUNCLET_GLOBALSETVARIABLE 673    
                            15614 ; 1692 |//$FILENAME variabledrmkgetorset.src
                            15615 ; 1693 |#define RSRC_FUNCLET_VARIABLEDRMKGETORSET 674    
                            15616 ; 1694 |//$FILENAME variabledrmgetorset.src
                            15617 ; 1695 |#define RSRC_FUNCLET_VARIABLEDRMGETORSET 675    
                            15618 ; 1696 |//$FILENAME variableappgetorset.src
                            15619 ; 1697 |#define RSRC_FUNCLET_VARIABLEAPPGETORSET 676    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 264

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15620 ; 1698 |//$FILENAME variablelicensegetorset.src
                            15621 ; 1699 |#define RSRC_FUNCLET_VARIABLELICENSEGETORSET 677    
                            15622 ; 1700 |//$FILENAME variablecontentgetorset.src
                            15623 ; 1701 |#define RSRC_FUNCLET_VARIABLECONTENTGETORSET 678    
                            15624 ; 1702 |//$FILENAME variabledevicegetorset.src
                            15625 ; 1703 |#define RSRC_FUNCLET_VARIABLEDEVICEGETORSET 679    
                            15626 ; 1704 |//$FILENAME variablepmlicensegetorset.src
                            15627 ; 1705 |#define RSRC_FUNCLET_VARIABLEPMLICENSEGETORSET 680    
                            15628 ; 1706 |//$FILENAME drm_hds_createstore.src
                            15629 ; 1707 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE 681    
                            15630 ; 1708 |//$FILENAME drm_hds_init.src
                            15631 ; 1709 |#define RSRC_FUNCLET_DRM_HDS_INIT 682    
                            15632 ; 1710 |//$FILENAME drm_hds_uninit.src
                            15633 ; 1711 |#define RSRC_FUNCLET_DRM_HDS_UNINIT 683    
                            15634 ; 1712 |//$FILENAME drm_hds_openstore.src
                            15635 ; 1713 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE 684    
                            15636 ; 1714 |//$FILENAME drm_hds_deleteslot.src
                            15637 ; 1715 |#define RSRC_FUNCLET_DRM_HDS_DELETESLOT 685    
                            15638 ; 1716 |//$FILENAME drm_hds_slotresize.src
                            15639 ; 1717 |#define RSRC_FUNCLET_DRM_HDS_SLOTRESIZE 686    
                            15640 ; 1718 |//$FILENAME drm_hds_initslotenum.src
                            15641 ; 1719 |#define RSRC_FUNCLET_DRM_HDS_INITSLOTENUM 687    
                            15642 ; 1720 |//$FILENAME drm_hds_cleanupstore.src
                            15643 ; 1721 |#define RSRC_FUNCLET_DRM_HDS_CLEANUPSTORE 688    
                            15644 ; 1722 |//$FILENAME _hdscopyslot_child2child.src
                            15645 ; 1723 |#define RSRC_FUNCLET__HDSCOPYSLOT_CHILD2CHILD 689    
                            15646 ; 1724 |//$FILENAME _hdscopychildpayload.src
                            15647 ; 1725 |#define RSRC_FUNCLET__HDSCOPYCHILDPAYLOAD 690    
                            15648 ; 1726 |//$FILENAME _hdsdefragmentfile.src
                            15649 ; 1727 |#define RSRC_FUNCLET__HDSDEFRAGMENTFILE 691    
                            15650 ; 1728 |//$FILENAME _hdscleanupnamespace.src
                            15651 ; 1729 |#define RSRC_FUNCLET__HDSCLEANUPNAMESPACE 692    
                            15652 ; 1730 |//$FILENAME _hdscleanupstore.src
                            15653 ; 1731 |#define RSRC_FUNCLET__HDSCLEANUPSTORE 693    
                            15654 ; 1732 |//$FILENAME drm_lst_clean.src
                            15655 ; 1733 |#define RSRC_FUNCLET_DRM_LST_CLEAN 694    
                            15656 ; 1734 |//$FILENAME _hdslocatefreeblockforslot.src
                            15657 ; 1735 |#define RSRC_FUNCLET__HDSLOCATEFREEBLOCKFORSLOT 695    
                            15658 ; 1736 |//$FILENAME _hdslockblock2deleteslot.src
                            15659 ; 1737 |#define RSRC_FUNCLET__HDSLOCKBLOCK2DELETESLOT 696    
                            15660 ; 1738 |//$FILENAME _hdsunlockblock2deleteslot.src
                            15661 ; 1739 |#define RSRC_FUNCLET__HDSUNLOCKBLOCK2DELETESLOT 697    
                            15662 ; 1740 |//$FILENAME _hdscreatenamespace.src
                            15663 ; 1741 |#define RSRC_FUNCLET__HDSCREATENAMESPACE 698    
                            15664 ; 1742 |//$FILENAME _hdsfilepos2blocknum.src
                            15665 ; 1743 |#define RSRC_FUNCLET__HDSFILEPOS2BLOCKNUM 699    
                            15666 ; 1744 |//$FILENAME _writesrn.src
                            15667 ; 1745 |#define RSRC_FUNCLET__WRITESRN 700    
                            15668 ; 1746 |//$FILENAME _writecommonblockheader.src
                            15669 ; 1747 |#define RSRC_FUNCLET__WRITECOMMONBLOCKHEADER 701    
                            15670 ; 1748 |//$FILENAME _writechildblockheader.src
                            15671 ; 1749 |#define RSRC_FUNCLET__WRITECHILDBLOCKHEADER 702    
                            15672 ; 1750 |//$FILENAME _readdatablockheader.src
                            15673 ; 1751 |#define RSRC_FUNCLET__READDATABLOCKHEADER 703    
                            15674 ; 1752 |//$FILENAME _writedatablockheader.src
                            15675 ; 1753 |#define RSRC_FUNCLET__WRITEDATABLOCKHEADER 704    
                            15676 ; 1754 |//$FILENAME _hdsexpandstore.src
                            15677 ; 1755 |#define RSRC_FUNCLET__HDSEXPANDSTORE 705    
                            15678 ; 1756 |//$FILENAME _hdsallocblock.src
                            15679 ; 1757 |#define RSRC_FUNCLET__HDSALLOCBLOCK 706    
                            15680 ; 1758 |//$FILENAME _hdsfreeblock.src
                            15681 ; 1759 |#define RSRC_FUNCLET__HDSFREEBLOCK 707    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 265

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15682 ; 1760 |//$FILENAME _hdscreateoversizedslot.src
                            15683 ; 1761 |#define RSRC_FUNCLET__HDSCREATEOVERSIZEDSLOT 708    
                            15684 ; 1762 |//$FILENAME _hdsallocslotinfile.src
                            15685 ; 1763 |#define RSRC_FUNCLET__HDSALLOCSLOTINFILE 709    
                            15686 ; 1764 |//$FILENAME _hdswriteblockhdr.src
                            15687 ; 1765 |#define RSRC_FUNCLET__HDSWRITEBLOCKHDR 710    
                            15688 ; 1766 |//$FILENAME _hdsadjustchildpayload.src
                            15689 ; 1767 |#define RSRC_FUNCLET__HDSADJUSTCHILDPAYLOAD 711    
                            15690 ; 1768 |//$FILENAME _hdsfindleftmostleafblock.src
                            15691 ; 1769 |#define RSRC_FUNCLET__HDSFINDLEFTMOSTLEAFBLOCK 712    
                            15692 ; 1770 |//$FILENAME _hdscreateandopenslot.src
                            15693 ; 1771 |#define RSRC_FUNCLET__HDSCREATEANDOPENSLOT 713    
                            15694 ; 1772 |//$FILENAME _hdsremoveslot.src
                            15695 ; 1773 |#define RSRC_FUNCLET__HDSREMOVESLOT 714    
                            15696 ; 1774 |//$FILENAME _hdscopyandlocknewslot.src
                            15697 ; 1775 |#define RSRC_FUNCLET__HDSCOPYANDLOCKNEWSLOT 715    
                            15698 ; 1776 |//$FILENAME _hdsrelocateslotandkeepcurrlock.src
                            15699 ; 1777 |#define RSRC_FUNCLET__HDSRELOCATESLOTANDKEEPCURRLOCK 716    
                            15700 ; 1778 |//$FILENAME _hdstraversenextrightsiblingblock.src
                            15701 ; 1779 |#define RSRC_FUNCLET__HDSTRAVERSENEXTRIGHTSIBLINGBLOCK 717    
                            15702 ; 1780 |//$FILENAME _hdstraverseblocksinpostorder.src
                            15703 ; 1781 |#define RSRC_FUNCLET__HDSTRAVERSEBLOCKSINPOSTORDER 718    
                            15704 ; 1782 |//$FILENAME _hdsslotresize.src
                            15705 ; 1783 |#define RSRC_FUNCLET__HDSSLOTRESIZE 719    
                            15706 ; 1784 |//$FILENAME _isnull.src
                            15707 ; 1785 |#define RSRC_FUNCLET__ISNULL 720    
                            15708 ; 1786 |//$FILENAME _hdsgensrnhash.src
                            15709 ; 1787 |#define RSRC_FUNCLET__HDSGENSRNHASH 721    
                            15710 ; 1788 |//$FILENAME _hdsallocblockbuffer.src
                            15711 ; 1789 |#define RSRC_FUNCLET__HDSALLOCBLOCKBUFFER 722    
                            15712 ; 1790 |//$FILENAME _readsrn.src
                            15713 ; 1791 |#define RSRC_FUNCLET__READSRN 723    
                            15714 ; 1792 |//$FILENAME _hdsgetputchildblocknum.src
                            15715 ; 1793 |#define RSRC_FUNCLET__HDSGETPUTCHILDBLOCKNUM 724    
                            15716 ; 1794 |//$FILENAME _hdshashkeytoindex.src
                            15717 ; 1795 |#define RSRC_FUNCLET__HDSHASHKEYTOINDEX 725    
                            15718 ; 1796 |//$FILENAME _hdsslotwrite.src
                            15719 ; 1797 |#define RSRC_FUNCLET__HDSSLOTWRITE 726    
                            15720 ; 1798 |//$FILENAME _hdsinitslotenum.src
                            15721 ; 1799 |#define RSRC_FUNCLET__HDSINITSLOTENUM 727    
                            15722 ; 1800 |//$FILENAME drm_lst_close.src
                            15723 ; 1801 |#define RSRC_FUNCLET_DRM_LST_CLOSE 728    
                            15724 ; 1802 |//$FILENAME drm_lst_enumnext.src
                            15725 ; 1803 |#define RSRC_FUNCLET_DRM_LST_ENUMNEXT 729    
                            15726 ; 1804 |//$FILENAME drm_lst_enumdelete.src
                            15727 ; 1805 |#define RSRC_FUNCLET_DRM_LST_ENUMDELETE 730    
                            15728 ; 1806 |//$FILENAME _processextensions.src
                            15729 ; 1807 |#define RSRC_FUNCLET__PROCESSEXTENSIONS 731    
                            15730 ; 1808 |//$FILENAME _processidlist.src
                            15731 ; 1809 |#define RSRC_FUNCLET__PROCESSIDLIST 732    
                            15732 ; 1810 |//$FILENAME _processexclusions.src
                            15733 ; 1811 |#define RSRC_FUNCLET__PROCESSEXCLUSIONS 733    
                            15734 ; 1812 |//$FILENAME _processinclusions.src
                            15735 ; 1813 |#define RSRC_FUNCLET__PROCESSINCLUSIONS 734    
                            15736 ; 1814 |//$FILENAME drm_opl_processcopyoutputleveldata.src
                            15737 ; 1815 |#define RSRC_FUNCLET_DRM_OPL_PROCESSCOPYOUTPUTLEVELDATA 735    
                            15738 ; 1816 |//$FILENAME _getopllevel.src
                            15739 ; 1817 |#define RSRC_FUNCLET__GETOPLLEVEL 736    
                            15740 ; 1818 |//$FILENAME drm_opl_processplayoutputleveldata.src
                            15741 ; 1819 |#define RSRC_FUNCLET_DRM_OPL_PROCESSPLAYOUTPUTLEVELDATA 737    
                            15742 ; 1820 |//$FILENAME _updateattributetokeninslot.src
                            15743 ; 1821 |#define RSRC_FUNCLET__UPDATEATTRIBUTETOKENINSLOT 738    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 266

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15744 ; 1822 |//$FILENAME drm_sst_settokenvalue.src
                            15745 ; 1823 |#define RSRC_FUNCLET_DRM_SST_SETTOKENVALUE 739    
                            15746 ; 1824 |//$FILENAME drm_sst_createlicensestatepassword.src
                            15747 ; 1825 |#define RSRC_FUNCLET_DRM_SST_CREATELICENSESTATEPASSWORD 740    
                            15748 ; 1826 |//$FILENAME drm_utl_promoteansitounicode.src
                            15749 ; 1827 |#define RSRC_FUNCLET_DRM_UTL_PROMOTEANSITOUNICODE 741    
                            15750 ; 1828 |//$FILENAME drm_pk_symmetricsign.src
                            15751 ; 1829 |#define RSRC_FUNCLET_DRM_PK_SYMMETRICSIGN 742    
                            15752 ; 1830 |//$FILENAME drm_utl_getversionfromstring.src
                            15753 ; 1831 |#define RSRC_FUNCLET_DRM_UTL_GETVERSIONFROMSTRING 743    
                            15754 ; 1832 |//$FILENAME drm_utl_stringinsertblanksubstring.src
                            15755 ; 1833 |#define RSRC_FUNCLET_DRM_UTL_STRINGINSERTBLANKSUBSTRING 744    
                            15756 ; 1834 |//$FILENAME drm_utl_stringremovesubstring.src
                            15757 ; 1835 |#define RSRC_FUNCLET_DRM_UTL_STRINGREMOVESUBSTRING 745    
                            15758 ; 1836 |//$FILENAME drm_utl_dstrsearch.src
                            15759 ; 1837 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCH 746    
                            15760 ; 1838 |//$FILENAME drm_utl_dstrsearchreverse.src
                            15761 ; 1839 |#define RSRC_FUNCLET_DRM_UTL_DSTRSEARCHREVERSE 747    
                            15762 ; 1840 |//$FILENAME drm_utl_stringtoguid.src
                            15763 ; 1841 |#define RSRC_FUNCLET_DRM_UTL_STRINGTOGUID 748    
                            15764 ; 1842 |//$FILENAME drm_utl_ensuredataalignment.src
                            15765 ; 1843 |#define RSRC_FUNCLET_DRM_UTL_ENSUREDATAALIGNMENT 749    
                            15766 ; 1844 |//$FILENAME overlappingdates.src
                            15767 ; 1845 |#define RSRC_FUNCLET_OVERLAPPINGDATES 750    
                            15768 ; 1846 |//$FILENAME drm_asd_parsev2license.src
                            15769 ; 1847 |#define RSRC_FUNCLET_DRM_ASD_PARSEV2LICENSE 751    
                            15770 ; 1848 |//$FILENAME neginfdate.src
                            15771 ; 1849 |#define RSRC_FUNCLET_NEGINFDATE 752    
                            15772 ; 1850 |//$FILENAME infdate.src
                            15773 ; 1851 |#define RSRC_FUNCLET_INFDATE 753    
                            15774 ; 1852 |//$FILENAME isexpired.src
                            15775 ; 1853 |#define RSRC_FUNCLET_ISEXPIRED 754    
                            15776 ; 1854 |//$FILENAME getsecstateattr.src
                            15777 ; 1855 |#define RSRC_FUNCLET_GETSECSTATEATTR 755    
                            15778 ; 1856 |//$FILENAME setexpirycategory.src
                            15779 ; 1857 |#define RSRC_FUNCLET_SETEXPIRYCATEGORY 756    
                            15780 ; 1858 |//$FILENAME getv2licenseinfo.src
                            15781 ; 1859 |#define RSRC_FUNCLET_GETV2LICENSEINFO 757    
                            15782 ; 1860 |//$FILENAME getnextlicense.src
                            15783 ; 1861 |#define RSRC_FUNCLET_GETNEXTLICENSE 758    
                            15784 ; 1862 |//$FILENAME aggregate.src
                            15785 ; 1863 |#define RSRC_FUNCLET_AGGREGATE 759    
                            15786 ; 1864 |//$FILENAME drm_asd_getlicenseaggregatedata.src
                            15787 ; 1865 |#define RSRC_FUNCLET_DRM_ASD_GETLICENSEAGGREGATEDATA 760    
                            15788 ; 1866 |//$FILENAME _scannodeforattributew.src
                            15789 ; 1867 |#define RSRC_FUNCLET__SCANNODEFORATTRIBUTEW 761    
                            15790 ; 1868 |//$FILENAME _getxmlnodecdataw.src
                            15791 ; 1869 |#define RSRC_FUNCLET__GETXMLNODECDATAW 762    
                            15792 ; 1870 |//$FILENAME drm_ddc_getdevicecertificate.src
                            15793 ; 1871 |#define RSRC_FUNCLET_DRM_DDC_GETDEVICECERTIFICATE 763    
                            15794 ; 1872 |//$FILENAME _createdevicestore.src
                            15795 ; 1873 |#define RSRC_FUNCLET__CREATEDEVICESTORE 764    
                            15796 ; 1874 |//$FILENAME _mapdrmerror.src
                            15797 ; 1875 |#define RSRC_FUNCLET__MAPDRMERROR 765    
                            15798 ; 1876 |//$FILENAME _comparemachineid.src
                            15799 ; 1877 |#define RSRC_FUNCLET__COMPAREMACHINEID 766    
                            15800 ; 1878 |//$FILENAME initmgrcontext.src
                            15801 ; 1879 |#define RSRC_FUNCLET_INITMGRCONTEXT 767    
                            15802 ; 1880 |//$FILENAME drm_mgr_setv2header.src
                            15803 ; 1881 |#define RSRC_FUNCLET_DRM_MGR_SETV2HEADER 768    
                            15804 ; 1882 |//$FILENAME drm_mgr_commit.src
                            15805 ; 1883 |#define RSRC_FUNCLET_DRM_MGR_COMMIT 769    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 267

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15806 ; 1884 |//$FILENAME drm_mgr_cleanuplicensestore.src
                            15807 ; 1885 |#define RSRC_FUNCLET_DRM_MGR_CLEANUPLICENSESTORE 770    
                            15808 ; 1886 |//$FILENAME januscleandatastore.src
                            15809 ; 1887 |#define RSRC_FUNCLET_JANUSCLEANDATASTORE 771    
                            15810 ; 1888 |//$FILENAME drm_mtr_openid.src
                            15811 ; 1889 |#define RSRC_FUNCLET_DRM_MTR_OPENID 772    
                            15812 ; 1890 |//$FILENAME drm_mtr_incrementcount.src
                            15813 ; 1891 |#define RSRC_FUNCLET_DRM_MTR_INCREMENTCOUNT 773    
                            15814 ; 1892 |//$FILENAME drm_mtr_closecontext.src
                            15815 ; 1893 |#define RSRC_FUNCLET_DRM_MTR_CLOSECONTEXT 774    
                            15816 ; 1894 |//$FILENAME oem_setendoffile.src
                            15817 ; 1895 |#define RSRC_FUNCLET_OEM_SETENDOFFILE 775    
                            15818 ; 1896 |//$FILENAME oem_genrandombytes.src
                            15819 ; 1897 |#define RSRC_FUNCLET_OEM_GENRANDOMBYTES 776    
                            15820 ; 1898 |//$FILENAME oem_getfallbacksigningkey.src
                            15821 ; 1899 |#define RSRC_FUNCLET_OEM_GETFALLBACKSIGNINGKEY 777    
                            15822 ; 1900 |//$FILENAME oem_getdevicecerttemplate.src
                            15823 ; 1901 |#define RSRC_FUNCLET_OEM_GETDEVICECERTTEMPLATE 778    
                            15824 ; 1902 |//$FILENAME oem_setdevicecert.src
                            15825 ; 1903 |#define RSRC_FUNCLET_OEM_SETDEVICECERT 779    
                            15826 ; 1904 |//$FILENAME oem_getclockresetstate.src
                            15827 ; 1905 |#define RSRC_FUNCLET_OEM_GETCLOCKRESETSTATE 780    
                            15828 ; 1906 |//$FILENAME oem_setclockresetstate.src
                            15829 ; 1907 |#define RSRC_FUNCLET_OEM_SETCLOCKRESETSTATE 781    
                            15830 ; 1908 |//$FILENAME oem_getuniqueid.src
                            15831 ; 1909 |#define RSRC_FUNCLET_OEM_GETUNIQUEID 782    
                            15832 ; 1910 |//$FILENAME oem_getdevicecert.src
                            15833 ; 1911 |#define RSRC_FUNCLET_OEM_GETDEVICECERT 783    
                            15834 ; 1912 |//$FILENAME drm_snc_openstore.src
                            15835 ; 1913 |#define RSRC_FUNCLET_DRM_SNC_OPENSTORE 784    
                            15836 ; 1914 |//$FILENAME drm_snc_closestore.src
                            15837 ; 1915 |#define RSRC_FUNCLET_DRM_SNC_CLOSESTORE 785    
                            15838 ; 1916 |//$FILENAME _setkidstoredata.src
                            15839 ; 1917 |#define RSRC_FUNCLET__SETKIDSTOREDATA 786    
                            15840 ; 1918 |//$FILENAME drm_snc_deletekid.src
                            15841 ; 1919 |#define RSRC_FUNCLET_DRM_SNC_DELETEKID 787    
                            15842 ; 1920 |//$FILENAME drm_snc_updatekid.src
                            15843 ; 1921 |#define RSRC_FUNCLET_DRM_SNC_UPDATEKID 788    
                            15844 ; 1922 |//$FILENAME drm_mgr_setv1header.src
                            15845 ; 1923 |#define RSRC_FUNCLET_DRM_MGR_SETV1HEADER 789    
                            15846 ; 1924 |//$FILENAME functiongetvalue_part1.src
                            15847 ; 1925 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_PART1 790    
                            15848 ; 1926 |//$FILENAME functiongetvalue_fn_datediff.src
                            15849 ; 1927 |#define RSRC_FUNCLET_FUNCTIONGETVALUE_FN_DATEDIFF 791    
                            15850 ; 1928 |//$FILENAME _hdscreatenamespacestore.src
                            15851 ; 1929 |#define RSRC_FUNCLET__HDSCREATENAMESPACESTORE 792    
                            15852 ; 1930 |//$FILENAME drm_hds_createstore2.src
                            15853 ; 1931 |#define RSRC_FUNCLET_DRM_HDS_CREATESTORE2 793    
                            15854 ; 1932 |//$FILENAME drm_hds_openstore2.src
                            15855 ; 1933 |#define RSRC_FUNCLET_DRM_HDS_OPENSTORE2 794    
                            15856 ; 1934 |//$FILENAME _hdsprealloc.src
                            15857 ; 1935 |#define RSRC_FUNCLET__HDSPREALLOC 795    
                            15858 ; 1936 |//$FILENAME oem_systemtimetofiletime.src
                            15859 ; 1937 |#define RSRC_FUNCLET_OEM_SYSTEMTIMETOFILETIME 796    
                            15860 ; 1938 |//$FILENAME oem_filetimetosystemtime.src
                            15861 ; 1939 |#define RSRC_FUNCLET_OEM_FILETIMETOSYSTEMTIME 797    
                            15862 ; 1940 |//$FILENAME gendevicecertificate.src
                            15863 ; 1941 |#define RSRC_FUNCLET_GENDEVICECERTIFICATE 798    
                            15864 ; 1942 |//$FILENAME drmcrt_memmove_mem.src
                            15865 ; 1943 |#define RSRC_FUNCLET_DRMCRT_MEMMOVE_MEM 799    
                            15866 ; 1944 |//$FILENAME copyhdsdtore.src
                            15867 ; 1945 |#define RSRC_FUNCLET_COPYHDSDTORE 800    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 268

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15868 ; 1946 |//$FILENAME generatedevicecert.src
                            15869 ; 1947 |#define RSRC_FUNCLET_GENERATEDEVICECERT 801    
                            15870 ; 1948 |//$FILENAME oem_getdevicedatetime.src
                            15871 ; 1949 |#define RSRC_FUNCLET_OEM_GETDEVICEDATETIME 802    
                            15872 ; 1950 |//$FILENAME drm_mtr_updatedata.src
                            15873 ; 1951 |#define RSRC_FUNCLET_DRM_MTR_UPDATEDATA 803    
                            15874 ; 1952 |//$FILENAME _hdsupdatesrn.src
                            15875 ; 1953 |#define RSRC_FUNCLET__HDSUPDATESRN 804    
                            15876 ; 1954 |//$FILENAME drm_b64_decodew_inplace.src
                            15877 ; 1955 |#define RSRC_FUNCLET_DRM_B64_DECODEW_INPLACE 805    
                            15878 ; 1956 |//$FILENAME _checksecureclock.src
                            15879 ; 1957 |#define RSRC_FUNCLET__CHECKSECURECLOCK 806    
                            15880 ; 1958 |//$FILENAME _preparesecureclockdataforwriting.src
                            15881 ; 1959 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORWRITING 807    
                            15882 ; 1960 |//$FILENAME _preparesecureclockdataforreading.src
                            15883 ; 1961 |#define RSRC_FUNCLET__PREPARESECURECLOCKDATAFORREADING 808    
                            15884 ; 1962 |//$FILENAME drm_sst_closelockedslot.src
                            15885 ; 1963 |#define RSRC_FUNCLET_DRM_SST_CLOSELOCKEDSLOT 809    
                            15886 ; 1964 |//$FILENAME variablesecuretimegetorset.src
                            15887 ; 1965 |#define RSRC_FUNCLET_VARIABLESECURETIMEGETORSET 810    
                            15888 ; 1966 |//$FILENAME strtol.src
                            15889 ; 1967 |#define RSRC_FUNCLET_STRTOL 811    
                            15890 ; 1968 |//$FILENAME mktime.src
                            15891 ; 1969 |#define RSRC_FUNCLET_MKTIME 812    
                            15892 ; 1970 |//$FILENAME gmtime.src
                            15893 ; 1971 |#define RSRC_FUNCLET_GMTIME 813    
                            15894 ; 1972 |//$FILENAME localtime.src
                            15895 ; 1973 |#define RSRC_FUNCLET_LOCALTIME 814    
                            15896 ; 1974 |//$FILENAME _struct_tm_to_systemtime.src
                            15897 ; 1975 |#define RSRC_FUNCLET__STRUCT_TM_TO_SYSTEMTIME 815    
                            15898 ; 1976 |//$FILENAME _systemtime_to_struct_tm.src
                            15899 ; 1977 |#define RSRC_FUNCLET__SYSTEMTIME_TO_STRUCT_TM 816    
                            15900 ; 1978 |//$FILENAME _systemtimetotime_t.src
                            15901 ; 1979 |#define RSRC_FUNCLET__SYSTEMTIMETOTIME_T 817    
                            15902 ; 1980 |//$FILENAME oem_setsystemtime.src
                            15903 ; 1981 |#define RSRC_FUNCLET_OEM_SETSYSTEMTIME 818    
                            15904 ; 1982 |//$FILENAME const_pkcrypto.src
                            15905 ; 1983 |#define RSRC_CONST_PKCRYPTO 819    
                            15906 ; 1984 |//$FILENAME const_y.src
                            15907 ; 1985 |#define RSRC_CONST_Y 820    
                            15908 ; 1986 |//$FILENAME aes_dec_table.src
                            15909 ; 1987 |#define RSRC_AES_DEC_TABLE 821    
                            15910 ; 1988 |//$FILENAME aes_key_table.src
                            15911 ; 1989 |#define RSRC_AES_KEY_TABLE 822    
                            15912 ; 1990 |//$FILENAME aes_enc_table.src
                            15913 ; 1991 |#define RSRC_AES_ENC_TABLE 823    
                            15914 ; 1992 |//$FILENAME device_cert.src
                            15915 ; 1993 |#define RSRC_DEVCERT 824    
                            15916 ; 1994 |//$FILENAME devcert_template.src
                            15917 ; 1995 |#define RSRC_DEVCERT_TEMPLATE 825    
                            15918 ; 1996 |//$FILENAME getbase64decodedkey.src
                            15919 ; 1997 |#define RSRC_FUNCLET_GETBASE64DECODEDKEY 826    
                            15920 ; 1998 |//$FILENAME _initslot.src
                            15921 ; 1999 |#define RSRC_FUNCLET__INITSLOT 827    
                            15922 ; 2000 |//$FILENAME hdsimplcommon.src
                            15923 ; 2001 |#define RSRC_HDSIMPLCOMMON_P 828    
                            15924 ; 2002 |//$FILENAME hdsimpl_p.src
                            15925 ; 2003 |#define RSRC_HDSIMPL_P 829    
                            15926 ; 2004 |
                            15927 ; 2005 |
                            15928 ; 2006 |//////////////////////////////////////////////////////////////////////////////////
                            15929 ; 2007 |//pkcrypto Related
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 269

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15930 ; 2008 |//////////////////////////////////////////////////////////////////////////////////
                            15931 ; 2009 |//$FILENAME two_adic_inverse.src
                            15932 ; 2010 |#define RSRC_FUNCLET_TWO_ADIC_INVERSE 830    
                            15933 ; 2011 |//$FILENAME mp_shift.src
                            15934 ; 2012 |#define RSRC_FUNCLET_MP_SHIFT 831    
                            15935 ; 2013 |//$FILENAME mp_significant_bit_count.src
                            15936 ; 2014 |#define RSRC_FUNCLET_MP_SIGNIFICANT_BIT_COUNT 832    
                            15937 ; 2015 |//$FILENAME set_immediate.src
                            15938 ; 2016 |#define RSRC_FUNCLET_SET_IMMEDIATE 833    
                            15939 ; 2017 |//$FILENAME multiply_immediate.src
                            15940 ; 2018 |#define RSRC_FUNCLET_MULTIPLY_IMMEDIATE 834    
                            15941 ; 2019 |//$FILENAME multiply.src
                            15942 ; 2020 |#define RSRC_FUNCLET_MULTIPLY 835    
                            15943 ; 2021 |//$FILENAME divide_precondition_1.src
                            15944 ; 2022 |#define RSRC_FUNCLET_DIVIDE_PRECONDITION_1 836    
                            15945 ; 2023 |//$FILENAME divide_immediate.src
                            15946 ; 2024 |#define RSRC_FUNCLET_DIVIDE_IMMEDIATE 837    
                            15947 ; 2025 |//$FILENAME ecaffine_exponentiation_tabular.src
                            15948 ; 2026 |#define RSRC_FUNCLET_ECAFFINE_EXPONENTIATION_TABULAR 838    
                            15949 ; 2027 |//$FILENAME ecaffine_table_construction.src
                            15950 ; 2028 |#define RSRC_FUNCLET_ECAFFINE_TABLE_CONSTRUCTION 839    
                            15951 ; 2029 |//$FILENAME ecproj5_to_ecaffine.src
                            15952 ; 2030 |#define RSRC_FUNCLET_ECPROJ5_TO_ECAFFINE 840    
                            15953 ; 2031 |//$FILENAME ecproj5_set_infinite.src
                            15954 ; 2032 |#define RSRC_FUNCLET_ECPROJ5_SET_INFINITE 841    
                            15955 ; 2033 |//$FILENAME ecaffine_on_curve.src
                            15956 ; 2034 |#define RSRC_FUNCLET_ECAFFINE_ON_CURVE 842    
                            15957 ; 2035 |//$FILENAME ecaffine_addition.src
                            15958 ; 2036 |#define RSRC_FUNCLET_ECAFFINE_ADDITION 843    
                            15959 ; 2037 |//$FILENAME ecaffine_addition_subtraction.src
                            15960 ; 2038 |#define RSRC_FUNCLET_ECAFFINE_ADDITION_SUBTRACTION 844    
                            15961 ; 2039 |//$FILENAME ecaffine_attributes2.src
                            15962 ; 2040 |#define RSRC_FUNCLET_ECAFFINE_ATTRIBUTES2 845    
                            15963 ; 2041 |//$FILENAME kfdesc_initialize.src
                            15964 ; 2042 |#define RSRC_FUNCLET_KFDESC_INITIALIZE 846    
                            15965 ; 2043 |//$FILENAME kimmediate.src
                            15966 ; 2044 |#define RSRC_FUNCLET_KIMMEDIATE 847    
                            15967 ; 2045 |//$FILENAME kprime_immediater.src
                            15968 ; 2046 |#define RSRC_FUNCLET_KPRIME_IMMEDIATER 848    
                            15969 ; 2047 |//$FILENAME kprime_sqrter.src
                            15970 ; 2048 |#define RSRC_FUNCLET_KPRIME_SQRTER 849    
                            15971 ; 2049 |//$FILENAME kinitialize_prime.src
                            15972 ; 2050 |#define RSRC_FUNCLET_KINITIALIZE_PRIME 850    
                            15973 ; 2051 |//$FILENAME mod_lucasuv.src
                            15974 ; 2052 |#define RSRC_FUNCLET_MOD_LUCASUV 851    
                            15975 ; 2053 |//$FILENAME mod_lucas.src
                            15976 ; 2054 |#define RSRC_FUNCLET_MOD_LUCAS 852    
                            15977 ; 2055 |//$FILENAME bucket_multiply.src
                            15978 ; 2056 |#define RSRC_FUNCLET_BUCKET_MULTIPLY 853    
                            15979 ; 2057 |//$FILENAME mod_exp2000.src
                            15980 ; 2058 |#define RSRC_FUNCLET_MOD_EXP2000 854    
                            15981 ; 2059 |//$FILENAME mod_exp.src
                            15982 ; 2060 |#define RSRC_FUNCLET_MOD_EXP 855    
                            15983 ; 2061 |//$FILENAME modmul_choices1.src
                            15984 ; 2062 |#define RSRC_FUNCLET_MODMUL_CHOICES1 856    
                            15985 ; 2063 |//$FILENAME mod_sqrt.src
                            15986 ; 2064 |#define RSRC_FUNCLET_MOD_SQRT 857    
                            15987 ; 2065 |//$FILENAME create_modulus.src
                            15988 ; 2066 |#define RSRC_FUNCLET_CREATE_MODULUS 858    
                            15989 ; 2067 |//$FILENAME from_modular.src
                            15990 ; 2068 |#define RSRC_FUNCLET_FROM_MODULAR 859    
                            15991 ; 2069 |//$FILENAME add_immediate.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 270

M:ADDR CODE           CYCLES LINE SOURCELINE
                            15992 ; 2070 |#define RSRC_FUNCLET_ADD_IMMEDIATE 860    
                            15993 ; 2071 |//$FILENAME add_diff.src
                            15994 ; 2072 |#define RSRC_FUNCLET_ADD_DIFF 861    
                            15995 ; 2073 |//$FILENAME add_full.src
                            15996 ; 2074 |#define RSRC_FUNCLET_ADD_FULL 862    
                            15997 ; 2075 |//$FILENAME compare_sum_same.src
                            15998 ; 2076 |#define RSRC_FUNCLET_COMPARE_SUM_SAME 863    
                            15999 ; 2077 |//$FILENAME sub_immediate.src
                            16000 ; 2078 |#define RSRC_FUNCLET_SUB_IMMEDIATE 864    
                            16001 ; 2079 |//$FILENAME mp_initialization.src
                            16002 ; 2080 |#define RSRC_FUNCLET_MP_INITIALIZATION 865    
                            16003 ; 2081 |//$FILENAME new_random_bytes.src
                            16004 ; 2082 |#define RSRC_FUNCLET_NEW_RANDOM_BYTES 866    
                            16005 ; 2083 |//$FILENAME new_random_dword_interval.src
                            16006 ; 2084 |#define RSRC_FUNCLET_NEW_RANDOM_DWORD_INTERVAL 867    
                            16007 ; 2085 |//$FILENAME new_random_digit_interval.src
                            16008 ; 2086 |#define RSRC_FUNCLET_NEW_RANDOM_DIGIT_INTERVAL 868    
                            16009 ; 2087 |//$FILENAME new_random_mod.src
                            16010 ; 2088 |#define RSRC_FUNCLET_NEW_RANDOM_MOD 869    
                            16011 ; 2089 |//$FILENAME new_random_mod_nonzero.src
                            16012 ; 2090 |#define RSRC_FUNCLET_NEW_RANDOM_MOD_NONZERO 870    
                            16013 ; 2091 |//$FILENAME new_random_digits.src
                            16014 ; 2092 |#define RSRC_FUNCLET_NEW_RANDOM_DIGITS 871    
                            16015 ; 2093 |//$FILENAME words_to_ecaffine.src
                            16016 ; 2094 |#define RSRC_FUNCLET_WORDS_TO_ECAFFINE 872    
                            16017 ; 2095 |//$FILENAME ecaffine_to_dwords.src
                            16018 ; 2096 |#define RSRC_FUNCLET_ECAFFINE_TO_DWORDS 873    
                            16019 ; 2097 |//$FILENAME _threadunsafepkinit.src
                            16020 ; 2098 |#define RSRC_FUNCLET__THREADUNSAFEPKINIT 874    
                            16021 ; 2099 |//$FILENAME pkinit.src
                            16022 ; 2100 |#define RSRC_FUNCLET_PKINIT 875    
                            16023 ; 2101 |//$FILENAME drm_pk_genkeypair.src
                            16024 ; 2102 |#define RSRC_FUNCLET_DRM_PK_GENKEYPAIR 876    
                            16025 ; 2103 |//$FILENAME drm_pk_encrypt.src
                            16026 ; 2104 |#define RSRC_FUNCLET_DRM_PK_ENCRYPT 877    
                            16027 ; 2105 |//$FILENAME drm_pk_decrypt.src
                            16028 ; 2106 |#define RSRC_FUNCLET_DRM_PK_DECRYPT 878    
                            16029 ; 2107 |//$FILENAME byte_array_mod_bignum.src
                            16030 ; 2108 |#define RSRC_FUNCLET_BYTE_ARRAY_MOD_BIGNUM 879    
                            16031 ; 2109 |//$FILENAME fe2ipmod.src
                            16032 ; 2110 |#define RSRC_FUNCLET_FE2IPMOD 880    
                            16033 ; 2111 |//$FILENAME drm_pk_sign.src
                            16034 ; 2112 |#define RSRC_FUNCLET_DRM_PK_SIGN 881    
                            16035 ; 2113 |//$FILENAME drm_pk_verify.src
                            16036 ; 2114 |#define RSRC_FUNCLET_DRM_PK_VERIFY 882    
                            16037 ; 2115 |//$FILENAME random_bytes.src
                            16038 ; 2116 |#define RSRC_FUNCLET_RANDOM_BYTES 883    
                            16039 ; 2117 |//$FILENAME mp_gcdex.src
                            16040 ; 2118 |#define RSRC_FUNCLET_MP_GCDEX 884    
                            16041 ; 2119 |//$FILENAME mp_gcdex_split1.src
                            16042 ; 2120 |#define RSRC_FUNCLET_MP_GCDEX_SPLIT1 885    
                            16043 ; 2121 |//$FILENAME pkcrypto_p.src
                            16044 ; 2122 |#define RSRC_PKCRYPTO_P 886    
                            16045 ; 2123 |//$FILENAME pkcrypto_ovl_p.src
                            16046 ; 2124 |#define RSRC_PKCRYPTO_OVL_P 887    
                            16047 ; 2125 |//$FILENAME del_all_warning_line2.src
                            16048 ; 2126 |#define RSRC_WARNING_MSG_ALL_LINE2 888    
                            16049 ; 2127 |//$FILENAME del_all_file_star.src
                            16050 ; 2128 |#define RSRC_FILE_DELETE_STAR 889    
                            16051 ; 2129 |//$FILENAME string_voice_menu_delete_all.src
                            16052 ; 2130 |#define RSRC_STRING_VOICE_MENU_DELETE_ALL 890    
                            16053 ; 2131 |//$FILENAME Funclet_Init5VSense.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 271

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16054 ; 2132 |#define RSRC_FUNCLET_INIT5VSENSE 891    
                            16055 ; 2133 |//$FILENAME Funclet_UpdateDCDCDutyCycle.src
                            16056 ; 2134 |#define RSRC_FUNCLET_UPDATEDCDCDUTYCYCLE 892    
                            16057 ; 2135 |//$FILENAME Funclet_changeplayset.src
                            16058 ; 2136 |#define RSRC_FUNCLET_CHANGE_PLAYSET 893    
                            16059 ; 2137 |
                            16060 ; 2138 |//$FILENAME Funclet_mmctesterase.src
                            16061 ; 2139 |#define RSRC_FUNCLET_MMC_TEST_ERASE 894    
                            16062 ; 2140 |//$FILENAME Funclet_mmchalinit.src
                            16063 ; 2141 |#define RSRC_FUNCLET_MMC_HALINIT 895    
                            16064 ; 2142 |
                            16065 ; 2143 |
                            16066 ; 2144 |// Added to allow rechargeable battery configurations to build
                            16067 ; 2145 |//$FILENAME battery_charging.src
                            16068 ; 2146 |#define RSRC_BATTERY_CHARGING 896    
                            16069 ; 2147 |//$FILENAME batterychargecodebank.src
                            16070 ; 2148 |#define RSRC_BATTERY_CHARGE_CODEBANK 897    
                            16071 ; 2149 |//$FILENAME updatevolume.src
                            16072 ; 2150 |#define RSRC_FUNCLET_SYSUPDATEVOLUME 898    
                            16073 ; 2151 |//$FILENAME Funclet_TestSkipCheckDisk.src
                            16074 ; 2152 |#define RSRC_FUNCLET_TESTSKIPCHECKDISK 899    
                            16075 ; 2153 |//$FILENAME Funclet_DisableStmpGeneratedMicBias.src
                            16076 ; 2154 |#define RSRC_FUNCLET_DISABLE_STMP_GENERATED_MICBIAS 900    
                            16077 ; 2155 |//$FILENAME Funclet_EnableStmpGeneratedMicBias.src
                            16078 ; 2156 |#define RSRC_FUNCLET_ENABLE_STMP_GENERATED_MICBIAS 901    
                            16079 ; 2157 |//$FILENAME Funclet_SetSkipCheckDisk.src
                            16080 ; 2158 |#define RSRC_FUNCLET_SETSKIPCHECKDISK 902    
                            16081 ; 2159 |//$FILENAME drm_expr_evaluateexpression_no_more_tokens.src
                            16082 ; 2160 |#define RSRC_FUNCLET_DRM_EXPR_EVALUATEEXPRESSION_NO_MORE_TOKENS 903    
                            16083 ; 2161 |//$FILENAME _iscachedevent.src
                            16084 ; 2162 |#define RSRC_FUNCLET__ISCACHEDEVENT 904    
                            16085 ; 2163 |//$FILENAME setcountedexpirycategory.src
                            16086 ; 2164 |#define RSRC_FUNCLET_SETCOUNTEDEXPIRYCATEGORY 905    
                            16087 ; 2165 |//$FILENAME oem_data.src
                            16088 ; 2166 |#define RSRC_OEM_DATA 906    
                            16089 ; 2167 |//$FILENAME gpk_p.src
                            16090 ; 2168 |#define RSRC_GPK_P 907    
                            16091 ; 2169 |//$FILENAME key_data.src
                            16092 ; 2170 |#define RSRC_KEY_DATA 908    
                            16093 ; 2171 |//$FILENAME string_arial_8_defragmenting_store.src
                            16094 ; 2172 |#define RSRC_DEFRAGMENT_STORE_STRING 909    
                            16095 ; 2173 |//$FILENAME string_working.src
                            16096 ; 2174 |#define RSRC_STRING_WORKING 910    
                            16097 ; 2175 |//$FILENAME Funclet_loadusertime.src
                            16098 ; 2176 |#define RSRC_FUNCLET_LOADUSERTIME 911    
                            16099 ; 2177 |//$FILENAME Funclet_saveusertime.src
                            16100 ; 2178 |#define RSRC_FUNCLET_SAVEUSERTIME 912    
                            16101 ; 2179 |
                            16102 ; 2180 |//$FILENAME Funclet_SysLRADCBrownoutInit.src
                            16103 ; 2181 |#define RSRC_FUNCLET_SYSLRADCBROWNOUTINIT 913    
                            16104 ; 2182 |//$FILENAME Funclet_SysBatteryGetLevel.src
                            16105 ; 2183 |#define RSRC_FUNCLET_SYSBATTERYGETLEVEL 914    
                            16106 ; 2184 |
                            16107 ; 2185 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16108 ; 2186 |// Audible ACELP Resources
                            16109 ; 2187 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16110 ; 2188 |//$FILENAME AudibleAcelpDec.src
                            16111 ; 2189 |#define RSRC_AUDIBLE_ACELPDEC_CODE 915    
                            16112 ; 2190 |//$FILENAME AudibleAcelpP.src
                            16113 ; 2191 |#define RSRC_AUDIBLE_ACELP_CODE_P 916    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 272

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16114 ; 2192 |//$FILENAME AudibleAcelpX.src
                            16115 ; 2193 |#define RSRC_AUDIBLE_ACELP_DATA_X 917    
                            16116 ; 2194 |//$FILENAME AudibleAcelpY.src
                            16117 ; 2195 |#define RSRC_AUDIBLE_ACELP_DATA_Y 918    
                            16118 ; 2196 |
                            16119 ; 2197 |//$FILENAME AudibleDecMod.src
                            16120 ; 2198 |#define RSRC_AUDIBLE_DECMOD_CODE 919    
                            16121 ; 2199 |//$FILENAME audiblemp3p.src
                            16122 ; 2200 |#define RSRC_AUDIBLE_MP3P_CODE 920    
                            16123 ; 2201 |//$FILENAME audiblemp3x.src
                            16124 ; 2202 |#define RSRC_AUDIBLE_MP3X_CODE 921    
                            16125 ; 2203 |//$FILENAME audiblemp3y.src
                            16126 ; 2204 |#define RSRC_AUDIBLE_MP3Y_CODE 922    
                            16127 ; 2205 |
                            16128 ; 2206 |//$FILENAME audiblemetadata_p.src
                            16129 ; 2207 |#define RSRC_AUDIBLE_METADATA_P 923    
                            16130 ; 2208 |//$FILENAME audiblemetadata_y.src
                            16131 ; 2209 |#define RSRC_AUDIBLE_METADATA_Y 924    
                            16132 ; 2210 |//$FILENAME audiblesongposition_p.src
                            16133 ; 2211 |#define RSRC_AUDIBLE_SONG_POSITION_P 925    
                            16134 ; 2212 |//$FILENAME audibletargetcheck_p.src
                            16135 ; 2213 |#define RSRC_AUDIBLE_TARGET_CHECK_P 926    
                            16136 ; 2214 |//$FILENAME audiblefillfileinfo_p.src
                            16137 ; 2215 |#define RSRC_AUDIBLE_FILLFILEINFO_P 927    
                            16138 ; 2216 |//$FILENAME audibledsa_p.src
                            16139 ; 2217 |#define RSRC_AUDIBLE_DSA_P 928    
                            16140 ; 2218 |//$FILENAME audiblefillmetadata_p.src
                            16141 ; 2219 |#define RSRC_AUDIBLE_FILLMETADATA_P 929    
                            16142 ; 2220 |//$FILENAME audiblemetastrings_p.src
                            16143 ; 2221 |#define RSRC_AUDIBLE_METASTRINGS_P 930    
                            16144 ; 2222 |//$FILENAME aaactivationrecords_p.src
                            16145 ; 2223 |#define RSRC_AUDIBLE_ACTIVATION_P 931    
                            16146 ; 2224 |
                            16147 ; 2225 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16148 ; 2226 |// Effects and SRS Resources
                            16149 ; 2227 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16150 ; 2228 |//$FILENAME srs_effectsmodules_p.src
                            16151 ; 2229 |#define RSRC_SRS_EFFECTS_MODULES_P 932    
                            16152 ; 2230 |//$FILENAME srs_effectsmodules_x.src
                            16153 ; 2231 |#define RSRC_SRS_EFFECTS_MODULES_X 933    
                            16154 ; 2232 |//$FILENAME wowctrl.src
                            16155 ; 2233 |#define RSRC_WOW_CTRL 934    
                            16156 ; 2234 |
                            16157 ; 2235 |//$FILENAME wowmenu.src
                            16158 ; 2236 |#define RSRC_WOW_MENU_CODE_BANK 935    
                            16159 ; 2237 |//$FILENAME string_wowbrightness_menu.src
                            16160 ; 2238 |#define RSRC_STRING_WOW_BRIGHTNESS 936    
                            16161 ; 2239 |//$FILENAME string_wow_menu.src
                            16162 ; 2240 |#define RSRC_STRING_WOW_MENU 937    
                            16163 ; 2241 |//$FILENAME string_wowtrubass_menu.src
                            16164 ; 2242 |#define RSRC_STRING_WOW_TRUBASS 938    
                            16165 ; 2243 |//$FILENAME string_wowvolume_menu.src
                            16166 ; 2244 |#define RSRC_STRING_WOW_VOLUME 939    
                            16167 ; 2245 |//$FILENAME string_wowbrightness_low_menu.src
                            16168 ; 2246 |#define RSRC_STRING_WOW_BRIGHT_LOW 940    
                            16169 ; 2247 |//$FILENAME string_wowbrightness_mid_menu.src
                            16170 ; 2248 |#define RSRC_STRING_WOW_BRIGHT_MID 941    
                            16171 ; 2249 |//$FILENAME string_wowbrightness_high_menu.src
                            16172 ; 2250 |#define RSRC_STRING_WOW_BRIGHT_HIGH 942    
                            16173 ; 2251 |//$FILENAME wow_icon.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 273

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16174 ; 2252 |#define RSRC_WOW_ICON 943    
                            16175 ; 2253 |
                            16176 ; 2254 |//$FILENAME wow16k.src
                            16177 ; 2255 |#define RSRC_WOW16K 944    
                            16178 ; 2256 |//$FILENAME wow32k.src
                            16179 ; 2257 |#define RSRC_WOW32K 945    
                            16180 ; 2258 |//$FILENAME wow8k.src
                            16181 ; 2259 |#define RSRC_WOW8K 946    
                            16182 ; 2260 |//$FILENAME wow11k.src
                            16183 ; 2261 |#define RSRC_WOW11K 947    
                            16184 ; 2262 |//$FILENAME wow22k.src
                            16185 ; 2263 |#define RSRC_WOW22K 948    
                            16186 ; 2264 |//$FILENAME wow24k.src
                            16187 ; 2265 |#define RSRC_WOW24K 949    
                            16188 ; 2266 |//$FILENAME wow44k.src
                            16189 ; 2267 |#define RSRC_WOW44K 950    
                            16190 ; 2268 |//$FILENAME wow48k.src
                            16191 ; 2269 |#define RSRC_WOW48K 951    
                            16192 ; 2270 |
                            16193 ; 2271 |//$FILENAME wow16k_Y.src
                            16194 ; 2272 |#define RSRC_WOW16K_Y 952    
                            16195 ; 2273 |//$FILENAME wow32k_Y.src
                            16196 ; 2274 |#define RSRC_WOW32K_Y 953    
                            16197 ; 2275 |//$FILENAME wow8k_Y.src
                            16198 ; 2276 |#define RSRC_WOW8K_Y 954    
                            16199 ; 2277 |//$FILENAME wow11k_Y.src
                            16200 ; 2278 |#define RSRC_WOW11K_Y 955    
                            16201 ; 2279 |//$FILENAME wow22k_Y.src
                            16202 ; 2280 |#define RSRC_WOW22K_Y 956    
                            16203 ; 2281 |//$FILENAME wow24k_Y.src
                            16204 ; 2282 |#define RSRC_WOW24K_Y 957    
                            16205 ; 2283 |//$FILENAME wow44k_Y.src
                            16206 ; 2284 |#define RSRC_WOW44K_Y 958    
                            16207 ; 2285 |//$FILENAME wow48k_Y.src
                            16208 ; 2286 |#define RSRC_WOW48K_Y 959    
                            16209 ; 2287 |
                            16210 ; 2288 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            16211 ; 2289 |// Audible Section Navigation
                            16212 ; 2290 |//////////////////////////////////////////////////////////////////////////////////////////
                                  ///////////
                            16213 ; 2291 |//$FILENAME audible_secnav.src
                            16214 ; 2292 |#define RSRC_AUDIBLE_SECNAV_ICON 960    
                            16215 ; 2293 |
                            16216 ; 2294 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16217 ; 2295 |// PLAYLIST3 and Music Library
                            16218 ; 2296 |//////////////////////////////////////////////////////////////////////////////////////////
                                  //////////
                            16219 ; 2297 |
                            16220 ; 2298 |//$FILENAME build_ml.src
                            16221 ; 2299 |#define RSRC_BUILD_ML 961    
                            16222 ; 2300 |//$FILENAME build_ml_warning.src
                            16223 ; 2301 |#define RSRC_BUILD_ML_WARNING 962    
                            16224 ; 2302 |//$FILENAME build_ml_warning2.src
                            16225 ; 2303 |#define RSRC_BUILD_ML_WARNING2 963    
                            16226 ; 2304 |//$FILENAME build_flash1.src
                            16227 ; 2305 |#define RSRC_BUILD_FLASH1 964    
                            16228 ; 2306 |//$FILENAME build_flash2.src
                            16229 ; 2307 |#define RSRC_BUILD_FLASH2 965    
                            16230 ; 2308 |//$FILENAME build_flash3.src
                            16231 ; 2309 |#define RSRC_BUILD_FLASH3 966    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 274

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16232 ; 2310 |//$FILENAME build_sd1.src
                            16233 ; 2311 |#define RSRC_BUILD_SD1 967    
                            16234 ; 2312 |//$FILENAME build_sd2.src
                            16235 ; 2313 |#define RSRC_BUILD_SD2 968    
                            16236 ; 2314 |//$FILENAME build_sd3.src
                            16237 ; 2315 |#define RSRC_BUILD_SD3 969    
                            16238 ; 2316 |//$FILENAME build_newmusic.src
                            16239 ; 2317 |#define RSRC_BUILD_NEWMUSIC 970    
                            16240 ; 2318 |//$FILENAME sdmd.src
                            16241 ; 2319 |#define RSRC_SDMD_MENU_CODE_BANK 971    
                            16242 ; 2320 |//$FILENAME musiclib_build_function_sec.src
                            16243 ; 2321 |#define RSRC_MUSICLIB_BUILD_FUNCTION_SEC 972    
                            16244 ; 2322 |//$FILENAME musiclib_build_function_flush.src
                            16245 ; 2323 |#define RSRC_MUSICLIB_BUILD_FUNCTION_FLUSH 973    
                            16246 ; 2324 |//$FILENAME MusicLibBuildModule.src
                            16247 ; 2325 |#define RSRC_MUSICLIB_BUILD_MODULE 974    
                            16248 ; 2326 |//$FILENAME MusicLibBuildGenreTable.src
                            16249 ; 2327 |#define RSRC_MUSICLIB_BUILD_GENRE_TABLE 975    
                            16250 ; 2328 |//$FILENAME MusicLibBuildFlushMem.src
                            16251 ; 2329 |#define RSRC_MUSICLIB_BUILD_FLUSH_MEM 976    
                            16252 ; 2330 |//$FILENAME MusicLibBrowseModule.src
                            16253 ; 2331 |#define RSRC_MUSICLIB_BROWSE_MODULE 977    
                            16254 ; 2332 |//$FILENAME MusicLibPlayModule.src
                            16255 ; 2333 |#define RSRC_MUSICLIB_PLAY_MODULE 978    
                            16256 ; 2334 |//$FILENAME MusicLibPlayAllNextModule.src
                            16257 ; 2335 |#define RSRC_MUSICLIB_PLAYALLNEXT_MODULE 979    
                            16258 ; 2336 |//$FILENAME MusicLibPlayAllPrevModule.src
                            16259 ; 2337 |#define RSRC_MUSICLIB_PLAYALLPREV_MODULE 980    
                            16260 ; 2338 |//$FILENAME MusicLibShuffleModule.src
                            16261 ; 2339 |#define RSRC_MUSICLIB_SHUFFLE_MODULE 981    
                            16262 ; 2340 |//$FILENAME Funclet_write_detection_access.src
                            16263 ; 2341 |#define RSRC_FUNCLET_WRITE_DETECTION_ACCESS 982    
                            16264 ; 2342 |//$FILENAME Funclet_LOCAL_GetLvlOneItem_info.src
                            16265 ; 2343 |#define RSRC_FUNCLET_LOCAL_GET_LVL_ONE_ITEM_INFO 983    
                            16266 ; 2344 |//$FILENAME Funclet_LOCAL_GetFlashAssociatedList_info.src
                            16267 ; 2345 |#define RSRC_FUNCLET_LOCAL_GET_FLASH_ASSOCIATED_LIST_INFO 984    
                            16268 ; 2346 |//$FILENAME Funclet_ML_ResumePlayState.src
                            16269 ; 2347 |#define RSRC_FUNCLET_ML_RESUMEPLAYSTATE 985    
                            16270 ; 2348 |//$FILENAME Funclet_ML_UpdateOnTheGo.src
                            16271 ; 2349 |#define RSRC_FUNCLET_ML_UPDATE_ON_THE_GO 986    
                            16272 ; 2350 |//$FILENAME Funclet_ML_ChOnTheGo.src
                            16273 ; 2351 |#define RSRC_FUNCLET_ML_CH_ON_THE_GO 987    
                            16274 ; 2352 |//$FILENAME Funclet_ML_LoadOnTheGo.src
                            16275 ; 2353 |#define RSRC_FUNCLET_ML_LOAD_ON_THE_GO 988    
                            16276 ; 2354 |//$FILENAME Funclet_Build_InitandUseCache.src
                            16277 ; 2355 |#define RSRC_FUNCLET_BUILD_INIT_AND_USE_CACHE 989    
                            16278 ; 2356 |//$FILENAME Funclet_Build_FlushAndCloseCache.src
                            16279 ; 2357 |#define RSRC_FUNCLET_BUILD_FLUSH_AND_CLOSE_CACHE 990    
                            16280 ; 2358 |//$FILENAME Funclet_ML_movePointerBackward.src
                            16281 ; 2359 |#define RSRC_FUNCLET_ML_MOVE_POINTER_BACKWARD 991    
                            16282 ; 2360 |//$FILENAME Funclet_ML_findLastItemPointer.src
                            16283 ; 2361 |#define RSRC_FUNCLET_ML_FIND_LAST_ITEM_POINTER 992    
                            16284 ; 2362 |//$FILENAME Funclet_ML_startShuffle.src
                            16285 ; 2363 |#define RSRC_FUNCLET_ML_START_SHUFFLE 993    
                            16286 ; 2364 |//$FILENAME Funclet_ML_GetFlashDirAssocListId.src
                            16287 ; 2365 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ID 994    
                            16288 ; 2366 |//$FILENAME Funclet_ML_GetFlashDirAssocListRootId.src
                            16289 ; 2367 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_ROOT_ID 995    
                            16290 ; 2368 |//$FILENAME Funclet_ML_GetFlashDirAssocListSize.src
                            16291 ; 2369 |#define RSRC_FUNCLET_ML_GET_FLASH_DIR_ASSOC_LIST_SIZE 996    
                            16292 ; 2370 |//$FILENAME Funclet_ML_GetIdByStateAndPosition.src
                            16293 ; 2371 |#define RSRC_FUNCLET_ML_GET_ID_BY_STATE_AND_POSITION 997    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 275

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16294 ; 2372 |//$FILENAME Funclet_ML_StartPlayDirSongInit.src
                            16295 ; 2373 |#define RSRC_FUNCLET_ML_START_PLAY_DIR_SONG_INIT 998    
                            16296 ; 2374 |//$FILENAME Funclet_ML_ShuffleNextDirSong.src
                            16297 ; 2375 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_DIR_SONG 999    
                            16298 ; 2376 |//$FILENAME Funclet_ML_BrowseMenu.src
                            16299 ; 2377 |#define RSRC_FUNCLET_ML_BROWSE_MENU 1000    
                            16300 ; 2378 |//$FILENAME Funclet_ML_StartPlayAllSong.src
                            16301 ; 2379 |#define RSRC_FUNCLET_ML_START_PLAY_ALL_SONG 1001    
                            16302 ; 2380 |//$FILENAME Funclet_ML_PlayAllNextSong.src
                            16303 ; 2381 |#define RSRC_FUNCLET_ML_PLAY_ALL_NEXT_SONG 1002    
                            16304 ; 2382 |//$FILENAME Funclet_ML_PlayAllPreviousSong.src
                            16305 ; 2383 |#define RSRC_FUNCLET_ML_PLAY_ALL_PREVIOUS_SONG 1003    
                            16306 ; 2384 |//$FILENAME Funclet_ML_PlayPreviousDirSong.src
                            16307 ; 2385 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_DIR_SONG 1004    
                            16308 ; 2386 |//$FILENAME Funclet_ML_ShuffleNextSong.src
                            16309 ; 2387 |#define RSRC_FUNCLET_ML_SHUFFLE_NEXT_SONG 1005    
                            16310 ; 2388 |//$FILENAME Funclet_ML_PlayNextSong.src
                            16311 ; 2389 |#define RSRC_FUNCLET_ML_PLAY_NEXT_SONG 1006    
                            16312 ; 2390 |//$FILENAME Funclet_ML_PlayPreviousSong.src
                            16313 ; 2391 |#define RSRC_FUNCLET_ML_PLAY_PREVIOUS_SONG 1007    
                            16314 ; 2392 |//$FILENAME Funclet_BuildVoiceFilePath.src
                            16315 ; 2393 |#define RSRC_FUNCLET_BUILDVOICEFILEPATH 1008    
                            16316 ; 2394 |//$FILENAME Funclet_BuildFMFilePath.src
                            16317 ; 2395 |#define RSRC_FUNCLET_BUILDFMFILEPATH 1009    
                            16318 ; 2396 |//$FILENAME Funclet_BuildLINEINFilePath.src
                            16319 ; 2397 |#define RSRC_FUNCLET_BUILDLINEINFILEPATH 1010    
                            16320 ; 2398 |//$FILENAME Funclet_GetVoiceFastKey.src
                            16321 ; 2399 |#define RSRC_FUNCLET_GETVOICEFASTKEY 1011    
                            16322 ; 2400 |//$FILENAME MusicLibVoiceApp.src
                            16323 ; 2401 |#define RSRC_MUSICLIB_VOICE_APP 1012    
                            16324 ; 2402 |//$FILENAME MusicLibVoiceModule.src
                            16325 ; 2403 |#define RSRC_MUSICLIB_VOICE_MODULE 1013    
                            16326 ; 2404 |//$FILENAME MusicLibVoicePlayModule.src
                            16327 ; 2405 |#define RSRC_MUSICLIB_VOICEPLAY_MODULE 1014    
                            16328 ; 2406 |//$FILENAME MusicLibMergeFunction.src
                            16329 ; 2407 |#define RSRC_MUSICLIB_MERGE_FUNCTION 1015    
                            16330 ; 2408 |//$FILENAME MusicLibMergeModule.src
                            16331 ; 2409 |#define RSRC_MUSICLIB_MERGE_MODULE 1016    
                            16332 ; 2410 |//$FILENAME MusicLibBrowseApp.src
                            16333 ; 2411 |#define RSRC_MUSICLIB_BROWSE_APP 1017    
                            16334 ; 2412 |//$FILENAME playmusicmenu.src
                            16335 ; 2413 |#define RSRC_PLAYMUSIC_MENU_CODE_BANK 1018    
                            16336 ; 2414 |//$FILENAME browsemenu.src
                            16337 ; 2415 |#define RSRC_BROWSE_MENU_CODE_BANK 1019    
                            16338 ; 2416 |//$FILENAME browsemenu_extra.src
                            16339 ; 2417 |#define RSRC_BROWSE_MENU_EXTRA_CODE_BANK 1020    
                            16340 ; 2418 |//$FILENAME string_play_all.src
                            16341 ; 2419 |#define RSRC_STRING_PLAY_ALL 1021    
                            16342 ; 2420 |//$FILENAME string_play.src
                            16343 ; 2421 |#define RSRC_STRING_PLAY 1022    
                            16344 ; 2422 |//$FILENAME string_unknown_year.src
                            16345 ; 2423 |#define RSRC_STRING_UNKNOWN_YEAR 1023    
                            16346 ; 2424 |//$FILENAME string_year_width.src
                            16347 ; 2425 |#define RSRC_STRING_YEAR_WIDTH 1024    
                            16348 ; 2426 |//$FILENAME string_artist.src
                            16349 ; 2427 |#define RSRC_STRING_ARTIST 1025    
                            16350 ; 2428 |//$FILENAME string_songs.src
                            16351 ; 2429 |#define RSRC_STRING_SONGS 1026    
                            16352 ; 2430 |//$FILENAME string_on_the_fly.src
                            16353 ; 2431 |#define RSRC_STRING_ON_THE_FLY 1027    
                            16354 ; 2432 |//$FILENAME string_new_music.src
                            16355 ; 2433 |#define RSRC_STRING_NEW_MUSIC_MENU 1028    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 276

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16356 ; 2434 |//$FILENAME string_genre.src
                            16357 ; 2435 |#define RSRC_STRING_GENRE 1029    
                            16358 ; 2436 |//$FILENAME string_year.src
                            16359 ; 2437 |#define RSRC_STRING_YEAR 1030    
                            16360 ; 2438 |//$FILENAME string_playlist.src
                            16361 ; 2439 |#define RSRC_STRING_PLAYLIST 1031    
                            16362 ; 2440 |//$FILENAME string_fm_rec.src
                            16363 ; 2441 |#define RSRC_STRING_FM_REC 1032    
                            16364 ; 2442 |//$FILENAME string_linein_rec.src
                            16365 ; 2443 |#define RSRC_STRING_LINEIN_REC 1033    
                            16366 ; 2444 |//$FILENAME string_play_music.src
                            16367 ; 2445 |#define RSRC_STRING_PLAY_MUSIC 1034    
                            16368 ; 2446 |//$FILENAME highlight_back.src
                            16369 ; 2447 |#define RSRC_HIGHLIGHT_BACK 1035    
                            16370 ; 2448 |//$FILENAME newmusicmenu.src
                            16371 ; 2449 |#define RSRC_NEW_MUSIC_MENU_CODE_BANK 1036    
                            16372 ; 2450 |//$FILENAME string_1_day.src
                            16373 ; 2451 |#define RSRC_STRING_1_DAY 1037    
                            16374 ; 2452 |//$FILENAME string_1_week.src
                            16375 ; 2453 |#define RSRC_STRING_1_WEEK 1038    
                            16376 ; 2454 |//$FILENAME string_1_month.src
                            16377 ; 2455 |#define RSRC_STRING_1_MONTH 1039    
                            16378 ; 2456 |//$FILENAME on_the_fly_full.src
                            16379 ; 2457 |#define RSRC_LIST_FULL_MESSAGE 1040    
                            16380 ; 2458 |//$FILENAME on_the_fly_free1.src
                            16381 ; 2459 |#define RSRC_LIST_FREE_MESSAGE 1041    
                            16382 ; 2460 |//$FILENAME on_the_fly_free2.src
                            16383 ; 2461 |#define RSRC_LIST_FREE_MESSAGE2 1042    
                            16384 ; 2462 |//$FILENAME on_the_fly_delete1.src
                            16385 ; 2463 |#define RSRC_LIST_DELETE_MESSAGE 1043    
                            16386 ; 2464 |//$FILENAME on_the_fly_delete2.src
                            16387 ; 2465 |#define RSRC_LIST_DELETE_MESSAGE2 1044    
                            16388 ; 2466 |//$FILENAME empty_favourite.src
                            16389 ; 2467 |#define RSRC_EMPTY_FAVOURITE 1045    
                            16390 ; 2468 |//$FILENAME sd_remove.src
                            16391 ; 2469 |#define RSRC_SD_REMOVE 1046    
                            16392 ; 2470 |//$FILENAME sd_insert.src
                            16393 ; 2471 |#define RSRC_SD_INSERT 1047    
                            16394 ; 2472 |//$FILENAME check_disk_1.src
                            16395 ; 2473 |#define RSRC_CHECK_DISK_1 1048    
                            16396 ; 2474 |//$FILENAME check_disk_2.src
                            16397 ; 2475 |#define RSRC_CHECK_DISK_2 1049    
                            16398 ; 2476 |//$FILENAME check_disk_3.src
                            16399 ; 2477 |#define RSRC_CHECK_DISK_3 1050    
                            16400 ; 2478 |//$FILENAME flash_error.src
                            16401 ; 2479 |#define RSRC_FLASH_ERROR 1051    
                            16402 ; 2480 |
                            16403 ; 2481 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16404 ; 2482 |// STFM1000 Tuner funclet
                            16405 ; 2483 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16406 ; 2484 |//$FILENAME Funclet_TunerDriverInit.src
                            16407 ; 2485 |#define RSRC_FUNCLET_TUNER_DRIVER_INIT 1052    
                            16408 ; 2486 |//$FILENAME Funclet_TunerDriverIncUp.src
                            16409 ; 2487 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_UP 1053    
                            16410 ; 2488 |//$FILENAME Funclet_TunerDriverIncDown.src
                            16411 ; 2489 |#define RSRC_FUNCLET_TUNER_DRIVER_INC_DOWN 1054    
                            16412 ; 2490 |//$FILENAME Funclet_TunerDriverStandyby.src
                            16413 ; 2491 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_STANDBY 1055    
                            16414 ; 2492 |//$FILENAME Funclet_TunerDriverReplacePreset.src
                            16415 ; 2493 |#define RSRC_FUNCLET_TUNER_DRIVER_REPLACE_PRESET 1056    
                            16416 ; 2494 |//$FILENAME Funclet_TunerDriverErasePreset.src
                            16417 ; 2495 |#define RSRC_FUNCLET_TUNER_DRIVER_ERASE_PRESET 1057    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 277

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16418 ; 2496 |//$FILENAME Funclet_TunerDriverTuneToPreset.src
                            16419 ; 2497 |#define RSRC_FUNCLET_TUNER_DRIVER_TUNE_TO_PRESET 1058    
                            16420 ; 2498 |//$FILENAME Funclet_TunerDriverSearchDown.src
                            16421 ; 2499 |#define RSRC_FUNCLET_TUNER_DRIVER_SEARCH_DOWN 1059    
                            16422 ; 2500 |//$FILENAME Funclet_TunerSTFM1000SafePowerDown.src
                            16423 ; 2501 |#define RSRC_FUNCLET_TUNER_SAFE_POWER_DOWN 1060    
                            16424 ; 2502 |//$FILENAME Funclet_TunerSTFM1000OptimizeChannel.src
                            16425 ; 2503 |#define RSRC_FUNCLET_STFM1000_TUNER_OPTIMIZE_CHANNEL 1061    
                            16426 ; 2504 |//$FILENAME decstfmmod.src
                            16427 ; 2505 |#define RSRC_DEC_STFM_MOD_CODE 1062    
                            16428 ; 2506 |//$FILENAME dec_stfmp.src
                            16429 ; 2507 |#define RSRC_DEC_STFMP_CODE 1063    
                            16430 ; 2508 |//$FILENAME dec_stfmx.src
                            16431 ; 2509 |#define RSRC_DEC_STFMX_CODE 1064    
                            16432 ; 2510 |//$FILENAME dec_stfmy.src
                            16433 ; 2511 |#define RSRC_DEC_STFMY_CODE 1065    
                            16434 ; 2512 |//$FILENAME Funclet_TunerSTFM1000I2CInit.src
                            16435 ; 2513 |#define RSRC_FUNCLET_STFM1000_I2C_INIT 1066    
                            16436 ; 2514 |//$FILENAME Funclet_TunerDriverScanStations.src
                            16437 ; 2515 |#define RSRC_FUNCLET_TUNER_DRIVER_SCAN_STATION 1067    
                            16438 ; 2516 |//$FILENAME Funclet_TunerDriverSetMonoStereoMode.src
                            16439 ; 2517 |#define RSRC_FUNCLET_TUNER_DRIVER_SET_MONO_STEREO_MODE 1068    
                            16440 ; 2518 |//$FILENAME Funclet_STFM1000TestPresence.src
                            16441 ; 2519 |#define RSRC_FUNCLET_STFM1000_TEST_PRESENCE 1069    
                            16442 ; 2520 |//$FILENAME Funclet_I2CWriteTunerRegister.src
                            16443 ; 2521 |#define RSRC_FUNCLET_I2C_WRITE_TUNER_REGISTER 1070    
                            16444 ; 2522 |//$FILENAME Funclet_I2CReset.src
                            16445 ; 2523 |#define RSRC_FUNCLET_I2C_RESET 1071    
                            16446 ; 2524 |//$FILENAME fmtunersecondrsrc.src
                            16447 ; 2525 |#define RSRC_FM_TUNER_SECOND_RSRC 1072    
                            16448 ; 2526 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp1.src
                            16449 ; 2527 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP1 1073    
                            16450 ; 2528 |//$FILENAME Funclet_TunerSTFM1000RegPowerUp2.src
                            16451 ; 2529 |#define RSRC_FUNCLET_STFM1000_REG_POWER_UP2 1074    
                            16452 ; 2530 |//$FILENAME Funclet_TunerSTFM1000FindRssiThreshold.src
                            16453 ; 2531 |#define RSRC_FUNCLET_STFM1000_FIND_RSSI_THRESHOLD 1075    
                            16454 ; 2532 |//$FILENAME Funclet_TunerSTFM1000DataPathOff.src
                            16455 ; 2533 |#define RSRC_FUNCLET_STFM1000_DATA_PATH_OFF 1076    
                            16456 ; 2534 |//$FILENAME Funclet_TunerSTFM1000ContinueSearching.src
                            16457 ; 2535 |#define RSRC_FUNCLET_STFM1000_CONTINUE_SEARCHING 1077    
                            16458 ; 2536 |//RSRC_FUNCLET_STFM1000_SET_LNA_BIAS    equ      975    ;$FILENAME Funclet_STFM1000SetLnaB
                                  ias.src
                            16459 ; 2537 |//RSRC_FUNCLET_STFM1000_LOOK_FOR_PILOT    equ      976    ;$FILENAME Funclet_STFM1000LookF
                                  orPilot.src
                            16460 ; 2538 |//$FILENAME Funclet_STFM1000TunerSearchEnded.src
                            16461 ; 2539 |#define RSRC_FUNCLET_STFM1000_TUNER_SEARCH_ENDED 1078    
                            16462 ; 2540 |// for RestoreDriveFromBackup
                            16463 ; 2541 |//$FILENAME restoresysdrive.src
                            16464 ; 2542 |#define RSRC_RESTORESYSDRIVE_P_CODE 1079    
                            16465 ; 2543 |
                            16466 ; 2544 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16467 ; 2545 |// Playlist5 sources
                            16468 ; 2546 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16469 ; 2547 |//$FILENAME playlist5_browsemenu.src
                            16470 ; 2548 |#define RSRC_PL5BROWSE_MENU_CODEBANK 1080    
                            16471 ; 2549 |//$FILENAME playlist5_browsemenu_extra.src
                            16472 ; 2550 |#define RSRC_PL5_BROWSEMENU_EXTRA 1081    
                            16473 ; 2551 |//$FILENAME playlist5_browse_submenu.src
                            16474 ; 2552 |#define RSRC_PL5BROWSE_SUBMENU_CODEBANK 1082    
                            16475 ; 2553 |//$FILENAME playlist5_playback_module.src
                            16476 ; 2554 |#define RSRC_PLAYLIST5_PLAYBACK_MODULE 1083    
                            16477 ; 2555 |//$FILENAME playlist5_browse_module.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 278

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16478 ; 2556 |#define RSRC_PLAYLIST5_BROWSE_MODULE 1084    
                            16479 ; 2557 |
                            16480 ; 2558 |//$FILENAME Funclet_Get_LRCDirName_PL5.src
                            16481 ; 2559 |#define RSRC_FUNCLET_GET_LRC_DIR_NAME_PL5 1085    
                            16482 ; 2560 |//$FILENAME Funclet_PL5_PL_QueuePushBack.src   
                            16483 ; 2561 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHBACK 1086    
                            16484 ; 2562 |//$FILENAME Funclet_PL5_PL_QueuePushFront.src 
                            16485 ; 2563 |#define RSRC_FUNCLET_PL5_PL_QUEUEPUSHFRONT 1087    
                            16486 ; 2564 |
                            16487 ; 2565 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16488 ; 2566 |// DanhNguyen added bitmaps
                            16489 ; 2567 |//;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                            16490 ; 2568 |//$FILENAME icon_folder.src
                            16491 ; 2569 |#define RSRC_ICON_FOLDER 1088    
                            16492 ; 2570 |//$FILENAME icon_song.src
                            16493 ; 2571 |#define RSRC_ICON_SONG 1089    
                            16494 ; 2572 |
                            16495 ; 2573 |//$FILENAME menu_music.src
                            16496 ; 2574 |#define RSRC_MENU_MUSIC 1090    
                            16497 ; 2575 |//$FILENAME vie_menu_music.src
                            16498 ; 2576 |#define RSRC_VIE_MENU_MUSIC 1091    
                            16499 ; 2577 |
                            16500 ; 2578 |//$FILENAME menu_voice.src
                            16501 ; 2579 |#define RSRC_MENU_VOICE 1092    
                            16502 ; 2580 |//$FILENAME vie_menu_voice.src
                            16503 ; 2581 |#define RSRC_VIE_MENU_VOICE 1093    
                            16504 ; 2582 |
                            16505 ; 2583 |//$FILENAME menu_fmtuner.src
                            16506 ; 2584 |#define RSRC_MENU_FMTUNER 1094    
                            16507 ; 2585 |//$FILENAME vie_menu_fmtuner.src
                            16508 ; 2586 |#define RSRC_VIE_MENU_FMTUNER 1095    
                            16509 ; 2587 |
                            16510 ; 2588 |//$FILENAME menu_record.src
                            16511 ; 2589 |#define RSRC_MENU_RECORD 1096    
                            16512 ; 2590 |//$FILENAME vie_menu_record.src
                            16513 ; 2591 |#define RSRC_VIE_MENU_RECORD 1097    
                            16514 ; 2592 |
                            16515 ; 2593 |//$FILENAME menu_settings.src
                            16516 ; 2594 |#define RSRC_MENU_SETTINGS 1098    
                            16517 ; 2595 |//$FILENAME vie_menu_settings.src
                            16518 ; 2596 |#define RSRC_VIE_MENU_SETTINGS 1099    
                            16519 ; 2597 |
                            16520 ; 2598 |//$FILENAME menu_shutdown.src
                            16521 ; 2599 |#define RSRC_MENU_SHUTDOWN 1100    
                            16522 ; 2600 |//$FILENAME vie_menu_shutdown.src
                            16523 ; 2601 |#define RSRC_VIE_MENU_SHUTDOWN 1101    
                            16524 ; 2602 |
                            16525 ; 2603 |//$FILENAME menu_clock.src
                            16526 ; 2604 |#define RSRC_MENU_CLOCK 1102    
                            16527 ; 2605 |//$FILENAME vie_menu_clock.src
                            16528 ; 2606 |#define RSRC_VIE_MENU_CLOCK 1103    
                            16529 ; 2607 |
                            16530 ; 2608 |//$FILENAME menu_ab.src
                            16531 ; 2609 |#define RSRC_MENU_AB 1104    
                            16532 ; 2610 |//$FILENAME vie_menu_ab.src
                            16533 ; 2611 |#define RSRC_VIE_MENU_AB 1105    
                            16534 ; 2612 |
                            16535 ; 2613 |//$FILENAME menu_delete.src
                            16536 ; 2614 |#define RSRC_MENU_DELETE 1106    
                            16537 ; 2615 |//$FILENAME vie_menu_delete.src
                            16538 ; 2616 |#define RSRC_VIE_MENU_DELETE 1107    
                            16539 ; 2617 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 279

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16540 ; 2618 |//$FILENAME menu_about.src
                            16541 ; 2619 |#define RSRC_MENU_ABOUT 1108    
                            16542 ; 2620 |//$FILENAME vie_menu_about.src
                            16543 ; 2621 |#define RSRC_VIE_MENU_ABOUT 1109    
                            16544 ; 2622 |
                            16545 ; 2623 |//$FILENAME menu_exit.src
                            16546 ; 2624 |#define RSRC_MENU_EXIT 1110    
                            16547 ; 2625 |//$FILENAME vie_menu_exit.src
                            16548 ; 2626 |#define RSRC_VIE_MENU_EXIT 1111    
                            16549 ; 2627 |
                            16550 ; 2628 |//$FILENAME music_play_all.src
                            16551 ; 2629 |#define RSRC_MUSIC_PLAY_ALL 1112    
                            16552 ; 2630 |//$FILENAME vie_music_play_all.src
                            16553 ; 2631 |#define RSRC_VIE_MUSIC_PLAY_ALL 1113    
                            16554 ; 2632 |
                            16555 ; 2633 |//$FILENAME music_folder_internal.src
                            16556 ; 2634 |#define RSRC_MUSIC_FOLDER_INTERNAL 1114    
                            16557 ; 2635 |//$FILENAME vie_music_folder_internal.src
                            16558 ; 2636 |#define RSRC_VIE_MUSIC_FOLDER_INTERNAL 1115    
                            16559 ; 2637 |
                            16560 ; 2638 |//$FILENAME music_folder_external.src
                            16561 ; 2639 |#define RSRC_MUSIC_FOLDER_EXTERNAL 1116    
                            16562 ; 2640 |//$FILENAME vie_music_folder_external.src
                            16563 ; 2641 |#define RSRC_VIE_MUSIC_FOLDER_EXTERNAL 1117    
                            16564 ; 2642 |
                            16565 ; 2643 |//$FILENAME music_songs.src
                            16566 ; 2644 |#define RSRC_MUSIC_SONGS 1118    
                            16567 ; 2645 |//$FILENAME vie_music_songs.src
                            16568 ; 2646 |#define RSRC_VIE_MUSIC_SONGS 1119    
                            16569 ; 2647 |
                            16570 ; 2648 |//$FILENAME music_favorites.src
                            16571 ; 2649 |#define RSRC_MUSIC_FAVORITES 1120    
                            16572 ; 2650 |//$FILENAME vie_music_favorites.src
                            16573 ; 2651 |#define RSRC_VIE_MUSIC_FAVORITES 1121    
                            16574 ; 2652 |
                            16575 ; 2653 |//$FILENAME music_fm_record.src
                            16576 ; 2654 |#define RSRC_MUSIC_FM_RECORD 1122    
                            16577 ; 2655 |//$FILENAME vie_music_fm_record.src
                            16578 ; 2656 |#define RSRC_VIE_MUSIC_FM_RECORD 1123    
                            16579 ; 2657 |
                            16580 ; 2658 |//$FILENAME music_exit.src
                            16581 ; 2659 |#define RSRC_MUSIC_EXIT 1124    
                            16582 ; 2660 |//$FILENAME vie_music_exit.src
                            16583 ; 2661 |#define RSRC_VIE_MUSIC_EXIT 1125    
                            16584 ; 2662 |
                            16585 ; 2663 |//$FILENAME browse_music_folder_internal.src
                            16586 ; 2664 |#define RSRC_BROWSE_MUSIC_FOLDER_INTERNAL 1126    
                            16587 ; 2665 |//$FILENAME vie_browse_music_folder_internal.src
                            16588 ; 2666 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_INTERNAL 1127    
                            16589 ; 2667 |
                            16590 ; 2668 |//$FILENAME browse_music_folder_external.src
                            16591 ; 2669 |#define RSRC_BROWSE_MUSIC_FOLDER_EXTERNAL 1128    
                            16592 ; 2670 |//$FILENAME vie_browse_music_folder_external.src
                            16593 ; 2671 |#define RSRC_VIE_BROWSE_MUSIC_FOLDER_EXTERNAL 1129    
                            16594 ; 2672 |
                            16595 ; 2673 |//$FILENAME browse_music_list_songs.src
                            16596 ; 2674 |#define RSRC_BROWSE_MUSIC_LIST_SONGS 1130    
                            16597 ; 2675 |//$FILENAME vie_browse_music_list_songs.src
                            16598 ; 2676 |#define RSRC_VIE_BROWSE_MUSIC_LIST_SONGS 1131    
                            16599 ; 2677 |
                            16600 ; 2678 |//$FILENAME browse_music_favourites.src
                            16601 ; 2679 |#define RSRC_BROWSE_MUSIC_FAVOURITES 1132    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 280

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16602 ; 2680 |//$FILENAME vie_browse_music_favourites.src
                            16603 ; 2681 |#define RSRC_VIE_BROWSE_MUSIC_FAVOURITES 1133    
                            16604 ; 2682 |
                            16605 ; 2683 |//$FILENAME browse_music_fm_files.src
                            16606 ; 2684 |#define RSRC_BROWSE_MUSIC_FM_FILES 1134    
                            16607 ; 2685 |//$FILENAME vie_browse_music_fm_files.src
                            16608 ; 2686 |#define RSRC_VIE_BROWSE_MUSIC_FM_FILES 1135    
                            16609 ; 2687 |
                            16610 ; 2688 |//$FILENAME browse_voice.src
                            16611 ; 2689 |#define RSRC_BROWSE_VOICE 1136    
                            16612 ; 2690 |//$FILENAME vie_browse_voice.src
                            16613 ; 2691 |#define RSRC_VIE_BROWSE_VOICE 1137    
                            16614 ; 2692 |
                            16615 ; 2693 |//$FILENAME favourites_list_add.src
                            16616 ; 2694 |#define RSRC_FAVOURITES_LIST_ADD 1138    
                            16617 ; 2695 |//$FILENAME vie_favourites_list_add.src
                            16618 ; 2696 |#define RSRC_VIE_FAVOURITES_LIST_ADD 1139    
                            16619 ; 2697 |
                            16620 ; 2698 |//$FILENAME favourites_list_remove.src
                            16621 ; 2699 |#define RSRC_FAVOURITES_LIST_REMOVE 1140    
                            16622 ; 2700 |//$FILENAME vie_favourites_list_remove.src
                            16623 ; 2701 |#define RSRC_VIE_FAVOURITES_LIST_REMOVE 1141    
                            16624 ; 2702 |
                            16625 ; 2703 |//$FILENAME favourites_list_is_full.src
                            16626 ; 2704 |#define RSRC_FAVOURITES_LIST_IS_FULL 1142    
                            16627 ; 2705 |//$FILENAME vie_favourites_list_is_full.src
                            16628 ; 2706 |#define RSRC_VIE_FAVOURITES_LIST_IS_FULL 1143    
                            16629 ; 2707 |
                            16630 ; 2708 |//$FILENAME about_screen_1.src
                            16631 ; 2709 |#define RSRC_ABOUT_SCREEN_1 1144    
                            16632 ; 2710 |//$FILENAME vie_about_screen_1.src
                            16633 ; 2711 |#define RSRC_VIE_ABOUT_SCREEN_1 1145    
                            16634 ; 2712 |
                            16635 ; 2713 |//$FILENAME about_screen_2.src
                            16636 ; 2714 |#define RSRC_ABOUT_SCREEN_2 1146    
                            16637 ; 2715 |//$FILENAME vie_about_screen_2.src
                            16638 ; 2716 |#define RSRC_VIE_ABOUT_SCREEN_2 1147    
                            16639 ; 2717 |
                            16640 ; 2718 |//$FILENAME about_screen_3.src
                            16641 ; 2719 |#define RSRC_ABOUT_SCREEN_3 1148    
                            16642 ; 2720 |//$FILENAME vie_about_screen_3.src
                            16643 ; 2721 |#define RSRC_VIE_ABOUT_SCREEN_3 1149    
                            16644 ; 2722 |
                            16645 ; 2723 |//$FILENAME about_screen_4.src
                            16646 ; 2724 |#define RSRC_ABOUT_SCREEN_4 1150    
                            16647 ; 2725 |//$FILENAME vie_about_screen_4.src
                            16648 ; 2726 |#define RSRC_VIE_ABOUT_SCREEN_4 1151    
                            16649 ; 2727 |
                            16650 ; 2728 |//$FILENAME time_date_exit_title.src
                            16651 ; 2729 |#define RSRC_TIME_DATE_EXIT_TITLE 1152    
                            16652 ; 2730 |//$FILENAME vie_time_date_exit_title.src
                            16653 ; 2731 |#define RSRC_VIE_TIME_DATE_EXIT_TITLE 1153    
                            16654 ; 2732 |
                            16655 ; 2733 |//$FILENAME time_clean_desktop.src
                            16656 ; 2734 |#define RSRC_TIME_CLEAN_DESKTOP 1154    
                            16657 ; 2735 |//$FILENAME time_dash.src
                            16658 ; 2736 |#define RSRC_TIME_DASH 1155    
                            16659 ; 2737 |
                            16660 ; 2738 |//$FILENAME time_day_7.src
                            16661 ; 2739 |#define RSRC_TIME_DAY_SAT 1156    
                            16662 ; 2740 |//$FILENAME vie_time_day_7.src
                            16663 ; 2741 |#define RSRC_VIE_TIME_DAY_SAT 1157    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 281

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16664 ; 2742 |//$FILENAME time_day_cn.src
                            16665 ; 2743 |#define RSRC_TIME_DAY_SUN 1158    
                            16666 ; 2744 |//$FILENAME vie_time_day_cn.src
                            16667 ; 2745 |#define RSRC_VIE_TIME_DAY_SUN 1159    
                            16668 ; 2746 |//$FILENAME time_day_2.src
                            16669 ; 2747 |#define RSRC_TIME_DAY_MON 1160    
                            16670 ; 2748 |//$FILENAME vie_time_day_2.src
                            16671 ; 2749 |#define RSRC_VIE_TIME_DAY_MON 1161    
                            16672 ; 2750 |//$FILENAME time_day_3.src
                            16673 ; 2751 |#define RSRC_TIME_DAY_TUE 1162    
                            16674 ; 2752 |//$FILENAME vie_time_day_3.src
                            16675 ; 2753 |#define RSRC_VIE_TIME_DAY_TUE 1163    
                            16676 ; 2754 |//$FILENAME time_day_4.src
                            16677 ; 2755 |#define RSRC_TIME_DAY_WED 1164    
                            16678 ; 2756 |//$FILENAME vie_time_day_4.src
                            16679 ; 2757 |#define RSRC_VIE_TIME_DAY_WED 1165    
                            16680 ; 2758 |//$FILENAME time_day_5.src
                            16681 ; 2759 |#define RSRC_TIME_DAY_THU 1166    
                            16682 ; 2760 |//$FILENAME vie_time_day_5.src
                            16683 ; 2761 |#define RSRC_VIE_TIME_DAY_THU 1167    
                            16684 ; 2762 |//$FILENAME time_day_6.src
                            16685 ; 2763 |#define RSRC_TIME_DAY_FRI 1168    
                            16686 ; 2764 |//$FILENAME vie_time_day_6.src
                            16687 ; 2765 |#define RSRC_VIE_TIME_DAY_FRI 1169    
                            16688 ; 2766 |
                            16689 ; 2767 |//$FILENAME time_month_1.src
                            16690 ; 2768 |#define RSRC_TIME_MONTH_1 1170    
                            16691 ; 2769 |//$FILENAME vie_time_month_1.src
                            16692 ; 2770 |#define RSRC_VIE_TIME_MONTH_1 1171    
                            16693 ; 2771 |//$FILENAME time_month_2.src
                            16694 ; 2772 |#define RSRC_TIME_MONTH_2 1172    
                            16695 ; 2773 |//$FILENAME vie_time_month_2.src
                            16696 ; 2774 |#define RSRC_VIE_TIME_MONTH_2 1173    
                            16697 ; 2775 |//$FILENAME time_month_3.src
                            16698 ; 2776 |#define RSRC_TIME_MONTH_3 1174    
                            16699 ; 2777 |//$FILENAME vie_time_month_3.src
                            16700 ; 2778 |#define RSRC_VIE_TIME_MONTH_3 1175    
                            16701 ; 2779 |//$FILENAME time_month_4.src
                            16702 ; 2780 |#define RSRC_TIME_MONTH_4 1176    
                            16703 ; 2781 |//$FILENAME vie_time_month_4.src
                            16704 ; 2782 |#define RSRC_VIE_TIME_MONTH_4 1177    
                            16705 ; 2783 |//$FILENAME time_month_5.src
                            16706 ; 2784 |#define RSRC_TIME_MONTH_5 1178    
                            16707 ; 2785 |//$FILENAME vie_time_month_5.src
                            16708 ; 2786 |#define RSRC_VIE_TIME_MONTH_5 1179    
                            16709 ; 2787 |//$FILENAME time_month_6.src
                            16710 ; 2788 |#define RSRC_TIME_MONTH_6 1180    
                            16711 ; 2789 |//$FILENAME vie_time_month_6.src
                            16712 ; 2790 |#define RSRC_VIE_TIME_MONTH_6 1181    
                            16713 ; 2791 |//$FILENAME time_month_7.src
                            16714 ; 2792 |#define RSRC_TIME_MONTH_7 1182    
                            16715 ; 2793 |//$FILENAME vie_time_month_7.src
                            16716 ; 2794 |#define RSRC_VIE_TIME_MONTH_7 1183    
                            16717 ; 2795 |//$FILENAME time_month_8.src
                            16718 ; 2796 |#define RSRC_TIME_MONTH_8 1184    
                            16719 ; 2797 |//$FILENAME vie_time_month_8.src
                            16720 ; 2798 |#define RSRC_VIE_TIME_MONTH_8 1185    
                            16721 ; 2799 |//$FILENAME time_month_9.src
                            16722 ; 2800 |#define RSRC_TIME_MONTH_9 1186    
                            16723 ; 2801 |//$FILENAME vie_time_month_9.src
                            16724 ; 2802 |#define RSRC_VIE_TIME_MONTH_9 1187    
                            16725 ; 2803 |//$FILENAME time_month_10.src
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 282

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16726 ; 2804 |#define RSRC_TIME_MONTH_10 1188    
                            16727 ; 2805 |//$FILENAME vie_time_month_10.src
                            16728 ; 2806 |#define RSRC_VIE_TIME_MONTH_10 1189    
                            16729 ; 2807 |//$FILENAME time_month_11.src
                            16730 ; 2808 |#define RSRC_TIME_MONTH_11 1190    
                            16731 ; 2809 |//$FILENAME vie_time_month_11.src
                            16732 ; 2810 |#define RSRC_VIE_TIME_MONTH_11 1191    
                            16733 ; 2811 |//$FILENAME time_month_12.src
                            16734 ; 2812 |#define RSRC_TIME_MONTH_12 1192    
                            16735 ; 2813 |//$FILENAME vie_time_month_12.src
                            16736 ; 2814 |#define RSRC_VIE_TIME_MONTH_12 1193    
                            16737 ; 2815 |
                            16738 ; 2816 |//$FILENAME time_num_am.src
                            16739 ; 2817 |#define RSRC_TIME_NUM_AM 1194    
                            16740 ; 2818 |//$FILENAME time_num_am.src
                            16741 ; 2819 |#define RSRC_TIME_NUM_PM 1195    
                            16742 ; 2820 |//$FILENAME settime_format_12h.src
                            16743 ; 2821 |#define RSRC_SETTIME_FORMAT_12H 1196    
                            16744 ; 2822 |//$FILENAME settime_format_24h.src
                            16745 ; 2823 |#define RSRC_SETTIME_FORMAT_24H 1197    
                            16746 ; 2824 |//$FILENAME setdate_format_dmy.src
                            16747 ; 2825 |#define RSRC_SETDATE_FORMAT_DMY 1198    
                            16748 ; 2826 |//$FILENAME setdate_format_mdy.src
                            16749 ; 2827 |#define RSRC_SETDATE_FORMAT_MDY 1199    
                            16750 ; 2828 |//$FILENAME setdate_format_ymd.src
                            16751 ; 2829 |#define RSRC_SETDATE_FORMAT_YMD 1200    
                            16752 ; 2830 |
                            16753 ; 2831 |//$FILENAME time_num_large_0.src
                            16754 ; 2832 |#define RSRC_TIME_NUM_LARGE_0 1201    
                            16755 ; 2833 |//$FILENAME time_num_large_1.src
                            16756 ; 2834 |#define RSRC_TIME_NUM_LARGE_1 1202    
                            16757 ; 2835 |//$FILENAME time_num_large_2.src
                            16758 ; 2836 |#define RSRC_TIME_NUM_LARGE_2 1203    
                            16759 ; 2837 |//$FILENAME time_num_large_3.src
                            16760 ; 2838 |#define RSRC_TIME_NUM_LARGE_3 1204    
                            16761 ; 2839 |//$FILENAME time_num_large_4.src
                            16762 ; 2840 |#define RSRC_TIME_NUM_LARGE_4 1205    
                            16763 ; 2841 |//$FILENAME time_num_large_5.src
                            16764 ; 2842 |#define RSRC_TIME_NUM_LARGE_5 1206    
                            16765 ; 2843 |//$FILENAME time_num_large_6.src
                            16766 ; 2844 |#define RSRC_TIME_NUM_LARGE_6 1207    
                            16767 ; 2845 |//$FILENAME time_num_large_7.src
                            16768 ; 2846 |#define RSRC_TIME_NUM_LARGE_7 1208    
                            16769 ; 2847 |//$FILENAME time_num_large_8.src
                            16770 ; 2848 |#define RSRC_TIME_NUM_LARGE_8 1209    
                            16771 ; 2849 |//$FILENAME time_num_large_9.src
                            16772 ; 2850 |#define RSRC_TIME_NUM_LARGE_9 1210    
                            16773 ; 2851 |
                            16774 ; 2852 |//$FILENAME time_num_medium_0.src
                            16775 ; 2853 |#define RSRC_TIME_NUM_MEDIUM_0 1211    
                            16776 ; 2854 |//$FILENAME time_num_medium_1.src
                            16777 ; 2855 |#define RSRC_TIME_NUM_MEDIUM_1 1212    
                            16778 ; 2856 |//$FILENAME time_num_medium_2.src
                            16779 ; 2857 |#define RSRC_TIME_NUM_MEDIUM_2 1213    
                            16780 ; 2858 |//$FILENAME time_num_medium_3.src
                            16781 ; 2859 |#define RSRC_TIME_NUM_MEDIUM_3 1214    
                            16782 ; 2860 |//$FILENAME time_num_medium_4.src
                            16783 ; 2861 |#define RSRC_TIME_NUM_MEDIUM_4 1215    
                            16784 ; 2862 |//$FILENAME time_num_medium_5.src
                            16785 ; 2863 |#define RSRC_TIME_NUM_MEDIUM_5 1216    
                            16786 ; 2864 |//$FILENAME time_num_medium_6.src
                            16787 ; 2865 |#define RSRC_TIME_NUM_MEDIUM_6 1217    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 283

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16788 ; 2866 |//$FILENAME time_num_medium_7.src
                            16789 ; 2867 |#define RSRC_TIME_NUM_MEDIUM_7 1218    
                            16790 ; 2868 |//$FILENAME time_num_medium_8.src
                            16791 ; 2869 |#define RSRC_TIME_NUM_MEDIUM_8 1219    
                            16792 ; 2870 |//$FILENAME time_num_medium_9.src
                            16793 ; 2871 |#define RSRC_TIME_NUM_MEDIUM_9 1220    
                            16794 ; 2872 |
                            16795 ; 2873 |//$FILENAME time_colon.src
                            16796 ; 2874 |#define RSRC_TIME_COLON 1221    
                            16797 ; 2875 |
                            16798 ; 2876 |//$FILENAME settings_backlight_title.src
                            16799 ; 2877 |#define RSRC_SETTINGS_BACKLIGHT_TITLE 1222    
                            16800 ; 2878 |//$FILENAME settings_auto_shutdown_title.src
                            16801 ; 2879 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_TITLE 1223    
                            16802 ; 2880 |//$FILENAME settings_playmode_title.src
                            16803 ; 2881 |#define RSRC_SETTINGS_PLAYMODE_TITLE 1224    
                            16804 ; 2882 |
                            16805 ; 2883 |//$FILENAME settings_contrast_title.src
                            16806 ; 2884 |#define RSRC_SETTINGS_CONTRAST_TITLE 1225    
                            16807 ; 2885 |//$FILENAME vie_settings_contrast_title.src
                            16808 ; 2886 |#define RSRC_VIE_SETTINGS_CONTRAST_TITLE 1226    
                            16809 ; 2887 |
                            16810 ; 2888 |//$FILENAME settings_eq_title.src
                            16811 ; 2889 |#define RSRC_SETTINGS_EQ_TITLE 1227    
                            16812 ; 2890 |//$FILENAME vie_settings_eq_title.src
                            16813 ; 2891 |#define RSRC_VIE_SETTINGS_EQ_TITLE 1228    
                            16814 ; 2892 |
                            16815 ; 2893 |//$FILENAME settings_exit_title.src
                            16816 ; 2894 |#define RSRC_SETTINGS_EXIT_TITLE 1229    
                            16817 ; 2895 |//$FILENAME vie_settings_exit_title.src
                            16818 ; 2896 |#define RSRC_VIE_SETTINGS_EXIT_TITLE 1230    
                            16819 ; 2897 |
                            16820 ; 2898 |//$FILENAME settings_set_date_title.src
                            16821 ; 2899 |#define RSRC_SETTINGS_SET_DATE_TITLE 1231    
                            16822 ; 2900 |//$FILENAME vie_settings_set_date_title.src
                            16823 ; 2901 |#define RSRC_VIE_SETTINGS_SET_DATE_TITLE 1232    
                            16824 ; 2902 |
                            16825 ; 2903 |//$FILENAME settings_set_time_title.src
                            16826 ; 2904 |#define RSRC_SETTINGS_SET_TIME_TITLE 1233    
                            16827 ; 2905 |//$FILENAME vie_settings_set_time_title.src
                            16828 ; 2906 |#define RSRC_VIE_SETTINGS_SET_TIME_TITLE 1234    
                            16829 ; 2907 |
                            16830 ; 2908 |//$FILENAME settings_playmode_normal.src
                            16831 ; 2909 |#define RSRC_SETTINGS_PLAYMODE_NORMAL 1235    
                            16832 ; 2910 |//$FILENAME vie_settings_playmode_normal.src
                            16833 ; 2911 |#define RSRC_VIE_SETTINGS_PLAYMODE_NORMAL 1236    
                            16834 ; 2912 |
                            16835 ; 2913 |//$FILENAME settings_playmode_repeatone.src
                            16836 ; 2914 |#define RSRC_SETTINGS_PLAYMODE_REPEATONE 1237    
                            16837 ; 2915 |//$FILENAME vie_settings_playmode_repeatone.src
                            16838 ; 2916 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATONE 1238    
                            16839 ; 2917 |
                            16840 ; 2918 |//$FILENAME settings_playmode_repeatall.src
                            16841 ; 2919 |#define RSRC_SETTINGS_PLAYMODE_REPEATALL 1239    
                            16842 ; 2920 |//$FILENAME vie_settings_playmode_repeatall.src
                            16843 ; 2921 |#define RSRC_VIE_SETTINGS_PLAYMODE_REPEATALL 1240    
                            16844 ; 2922 |
                            16845 ; 2923 |//$FILENAME settings_playmode_shuffle.src
                            16846 ; 2924 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE 1241    
                            16847 ; 2925 |//$FILENAME vie_settings_playmode_shuffle.src
                            16848 ; 2926 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE 1242    
                            16849 ; 2927 |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 284

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16850 ; 2928 |//$FILENAME settings_playmode_shuffle_repeat.src
                            16851 ; 2929 |#define RSRC_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1243    
                            16852 ; 2930 |//$FILENAME vie_settings_playmode_shuffle_repeat.src
                            16853 ; 2931 |#define RSRC_VIE_SETTINGS_PLAYMODE_SHUFFLE_REPEAT 1244    
                            16854 ; 2932 |
                            16855 ; 2933 |//$FILENAME settings_backlight_on.src
                            16856 ; 2934 |#define RSRC_SETTINGS_BACKLIGHT_ON 1245    
                            16857 ; 2935 |//$FILENAME vie_settings_backlight_on.src
                            16858 ; 2936 |#define RSRC_VIE_SETTINGS_BACKLIGHT_ON 1246    
                            16859 ; 2937 |
                            16860 ; 2938 |//$FILENAME settings_backlight_10s.src
                            16861 ; 2939 |#define RSRC_SETTINGS_BACKLIGHT_10S 1247    
                            16862 ; 2940 |//$FILENAME vie_settings_backlight_10s.src
                            16863 ; 2941 |#define RSRC_VIE_SETTINGS_BACKLIGHT_10S 1248    
                            16864 ; 2942 |
                            16865 ; 2943 |//$FILENAME settings_backlight_20s.src
                            16866 ; 2944 |#define RSRC_SETTINGS_BACKLIGHT_20S 1249    
                            16867 ; 2945 |//$FILENAME vie_settings_backlight_20s.src
                            16868 ; 2946 |#define RSRC_VIE_SETTINGS_BACKLIGHT_20s 1250    
                            16869 ; 2947 |
                            16870 ; 2948 |//$FILENAME settings_backlight_30s.src
                            16871 ; 2949 |#define RSRC_SETTINGS_BACKLIGHT_30S 1251    
                            16872 ; 2950 |//$FILENAME vie_settings_backlight_30s.src
                            16873 ; 2951 |#define RSRC_VIE_SETTINGS_BACKLIGHT_30S 1252    
                            16874 ; 2952 |
                            16875 ; 2953 |//$FILENAME settings_auto_shutdown_disable.src
                            16876 ; 2954 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_DISABLE 1253    
                            16877 ; 2955 |//$FILENAME vie_settings_auto_shutdown_disable.src
                            16878 ; 2956 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_DISABLE 1254    
                            16879 ; 2957 |
                            16880 ; 2958 |//$FILENAME settings_auto_shutdown_1minute.src
                            16881 ; 2959 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1255    
                            16882 ; 2960 |//$FILENAME vie_settings_auto_shutdown_1min.src
                            16883 ; 2961 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_1MINUTE 1256    
                            16884 ; 2962 |
                            16885 ; 2963 |//$FILENAME settings_auto_shutdown_2minutes.src
                            16886 ; 2964 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1257    
                            16887 ; 2965 |//$FILENAME vie_settings_auto_shutdown_2min.src
                            16888 ; 2966 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_2MINUTES 1258    
                            16889 ; 2967 |
                            16890 ; 2968 |//$FILENAME settings_auto_shutdown_5minutes.src
                            16891 ; 2969 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1259    
                            16892 ; 2970 |//$FILENAME vie_settings_auto_shutdown_5min.src
                            16893 ; 2971 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_5MINUTES 1260    
                            16894 ; 2972 |
                            16895 ; 2973 |//$FILENAME settings_auto_shutdown_10minutes.src
                            16896 ; 2974 |#define RSRC_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1261    
                            16897 ; 2975 |//$FILENAME vie_settings_auto_shutdown_10min.src
                            16898 ; 2976 |#define RSRC_VIE_SETTINGS_AUTO_SHUTDOWN_10MINUTES 1262    
                            16899 ; 2977 |
                            16900 ; 2978 |//$FILENAME settings_languages_eng.src
                            16901 ; 2979 |#define RSRC_SETTINGS_LANGUAGES_ENG 1263    
                            16902 ; 2980 |//$FILENAME settings_languages_vie.src
                            16903 ; 2981 |#define RSRC_SETTINGS_LANGUAGES_VIE 1264    
                            16904 ; 2982 |
                            16905 ; 2983 |//$FILENAME fraction_dot.src
                            16906 ; 2984 |#define RSRC_FRACTION_DOT 1265    
                            16907 ; 2985 |
                            16908 ; 2986 |//$FILENAME fm_background.src
                            16909 ; 2987 |#define RSRC_FM_BACKGROUND 1266    
                            16910 ; 2988 |//$FILENAME vie_fm_background.src
                            16911 ; 2989 |#define RSRC_VIE_FM_BACKGROUND 1267    
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 285

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16912 ; 2990 |
                            16913 ; 2991 |//$FILENAME searching_please_wait.src
                            16914 ; 2992 |#define RSRC_SEARCHING_PLEASE_WAIT 1268    
                            16915 ; 2993 |//$FILENAME vie_searching_please_wait.src
                            16916 ; 2994 |#define RSRC_VIE_SEARCHING_PLEASE_WAIT 1269    
                            16917 ; 2995 |
                            16918 ; 2996 |//$FILENAME fm_auto_search.src
                            16919 ; 2997 |#define RSRC_FM_AUTO_SEARCH 1270    
                            16920 ; 2998 |//$FILENAME vie_fm_auto_search.src
                            16921 ; 2999 |#define RSRC_VIE_FM_AUTO_SEARCH 1271    
                            16922 ; 3000 |
                            16923 ; 3001 |//$FILENAME jvj_shutdown_player.src
                            16924 ; 3002 |#define RSRC_JVJ_SHUTDOWN_PLAYER 1272    
                            16925 ; 3003 |//$FILENAME vie_jvj_shutdown_player.src
                            16926 ; 3004 |#define RSRC_VIE_JVJ_SHUTDOWN_PLAYER 1273    
                            16927 ; 3005 |
                            16928 ; 3006 |#endif //IF (!@def(resources))
                            16929 ; 3007 |
                            16930 
                            16932 
                            16933 ; 9    |#include "SysResourceApi.h"
                            16934 
                            16936 
                            16937 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16938 ; 2    |// Copyright(C) SigmaTel, Inc. 2002 - 2003
                            16939 ; 3    |//
                            16940 ; 4    |// File : SysResourceApi.h
                            16941 ; 5    |// Description : Structures and Functions Definitions for System Resource API
                            16942 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16943 ; 7    |
                            16944 ; 8    |#ifndef __SysResourceApi_h__
                            16945 ; 9    |#define __SysResourceApi_h__ 1
                            16946 ; 10   |
                            16947 ; 11   |#include "types.h"
                            16948 
                            16950 
                            16951 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            16952 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            16953 ; 3    |//
                            16954 ; 4    |// Filename: types.h
                            16955 ; 5    |// Description: Standard data types
                            16956 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            16957 ; 7    |
                            16958 ; 8    |#ifndef _TYPES_H
                            16959 ; 9    |#define _TYPES_H
                            16960 ; 10   |
                            16961 ; 11   |// TODO:  move this outta here!
                            16962 ; 12   |#if !defined(NOERROR)
                            16963 ; 13   |#define NOERROR 0
                            16964 ; 14   |#define SUCCESS 0
                            16965 ; 15   |#endif 
                            16966 ; 16   |#if !defined(SUCCESS)
                            16967 ; 17   |#define SUCCESS  0
                            16968 ; 18   |#endif
                            16969 ; 19   |#if !defined(ERROR)
                            16970 ; 20   |#define ERROR   -1
                            16971 ; 21   |#endif
                            16972 ; 22   |#if !defined(FALSE)
                            16973 ; 23   |#define FALSE 0
                            16974 ; 24   |#endif
                            16975 ; 25   |#if !defined(TRUE)
                            16976 ; 26   |#define TRUE  1
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 286

M:ADDR CODE           CYCLES LINE SOURCELINE
                            16977 ; 27   |#endif
                            16978 ; 28   |
                            16979 ; 29   |#if !defined(NULL)
                            16980 ; 30   |#define NULL 0
                            16981 ; 31   |#endif
                            16982 ; 32   |
                            16983 ; 33   |#define MAX_INT     0x7FFFFF
                            16984 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            16985 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            16986 ; 36   |#define MAX_ULONG   (-1) 
                            16987 ; 37   |
                            16988 ; 38   |#define WORD_SIZE   24              // word size in bits
                            16989 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            16990 ; 40   |
                            16991 ; 41   |
                            16992 ; 42   |#define BYTE    unsigned char       // btVarName
                            16993 ; 43   |#define CHAR    signed char         // cVarName
                            16994 ; 44   |#define USHORT  unsigned short      // usVarName
                            16995 ; 45   |#define SHORT   unsigned short      // sVarName
                            16996 ; 46   |#define WORD    unsigned int        // wVarName
                            16997 ; 47   |#define INT     signed int          // iVarName
                            16998 ; 48   |#define DWORD   unsigned long       // dwVarName
                            16999 ; 49   |#define LONG    signed long         // lVarName
                            17000 ; 50   |#define BOOL    unsigned int        // bVarName
                            17001 ; 51   |#define FRACT   _fract              // frVarName
                            17002 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17003 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17004 ; 54   |#define FLOAT   float               // fVarName
                            17005 ; 55   |#define DBL     double              // dVarName
                            17006 ; 56   |#define ENUM    enum                // eVarName
                            17007 ; 57   |#define CMX     _complex            // cmxVarName
                            17008 ; 58   |typedef WORD UCS3;                   // 
                            17009 ; 59   |
                            17010 ; 60   |#define UINT16  unsigned short
                            17011 ; 61   |#define UINT8   unsigned char   
                            17012 ; 62   |#define UINT32  unsigned long
                            17013 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17014 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17015 ; 65   |#define WCHAR   UINT16
                            17016 ; 66   |
                            17017 ; 67   |//UINT128 is 16 bytes or 6 words
                            17018 ; 68   |typedef struct UINT128_3500 {   
                            17019 ; 69   |    int val[6];     
                            17020 ; 70   |} UINT128_3500;
                            17021 ; 71   |
                            17022 ; 72   |#define UINT128   UINT128_3500
                            17023 ; 73   |
                            17024 ; 74   |// Little endian word packed byte strings:   
                            17025 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17026 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17027 ; 77   |// Little endian word packed byte strings:   
                            17028 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17029 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17030 ; 80   |
                            17031 ; 81   |// Declare Memory Spaces To Use When Coding
                            17032 ; 82   |// A. Sector Buffers
                            17033 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17034 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17035 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
                            17036 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 287

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17037 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17038 ; 88   |// B. Media DDI Memory
                            17039 ; 89   |#define MEDIA_DDI_MEM _Y
                            17040 ; 90   |
                            17041 ; 91   |
                            17042 ; 92   |
                            17043 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17044 ; 94   |// Examples of circular pointers:
                            17045 ; 95   |//    INT CIRC cpiVarName
                            17046 ; 96   |//    DWORD CIRC cpdwVarName
                            17047 ; 97   |
                            17048 ; 98   |#define RETCODE INT                 // rcVarName
                            17049 ; 99   |
                            17050 ; 100  |// generic bitfield structure
                            17051 ; 101  |struct Bitfield {
                            17052 ; 102  |    unsigned int B0  :1;
                            17053 ; 103  |    unsigned int B1  :1;
                            17054 ; 104  |    unsigned int B2  :1;
                            17055 ; 105  |    unsigned int B3  :1;
                            17056 ; 106  |    unsigned int B4  :1;
                            17057 ; 107  |    unsigned int B5  :1;
                            17058 ; 108  |    unsigned int B6  :1;
                            17059 ; 109  |    unsigned int B7  :1;
                            17060 ; 110  |    unsigned int B8  :1;
                            17061 ; 111  |    unsigned int B9  :1;
                            17062 ; 112  |    unsigned int B10 :1;
                            17063 ; 113  |    unsigned int B11 :1;
                            17064 ; 114  |    unsigned int B12 :1;
                            17065 ; 115  |    unsigned int B13 :1;
                            17066 ; 116  |    unsigned int B14 :1;
                            17067 ; 117  |    unsigned int B15 :1;
                            17068 ; 118  |    unsigned int B16 :1;
                            17069 ; 119  |    unsigned int B17 :1;
                            17070 ; 120  |    unsigned int B18 :1;
                            17071 ; 121  |    unsigned int B19 :1;
                            17072 ; 122  |    unsigned int B20 :1;
                            17073 ; 123  |    unsigned int B21 :1;
                            17074 ; 124  |    unsigned int B22 :1;
                            17075 ; 125  |    unsigned int B23 :1;
                            17076 ; 126  |};
                            17077 ; 127  |
                            17078 ; 128  |union BitInt {
                            17079 ; 129  |        struct Bitfield B;
                            17080 ; 130  |        int        I;
                            17081 ; 131  |};
                            17082 ; 132  |
                            17083 ; 133  |#define MAX_MSG_LENGTH 10
                            17084 ; 134  |struct CMessage
                            17085 ; 135  |{
                            17086 ; 136  |        unsigned int m_uLength;
                            17087 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17088 ; 138  |};
                            17089 ; 139  |
                            17090 ; 140  |typedef struct {
                            17091 ; 141  |    WORD m_wLength;
                            17092 ; 142  |    WORD m_wMessage;
                            17093 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17094 ; 144  |} Message;
                            17095 ; 145  |
                            17096 ; 146  |struct MessageQueueDescriptor
                            17097 ; 147  |{
                            17098 ; 148  |        int *m_pBase;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 288

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17099 ; 149  |        int m_iModulo;
                            17100 ; 150  |        int m_iSize;
                            17101 ; 151  |        int *m_pHead;
                            17102 ; 152  |        int *m_pTail;
                            17103 ; 153  |};
                            17104 ; 154  |
                            17105 ; 155  |struct ModuleEntry
                            17106 ; 156  |{
                            17107 ; 157  |    int m_iSignaledEventMask;
                            17108 ; 158  |    int m_iWaitEventMask;
                            17109 ; 159  |    int m_iResourceOfCode;
                            17110 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17111 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17112 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17113 ; 163  |    int m_uTimeOutHigh;
                            17114 ; 164  |    int m_uTimeOutLow;
                            17115 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17116 ; 166  |};
                            17117 ; 167  |
                            17118 ; 168  |union WaitMask{
                            17119 ; 169  |    struct B{
                            17120 ; 170  |        unsigned int m_bNone     :1;
                            17121 ; 171  |        unsigned int m_bMessage  :1;
                            17122 ; 172  |        unsigned int m_bTimer    :1;
                            17123 ; 173  |        unsigned int m_bButton   :1;
                            17124 ; 174  |    } B;
                            17125 ; 175  |    int I;
                            17126 ; 176  |} ;
                            17127 ; 177  |
                            17128 ; 178  |
                            17129 ; 179  |struct Button {
                            17130 ; 180  |        WORD wButtonEvent;
                            17131 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17132 ; 182  |};
                            17133 ; 183  |
                            17134 ; 184  |struct Message {
                            17135 ; 185  |        WORD wMsgLength;
                            17136 ; 186  |        WORD wMsgCommand;
                            17137 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17138 ; 188  |};
                            17139 ; 189  |
                            17140 ; 190  |union EventTypes {
                            17141 ; 191  |        struct CMessage msg;
                            17142 ; 192  |        struct Button Button ;
                            17143 ; 193  |        struct Message Message;
                            17144 ; 194  |};
                            17145 ; 195  |
                            17146 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17147 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17148 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17149 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17150 ; 200  |
                            17151 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17152 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17153 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17154 ; 204  |
                            17155 ; 205  |#if DEBUG
                            17156 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17157 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17158 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 289

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17159 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            17160 ; 210  |#define DebugBuildAssert(x)    
                            17161 ; 211  |#endif
                            17162 ; 212  |
                            17163 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17164 ; 214  |//  #pragma asm
                            17165 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17166 ; 216  |//  #pragma endasm
                            17167 ; 217  |
                            17168 ; 218  |
                            17169 ; 219  |#ifdef COLOR_262K
                            17170 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            17171 ; 221  |#elif defined(COLOR_65K)
                            17172 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            17173 ; 223  |#else
                            17174 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            17175 ; 225  |#endif
                            17176 ; 226  |    
                            17177 ; 227  |#endif // #ifndef _TYPES_H
                            17178 
                            17180 
                            17181 ; 12   |
                            17182 ; 13   |#define RSRC_TYPE_STRING                1
                            17183 ; 14   |#define RSRC_TYPE_DATA                  2
                            17184 ; 15   |#define RSRC_TYPE_BITMAP                3
                            17185 ; 16   |#define RSRC_TYPE_NESTED_RESOURCE       9
                            17186 ; 17   |
                            17187 ; 18   |#define MAX_NESTED_RSC      10           // Included Root Resource
                            17188 ; 19   |#define FREE_RSC_HANDLE     0xffffff    // Code for free handle
                            17189 ; 20   |
                            17190 ; 21   |#define RS_ROOT_HANDLE                      0           // Pass this handle to open
                            17191 ; 22   |                                                        // from the root.
                            17192 ; 23   |
                            17193 ; 24   |#define RSC_MAX_HANDLE_REACHED              0x800001    // No more Nested Handles free
                            17194 ; 25   |                                                        // Maximum allocated nested resour
                                  ce handle reached
                            17195 ; 26   |                                                        // To correct error increase the n
                                  umber of MAX_NESTED_RSC
                            17196 ; 27   |#define RSC_INVALID_NESTED_HANDLE           0x800002    // The Nested Resource Handle is I
                                  nvalid
                            17197 ; 28   |                                                        // Handle >= MAX_NESTED_RSC 
                            17198 ; 29   |#define RSC_INVALID_NESTED_NOT_ITIALIZED    0x800003    // The Nested Resource Handle is n
                                  ot initialized
                            17199 ; 30   |                                                        // element RscNumber of Struct_Han
                                  dle_Nested_Rsc 
                            17200 ; 31   |                                                        // is FREE_RSC_HANDLE in 
                            17201 ; 32   |#define RSC_INVALID_RSC                     0x800004    // Resource is invalid. Resource H
                                  eader does not
                            17202 ; 33   |#define RSC_INVALID_MEM_SPACE               0x800005    // Memory Space for resource is in
                                  valid. Valid spaces are X, Y or P.
                            17203 ; 34   |#define RSC_ERROR_READING_RSC               0x800006
                            17204 ; 35   |
                            17205 ; 36   |#define TARGET_MEM_X                        0x800000
                            17206 ; 37   |#define TARGET_MEM_Y                        0x400000
                            17207 ; 38   |#define TARGET_MEM_L                        0x200000
                            17208 ; 39   |#define TARGET_MEM_P                        0x100000
                            17209 ; 40   |
                            17210 ; 41   |typedef struct {
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 290

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17211 ; 42   |    WORD    wRscNumber;             // Nested resource number
                            17212 ; 43   |                                    // 0x00 = Root Resource
                            17213 ; 44   |                                    // 0xffff = Free Handle
                            17214 ; 45   |    WORD    wStartPosition;         // Start position data section (in bytes)
                            17215 ; 46   |    WORD    wCurrentPosition;       // Current position (in bytes)
                            17216 ; 47   |} Struct_Handle_Nested_Rsc, * pStruct_Handle_Nested_Rsc;
                            17217 ; 48   |
                            17218 ; 49   |RETCODE _reentrant SysOpenResource(WORD wRscNum, BYTE btHandleNestedParentRsc);
                            17219 ; 50   |RETCODE _reentrant SysCloseResource(BYTE btHandleNestedRsc);
                            17220 ; 51   |RETCODE _reentrant SysLoadResource(WORD wRscNum, BYTE btHandleNestedRsc, WORD wRscType,
                            17221 ; 52   |                        WORD *pwTargetBuffer, WORD wTargetSpace, WORD wMaxSize);
                            17222 ; 53   |RETCODE _reentrant SysResourceFileRead(BYTE btHandleNestedRsc, WORD wNumBytes, 
                            17223 ; 54   |                            WORD wTargetSpace, WORD *pwTargetBuffer);
                            17224 ; 55   |RETCODE _reentrant SysResourceFileSeek(BYTE btHandleNestedRsc, WORD wNumWords);           
                                               
                            17225 ; 56   |WORD _reentrant SysResourceFileTell(BYTE btHandleNestedRsc);
                            17226 ; 57   |void _reentrant SysSetResourceTag(WORD wTag);
                            17227 ; 58   |                   
                            17228 ; 59   |extern WORD wResourceTag;
                            17229 ; 60   |#define SysGetResourceTag(void) (wResourceTag)
                            17230 ; 61   |
                            17231 ; 62   |extern void EnterNonReentrantSection(void);
                            17232 ; 63   |extern void LeaveNonReentrantSection(void);
                            17233 ; 64   |
                            17234 ; 65   |#endif
                            17235 
                            17237 
                            17238 ; 10   |#include "..\displaydriver.h"
                            17239 
                            17241 
                            17242 ; 1    |#ifndef _DISPLAY_DRIVER_H
                            17243 ; 2    |#define _DISPLAY_DRIVER_H
                            17244 ; 3    |
                            17245 ; 4    |//currently, framebuffer only works when located in the Y memory space.
                            17246 ; 5    |#include "types.h"
                            17247 
                            17249 
                            17250 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17251 ; 2    |// Copyright(C) SigmaTel, Inc. 2000-2004
                            17252 ; 3    |//
                            17253 ; 4    |// Filename: types.h
                            17254 ; 5    |// Description: Standard data types
                            17255 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17256 ; 7    |
                            17257 ; 8    |#ifndef _TYPES_H
                            17258 ; 9    |#define _TYPES_H
                            17259 ; 10   |
                            17260 ; 11   |// TODO:  move this outta here!
                            17261 ; 12   |#if !defined(NOERROR)
                            17262 ; 13   |#define NOERROR 0
                            17263 ; 14   |#define SUCCESS 0
                            17264 ; 15   |#endif 
                            17265 ; 16   |#if !defined(SUCCESS)
                            17266 ; 17   |#define SUCCESS  0
                            17267 ; 18   |#endif
                            17268 ; 19   |#if !defined(ERROR)
                            17269 ; 20   |#define ERROR   -1
                            17270 ; 21   |#endif
                            17271 ; 22   |#if !defined(FALSE)
                            17272 ; 23   |#define FALSE 0
                            17273 ; 24   |#endif
                            17274 ; 25   |#if !defined(TRUE)
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 291

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17275 ; 26   |#define TRUE  1
                            17276 ; 27   |#endif
                            17277 ; 28   |
                            17278 ; 29   |#if !defined(NULL)
                            17279 ; 30   |#define NULL 0
                            17280 ; 31   |#endif
                            17281 ; 32   |
                            17282 ; 33   |#define MAX_INT     0x7FFFFF
                            17283 ; 34   |#define MAX_LONG    0x7FFFFFffffff
                            17284 ; 35   |        // max positive unsigned long value: -1 == 0xFFFFFFffffff
                            17285 ; 36   |#define MAX_ULONG   (-1) 
                            17286 ; 37   |
                            17287 ; 38   |#define WORD_SIZE   24              // word size in bits
                            17288 ; 39   |#define BYTES_PER_WORD 3            // 8 bit bytes
                            17289 ; 40   |
                            17290 ; 41   |
                            17291 ; 42   |#define BYTE    unsigned char       // btVarName
                            17292 ; 43   |#define CHAR    signed char         // cVarName
                            17293 ; 44   |#define USHORT  unsigned short      // usVarName
                            17294 ; 45   |#define SHORT   unsigned short      // sVarName
                            17295 ; 46   |#define WORD    unsigned int        // wVarName
                            17296 ; 47   |#define INT     signed int          // iVarName
                            17297 ; 48   |#define DWORD   unsigned long       // dwVarName
                            17298 ; 49   |#define LONG    signed long         // lVarName
                            17299 ; 50   |#define BOOL    unsigned int        // bVarName
                            17300 ; 51   |#define FRACT   _fract              // frVarName
                            17301 ; 52   |#define LFRACT  long _fract         // lfrVarName
                            17302 ; 53   |#define CIRC    _circ               // cp<type prefix>VarName (see below)
                            17303 ; 54   |#define FLOAT   float               // fVarName
                            17304 ; 55   |#define DBL     double              // dVarName
                            17305 ; 56   |#define ENUM    enum                // eVarName
                            17306 ; 57   |#define CMX     _complex            // cmxVarName
                            17307 ; 58   |typedef WORD UCS3;                   // 
                            17308 ; 59   |
                            17309 ; 60   |#define UINT16  unsigned short
                            17310 ; 61   |#define UINT8   unsigned char   
                            17311 ; 62   |#define UINT32  unsigned long
                            17312 ; 63   |#define UINT64  unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17313 ; 64   |#define INT64   unsigned long   // need to figure out how to do 64 bit values.  Or port ex
                                  isiting code to only use 48 bit
                            17314 ; 65   |#define WCHAR   UINT16
                            17315 ; 66   |
                            17316 ; 67   |//UINT128 is 16 bytes or 6 words
                            17317 ; 68   |typedef struct UINT128_3500 {   
                            17318 ; 69   |    int val[6];     
                            17319 ; 70   |} UINT128_3500;
                            17320 ; 71   |
                            17321 ; 72   |#define UINT128   UINT128_3500
                            17322 ; 73   |
                            17323 ; 74   |// Little endian word packed byte strings:   
                            17324 ; 75   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17325 ; 76   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17326 ; 77   |// Little endian word packed byte strings:   
                            17327 ; 78   |//      _packed BYTE bTextVarName[]="a string";  bText is a packed byte string prefix
                            17328 ; 79   |// Convert to big endian words by reordering bytes from high to low using swizzle.
                            17329 ; 80   |
                            17330 ; 81   |// Declare Memory Spaces To Use When Coding
                            17331 ; 82   |// A. Sector Buffers
                            17332 ; 83   |#define SECTOR_BUFFER_MEM_X _X
                            17333 ; 84   |#define SECTOR_BUFFER_MEM_Y _Y
                            17334 ; 85   |#define SECTOR_BUFFER_MEM SECTOR_BUFFER_MEM_X
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 292

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17335 ; 86   |typedef WORD SECTOR_BUFFER_MEM SECTOR_BUFFER;
                            17336 ; 87   |typedef SECTOR_BUFFER * P_SECTOR_BUFFER;
                            17337 ; 88   |// B. Media DDI Memory
                            17338 ; 89   |#define MEDIA_DDI_MEM _Y
                            17339 ; 90   |
                            17340 ; 91   |
                            17341 ; 92   |
                            17342 ; 93   |// Pointers to linear structures are labeled as: p<type prefix>VarName
                            17343 ; 94   |// Examples of circular pointers:
                            17344 ; 95   |//    INT CIRC cpiVarName
                            17345 ; 96   |//    DWORD CIRC cpdwVarName
                            17346 ; 97   |
                            17347 ; 98   |#define RETCODE INT                 // rcVarName
                            17348 ; 99   |
                            17349 ; 100  |// generic bitfield structure
                            17350 ; 101  |struct Bitfield {
                            17351 ; 102  |    unsigned int B0  :1;
                            17352 ; 103  |    unsigned int B1  :1;
                            17353 ; 104  |    unsigned int B2  :1;
                            17354 ; 105  |    unsigned int B3  :1;
                            17355 ; 106  |    unsigned int B4  :1;
                            17356 ; 107  |    unsigned int B5  :1;
                            17357 ; 108  |    unsigned int B6  :1;
                            17358 ; 109  |    unsigned int B7  :1;
                            17359 ; 110  |    unsigned int B8  :1;
                            17360 ; 111  |    unsigned int B9  :1;
                            17361 ; 112  |    unsigned int B10 :1;
                            17362 ; 113  |    unsigned int B11 :1;
                            17363 ; 114  |    unsigned int B12 :1;
                            17364 ; 115  |    unsigned int B13 :1;
                            17365 ; 116  |    unsigned int B14 :1;
                            17366 ; 117  |    unsigned int B15 :1;
                            17367 ; 118  |    unsigned int B16 :1;
                            17368 ; 119  |    unsigned int B17 :1;
                            17369 ; 120  |    unsigned int B18 :1;
                            17370 ; 121  |    unsigned int B19 :1;
                            17371 ; 122  |    unsigned int B20 :1;
                            17372 ; 123  |    unsigned int B21 :1;
                            17373 ; 124  |    unsigned int B22 :1;
                            17374 ; 125  |    unsigned int B23 :1;
                            17375 ; 126  |};
                            17376 ; 127  |
                            17377 ; 128  |union BitInt {
                            17378 ; 129  |        struct Bitfield B;
                            17379 ; 130  |        int        I;
                            17380 ; 131  |};
                            17381 ; 132  |
                            17382 ; 133  |#define MAX_MSG_LENGTH 10
                            17383 ; 134  |struct CMessage
                            17384 ; 135  |{
                            17385 ; 136  |        unsigned int m_uLength;
                            17386 ; 137  |        unsigned int m_uMsg[MAX_MSG_LENGTH];
                            17387 ; 138  |};
                            17388 ; 139  |
                            17389 ; 140  |typedef struct {
                            17390 ; 141  |    WORD m_wLength;
                            17391 ; 142  |    WORD m_wMessage;
                            17392 ; 143  |    WORD m_wParams[MAX_MSG_LENGTH];
                            17393 ; 144  |} Message;
                            17394 ; 145  |
                            17395 ; 146  |struct MessageQueueDescriptor
                            17396 ; 147  |{
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 293

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17397 ; 148  |        int *m_pBase;
                            17398 ; 149  |        int m_iModulo;
                            17399 ; 150  |        int m_iSize;
                            17400 ; 151  |        int *m_pHead;
                            17401 ; 152  |        int *m_pTail;
                            17402 ; 153  |};
                            17403 ; 154  |
                            17404 ; 155  |struct ModuleEntry
                            17405 ; 156  |{
                            17406 ; 157  |    int m_iSignaledEventMask;
                            17407 ; 158  |    int m_iWaitEventMask;
                            17408 ; 159  |    int m_iResourceOfCode;
                            17409 ; 160  |    struct MessageQueueDescriptor *m_pMessageQueue;
                            17410 ; 161  |    int _asmfunc (*m_pProcessEntryPoint)(union WaitMask Signals,struct MessageQueueDescrip
                                  tor *);
                            17411 ; 162  |    int _asmfunc (*m_pInitFunction)(struct MessageQueueDescriptor *);
                            17412 ; 163  |    int m_uTimeOutHigh;
                            17413 ; 164  |    int m_uTimeOutLow;
                            17414 ; 165  |    int _asmfunc (*m_pBackgroundFunction)(struct MessageQueueDescriptor *);
                            17415 ; 166  |};
                            17416 ; 167  |
                            17417 ; 168  |union WaitMask{
                            17418 ; 169  |    struct B{
                            17419 ; 170  |        unsigned int m_bNone     :1;
                            17420 ; 171  |        unsigned int m_bMessage  :1;
                            17421 ; 172  |        unsigned int m_bTimer    :1;
                            17422 ; 173  |        unsigned int m_bButton   :1;
                            17423 ; 174  |    } B;
                            17424 ; 175  |    int I;
                            17425 ; 176  |} ;
                            17426 ; 177  |
                            17427 ; 178  |
                            17428 ; 179  |struct Button {
                            17429 ; 180  |        WORD wButtonEvent;
                            17430 ; 181  |        WORD wUnused[MAX_MSG_LENGTH];   
                            17431 ; 182  |};
                            17432 ; 183  |
                            17433 ; 184  |struct Message {
                            17434 ; 185  |        WORD wMsgLength;
                            17435 ; 186  |        WORD wMsgCommand;
                            17436 ; 187  |        WORD wMsgParms[MAX_MSG_LENGTH-1];
                            17437 ; 188  |};
                            17438 ; 189  |
                            17439 ; 190  |union EventTypes {
                            17440 ; 191  |        struct CMessage msg;
                            17441 ; 192  |        struct Button Button ;
                            17442 ; 193  |        struct Message Message;
                            17443 ; 194  |};
                            17444 ; 195  |
                            17445 ; 196  |// next 2 used to get updater build to return correct protocol ver in scsi response.
                            17446 ; 197  |#define BUILD_TYPE_UPDATER  0x100
                            17447 ; 198  |#define BUILD_TYPE_HOSTLINK 0x101
                            17448 ; 199  |#define BUILD_TYPE_PLAYER   0x102
                            17449 ; 200  |
                            17450 ; 201  |// Resets part if RETAIL build. DEBUG build executes debug instruction to halt.
                            17451 ; 202  |#define SystemHalt() __asm(" include 'sysmacro.asm' \n error") 
                            17452 ; 203  |#define assert(x)    if(!(x)) __asm(" include 'sysmacro.asm' \n error")
                            17453 ; 204  |
                            17454 ; 205  |#if DEBUG
                            17455 ; 206  |// For DEBUG builds, DebugBuildAssert(condition) halts if condition evaluates to FALSE. 
                            17456 ; 207  |#define DebugBuildAssert(x)    if(!(x)) __asm(" debug ")
                            17457 ; 208  |#else 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 294

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17458 ; 209  |// For RETAIL builds, DebugBuildAssert(condition) does nothing & execution continues rathe
                                  r than halt or reset. 
                            17459 ; 210  |#define DebugBuildAssert(x)    
                            17460 ; 211  |#endif
                            17461 ; 212  |
                            17462 ; 213  |// Do this in your C files to make a reminder that's displayed during the build.
                            17463 ; 214  |//  #pragma asm
                            17464 ; 215  |//  WARN 'Note to builder: reminder to do this after verifying that'
                            17465 ; 216  |//  #pragma endasm
                            17466 ; 217  |
                            17467 ; 218  |
                            17468 ; 219  |#ifdef COLOR_262K
                            17469 ; 220  |#define RGB(r,g,b)    ((0x0000FC & (r)) << 10) | ((0x0000FC & (g)) << 4) | ((0x0000FC & (b
                                  )) >> 2)    //262k
                            17470 ; 221  |#elif defined(COLOR_65K)
                            17471 ; 222  |#define RGB(r,g,b)    ((0x0000F8 & (r)) << 8) | ((0x0000FC & (g)) << 3) | ((0x0000F8 & (b)
                                  ) >> 3)  //65k
                            17472 ; 223  |#else
                            17473 ; 224  |#define RGB(r,g,b)       ((0x0000F0 & (r)) << 4) | (0x0000F0 & (g)) | ((0x0000F0 & (b)) >>
                                   4)
                            17474 ; 225  |#endif
                            17475 ; 226  |    
                            17476 ; 227  |#endif // #ifndef _TYPES_H
                            17477 
                            17479 
                            17480 ; 6    |
                            17481 ; 7    |_reentrant void HALDisplayInit(void);
                            17482 ; 8    |_reentrant void HALDisplaySendCommand(WORD wCommand);
                            17483 ; 9    |_reentrant void HALDisplaySendData(WORD wPage, WORD wColumn, WORD wCount, WORD wByteIndex,
                                  WORD* pBuffer, WORD wDisplayOperation);
                            17484 ; 10   |_reentrant void HALDisplaySetContrast(INT iContrast);
                            17485 ; 11   |_reentrant void HALDisplayDecContrast(void);
                            17486 ; 12   |_reentrant void HALDisplayIncContrast(void);
                            17487 
                            17494 
                            17495 ; 13   |_reentrant void HALHandleMessage(Message *pMsg);
                            17496 ; 14   |
                            17497 ; 15   |
                            17498 ; 16   |
                            17499 ; 17   |
                            17500 ; 18   |#endif
                            17501 
                            17503 
                            17504 ; 11   |#include "SED15xx.h"
                            17505 
                            17507 
                            17508 ; 1    |#ifndef SED15xx_H
                            17509 ; 2    |#define SED15xx_H
                            17510 ; 3    |
                            17511 ; 4    |//DanhNguyen reviews: For X8iTF OLED LCD
                            17512 ; 5    |
                            17513 ; 6    |//USBSUSPEND GPIO37
                            17514 ; 7    |#ifndef USB_SUSPEND_GPD0
                            17515 ; 8    |#define USB_SUSPEND_GPDO      HW_GP1DOR.B.B13
                            17516 ; 9    |#define USB_SUSPEND_GPDOE     HW_GP1DOER.B.B13
                            17517 ; 10   |#define USB_SUSPEND_GPEN      HW_GP1ENR.B.B13
                            17518 ; 11   |#define USB_SUSPEND_GPPWR     HW_GP1PWR.B.B13
                            17519 ; 12   |#endif 
                            17520 ; 13   |
                            17521 ; 14   |//GPIO42 control PWRON pin of ltc345
                            17522 ; 15   |#ifndef PWR_ON_GPD0
                            17523 ; 16   |#define PWR_ON_GPDO      HW_GP1DOR.B.B18
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 295

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17524 ; 17   |#define PWR_ON_GPDOE     HW_GP1DOER.B.B18
                            17525 ; 18   |#define PWR_ON_GPEN      HW_GP1ENR.B.B18
                            17526 ; 19   |#define PWR_ON_GPPWR     HW_GP1PWR.B.B18
                            17527 ; 20   |#endif 
                            17528 ; 21   |
                            17529 ; 22   |#ifndef LCD_BL_GPDO
                            17530 ; 23   |#define LCD_BL_GPDO         HW_GP1DOER.B.B15
                            17531 ; 24   |#define LCD_BL_GPDOE        HW_GP1DOER.B.B15
                            17532 ; 25   |#define LCD_BL_GPPWR        HW_GP1PWR.B.B15
                            17533 ; 26   |#define LCD_BL_GPEN         HW_GP1ENR.B.B15
                            17534 ; 27   |#endif  //LCD_command/data_select
                            17535 ; 28   |
                            17536 ; 29   |//GPIO39 turn on off VCC oled
                            17537 ; 30   |#ifndef LCD_VCC_GPDO
                            17538 ; 31   |#define LCD_VCC_GPDO      HW_GP1DOR.B.B15
                            17539 ; 32   |#define LCD_VCC_GPDOE     HW_GP1DOER.B.B15
                            17540 ; 33   |#define LCD_VCC_GPEN      HW_GP1ENR.B.B15
                            17541 ; 34   |#define LCD_VCC_GPPWR     HW_GP1PWR.B.B15
                            17542 ; 35   |#endif
                            17543 ; 36   |
                            17544 ; 37   |#ifndef LCD_RESET_GPDO
                            17545 ; 38   |#define LCD_RESET_GPDO      HW_GP1DOR.B.B20
                            17546 ; 39   |#define LCD_RESET_GPDOE     HW_GP1DOER.B.B20
                            17547 ; 40   |#define LCD_RESET_GPEN      HW_GP1ENR.B.B20
                            17548 ; 41   |#define LCD_RESET_GPPWR     HW_GP1PWR.B.B20
                            17549 ; 42   |#endif 
                            17550 ; 43   |
                            17551 ; 44   |#ifndef LCD_RDE_GPD0
                            17552 ; 45   |#define LCD_RDE_GPDO        HW_GP0DOR.B.B11
                            17553 ; 46   |#define LCD_RDE_GPDOE       HW_GP0DOER.B.B11
                            17554 ; 47   |#define LCD_RDE_GPEN        HW_GP0ENR.B.B11
                            17555 ; 48   |#define LCD_RDE_GPPWR       HW_GP0PWR.B.B11
                            17556 ; 49   |#endif
                            17557 ; 50   |
                            17558 ; 51   |
                            17559 ; 52   |#ifndef LCD_CS1_GPDO         
                            17560 ; 53   |#define LCD_CS1_GPDO         HW_GP0DOR.B.B8
                            17561 ; 54   |#define LCD_CS1_GPDOE        HW_GP0DOER.B.B8
                            17562 ; 55   |#define LCD_CS1_GPEN         HW_GP0ENR.B.B8
                            17563 ; 56   |#define LCD_CS1_GPPWR        HW_GP0PWR.B.B8
                            17564 ; 57   |#endif
                            17565 ; 58   |
                            17566 ; 59   |#ifndef LCD_RW_GPDO
                            17567 ; 60   |#define LCD_RW_GPDO         HW_GP0DOER.B.B9
                            17568 ; 61   |#define LCD_RW_GPDOE        HW_GP0DOER.B.B9
                            17569 ; 62   |#define LCD_RW_GPPWR        HW_GP0PWR.B.B9
                            17570 ; 63   |#define LCD_RW_GPEN         HW_GP0ENR.B.B9
                            17571 ; 64   |#endif
                            17572 ; 65   |
                            17573 ; 66   |
                            17574 ; 67   |#ifndef LCD_DC_GPDO
                            17575 ; 68   |#define LCD_DC_GPDO         HW_GP0DOR.B.B10
                            17576 ; 69   |#define LCD_DC_GPDOE        HW_GP0DOER.B.B10
                            17577 ; 70   |#define LCD_DC_GPPWR        HW_GP0PWR.B.B10
                            17578 ; 71   |#define LCD_DC_GPEN         HW_GP0ENR.B.B10
                            17579 ; 72   |#endif
                            17580 ; 73   |
                            17581 ; 74   |// LCD_D0   GPIO_19
                            17582 ; 75   |#ifndef LCD_DATA_D00 
                            17583 ; 76   |#define LCD_DATA_D00           HW_GP0DOR.B.B19
                            17584 ; 77   |#define LCD_DATA_D00_GPDOE     HW_GP0DOER.B.B19
                            17585 ; 78   |#define LCD_DATA_D00_GPEN      HW_GP0ENR.B.B19
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 296

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17586 ; 79   |#define LCD_DATA_D00_GPPWR     HW_GP0PWR.B.B19
                            17587 ; 80   |#endif
                            17588 ; 81   |
                            17589 ; 82   |// LCD_D3   GPIO_33
                            17590 ; 83   |#ifndef LCD_DATA_D03 
                            17591 ; 84   |#define LCD_DATA_D03           HW_GP1DOR.B.B9
                            17592 ; 85   |#define LCD_DATA_D03_GPDOE     HW_GP1DOER.B.B9
                            17593 ; 86   |#define LCD_DATA_D03_GPEN      HW_GP1ENR.B.B9
                            17594 ; 87   |#define LCD_DATA_D03_GPPWR     HW_GP1PWR.B.B9
                            17595 ; 88   |#endif
                            17596 ; 89   |
                            17597 ; 90   |// LCD_D4   GPIO_51
                            17598 ; 91   |#ifndef LCD_DATA_D04 
                            17599 ; 92   |#define LCD_DATA_D04           HW_GP2DOR.B.B3
                            17600 ; 93   |#define LCD_DATA_D04_GPDOE     HW_GP2DOER.B.B3
                            17601 ; 94   |#define LCD_DATA_D04_GPEN      HW_GP2ENR.B.B3
                            17602 ; 95   |#define LCD_DATA_D04_GPPWR     HW_GP2PWR.B.B3
                            17603 ; 96   |#endif
                            17604 ; 97   |
                            17605 ; 98   |
                            17606 ; 99   |#ifndef LCD_MIN_CONTRAST
                            17607 ; 100  |#define LCD_MIN_CONTRAST 0
                            17608 ; 101  |#endif
                            17609 ; 102  |
                            17610 ; 103  |#ifndef LCD_MAX_CONTRAST
                            17611 ; 104  |#define LCD_MAX_CONTRAST  250
                            17612 ; 105  |#endif
                            17613 ; 106  |
                            17614 ; 107  |#ifndef LCD_STEPSIZE_CONTRAST
                            17615 ; 108  |#define LCD_STEPSIZE_CONTRAST 20
                            17616 ; 109  |#endif
                            17617 ; 110  |
                            17618 ; 111  |#ifndef DEFAULT_CONTRAST
                            17619 ; 112  |#define DEFAULT_CONTRAST 80
                            17620 ; 113  |#endif
                            17621 ; 114  |
                            17622 ; 115  |
                            17623 ; 116  |typedef union               /* GPIO Pin Register Bank 0 */
                            17624 ; 117  |{
                            17625 ; 118  |    struct {
                            17626 ; 119  |        WORD Data  :8;
                            17627 ; 120  |        WORD Reserved  :16;
                            17628 ; 121  |    } B;
                            17629 ; 122  |    int I;
                            17630 ; 123  |} LCDgpr_type;
                            17631 ; 124  |
                            17632 ; 125  |#define CMD_SET_LOWER_COLUMN_ADDRESS(x)     (x&0xf)
                            17633 ; 126  |#define CMD_SET_HIGHER_COLUMN_ADDRESS(x)    0x10|((x>>4)&0xf)
                            17634 ; 127  |#define CMD_SET_PAGE_ADDRESS(x)             0xb0|(x&0xf)
                            17635 ; 128  |#define CMD_SET_CONTRAST                    0x81
                            17636 ; 129  |
                            17637 ; 130  |#ifndef LCD_DATA_DO
                            17638 ; 131  |#define LCD_DATA_DO      (*(volatile LCDgpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOR)).B.D
                                  ata
                            17639 ; 132  |#define LCD_DATA_DOE     (*(volatile LCDgpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPDOER)).B.
                                  Data
                            17640 ; 133  |#define LCD_DATA_EN      (*(volatile LCDgpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPENR)).B.D
                                  ata
                            17641 ; 134  |#define LCD_DATA_PWR     (*(volatile LCDgpr_type _X*) (HW_GPB0_BASEADDR+HW_GPB_GPPWR)).B.D
                                  ata
                            17642 ; 135  |#endif
                            17643 ; 136  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 297

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17644 ; 137  |#define _MultiNop() _nop();_nop();_nop()
                            17645 ; 138  |
                            17646 ; 139  |extern INT  g_iContrastPercentage;  // default contrast 50% if settings.dat is not present
                                  
                            17647 ; 140  |
                            17648 ; 141  |#endif
                            17649 
                            17651 
                            17652 ; 12   |#include "..\..\..\System\MsgModules\Hardware\Tuner\STFM1000\STFM1000.h"
                            17653 
                            17655 
                            17656 ; 1    |////////////////////////////////////////////////////////////////////////////////
                            17657 ; 2    |// Copyright(C) SigmaTel, Inc. 2005
                            17658 ; 3    |//
                            17659 ; 4    |// Filename: STFM1000.h
                            17660 ; 5    |// Description: 
                            17661 ; 6    |////////////////////////////////////////////////////////////////////////////////
                            17662 ; 7    |
                            17663 ; 8    |#ifndef _STFM_1000_H
                            17664 ; 9    |#define _STFM_1000_H
                            17665 ; 10   |//////////////////////////////////////////////////////////////////////////////
                            17666 ; 11   |//!   Includes
                            17667 ; 12   |//////////////////////////////////////////////////////////////////////////////
                            17668 ; 13   |
                            17669 ; 14   |////////////////////////////////////////////////////////////////////////////////
                            17670 ; 15   |//! Definitions
                            17671 ; 16   |////////////////////////////////////////////////////////////////////////////////
                            17672 ; 17   |
                            17673 ; 18   |/**********************************************************************/
                            17674 ; 19   |
                            17675 ; 20   |//! STFM1000 Register Addresses
                            17676 ; 21   |// as of 2005/07/28
                            17677 ; 22   |#define TUNE1_REG_ADDR                      0x00
                            17678 ; 23   |#define SDNOMINAL_REG_ADDR                  0x04
                            17679 ; 24   |#define PILOTTRACKING_REG_ADDR              0x08
                            17680 ; 25   |#define STFM1000_UNUSED_REG_0C              0x0C
                            17681 ; 26   |#define INITIALIZATION1_REG_ADDR            0x10
                            17682 ; 27   |#define INITIALIZATION2_REG_ADDR            0x14
                            17683 ; 28   |#define INITIALIZATION3_REG_ADDR            0x18
                            17684 ; 29   |#define INITIALIZATION4_REG_ADDR            0x1C
                            17685 ; 30   |#define INITIALIZATION5_REG_ADDR            0x20
                            17686 ; 31   |#define INITIALIZATION6_REG_ADDR            0x24
                            17687 ; 32   |#define REF_REG_ADDR                        0x28
                            17688 ; 33   |#define LNA_REG_ADDR                        0x2C
                            17689 ; 34   |#define MIXFILT_REG_ADDR                    0x30
                            17690 ; 35   |#define CLK1_REG_ADDR                       0x34
                            17691 ; 36   |#define CLK2_REG_ADDR                       0x38
                            17692 ; 37   |#define ADC_REG_ADDR                        0x3C
                            17693 ; 38   |#define STFM1000_UNUSED_REG_40              0x40
                            17694 ; 39   |#define AGC_CONTROL1_REG_ADDR               0x44
                            17695 ; 40   |#define AGC_CONTROL2_REG_ADDR               0x48
                            17696 ; 41   |#define STFM1000_UNUSED_REG_4C              0x4C
                            17697 ; 42   |#define STFM1000_UNUSED_REG_50              0x50
                            17698 ; 43   |#define STFM1000_UNUSED_REG_54              0x54
                            17699 ; 44   |#define STFM1000_UNUSED_REG_58              0x58
                            17700 ; 45   |#define DATAPATH_REG_ADDR                   0x5C
                            17701 ; 46   |#define RMS_REG_ADDR                        0x60
                            17702 ; 47   |#define AGC_STAT_REG_ADDR                   0x64
                            17703 ; 48   |#define SIGNALQUALITY_REG_ADDR              0x68
                            17704 ; 49   |#define DCEST_REG_ADDR                      0x6C
                            17705 ; 50   |#define RSSI_TONE_REG_ADDR                  0x70
                            17706 ; 51   |#define PILOTCORRECTION_REG_ADDR            0x74
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 298

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17707 ; 52   |#define ATTENTION_REG_ADDR                  0x78
                            17708 ; 53   |#define CL3_REG_ADDR                        0x7C
                            17709 ; 54   |#define CHIPID_REG_ADDR                     0x80
                            17710 ; 55   |
                            17711 ; 56   |
                            17712 ; 57   |//! STFM1000 Register Fields
                            17713 ; 58   |// as of 2005/07/28
                            17714 ; 59   |
                            17715 ; 60   |// ******* Generic Definitions ***********************
                            17716 ; 61   |#define REGISTER_BYTES                      4
                            17717 ; 62   |
                            17718 ; 63   |#define WHOLEREG_MASK                       0xFFFFFFFF
                            17719 ; 64   |#define BYTE3_MASK                          0xFF000000
                            17720 ; 65   |#define BYTE2_MASK                          0x00FF0000
                            17721 ; 66   |#define BYTE1_MASK                          0x0000FF00
                            17722 ; 67   |#define BYTE0_MASK                          0x000000FF
                            17723 ; 68   |// ***************************************************
                            17724 ; 69   |
                            17725 ; 70   |
                            17726 ; 71   |// #define TUNE1_REG_ADDR                      0x00
                            17727 ; 72   |// ***************************************************
                            17728 ; 73   |#define TUNE1_B2_MIX_REG_MASK               0x001C0000
                            17729 ; 74   |#define TUNE1_CICOSR_REG_MASK               0x00007E00
                            17730 ; 75   |#define TUNE1_PLL_DIV_REG_MASK              0x000001FF
                            17731 ; 76   |// ***************************************************
                            17732 ; 77   |#define TUNE1_STARTUP_REG              0
                            17733 ; 78   |#define TUNE1_B2_MIX_REG               1             // IF = -100 kHz
                            17734 ; 79   |// b010110100 -- For Ftune=87.5MHz, we want Ffe=875-1, thus Ndiv = 11, Incr = 4
                            17735 ; 80   |#define TUNE1_PLL_DIV_REG              0xB4
                            17736 ; 81   |#define TUNE1_CICOSR_REG               36
                            17737 ; 82   |
                            17738 ; 83   |// #define SDNOMINAL_REG_ADDR                  0x04
                            17739 ; 84   |// ***************************************************
                            17740 ; 85   |#define SDNOMINAL_REG_MASK                  0xFFFFFFFF
                            17741 ; 86   |// ***************************************************
                            17742 ; 87   |// Based on tuning param's above
                            17743 ; 88   |#define SDNOMINAL_REG                  476390083
                            17744 ; 89   |
                            17745 ; 90   |// #define PILOTTRACKING_REG_ADDR              0x08
                            17746 ; 91   |// ***************************************************
                            17747 ; 92   |#define B2_PILOTTRACKING_ENABLE_REG_MASK    0x00008000
                            17748 ; 93   |#define B2_PILOTLPF_TIMECONSTANT_REG_MASK   0x00000F00
                            17749 ; 94   |#define B2_PFDSCALE_REG_MASK                0x000000F0
                            17750 ; 95   |#define B2_PFDFILTER_SPEEDUP_REG_MASK       0x0000000F
                            17751 ; 96   |// ***************************************************
                            17752 ; 97   | // start with pilottracking OFF
                            17753 ; 98   |#define B2_PILOTTRACKING_ENABLE_REG    0
                            17754 ; 99   |#define B2_PILOTLPF_TIMECONSTANT_REG   1
                            17755 ; 100  |#define B2_PFDSCALE_REG                12
                            17756 ; 101  |#define B2_PFDFILTER_SPEEDUP_REG       6
                            17757 ; 102  |
                            17758 ; 103  |
                            17759 ; 104  |// #define STFM1000_UNUSED_REG_0C              0x0C
                            17760 ; 105  |// ***************************************************
                            17761 ; 106  |// ***************************************************
                            17762 ; 107  |
                            17763 ; 108  |// #define INITIALIZATION1_REG_ADDR            0x10
                            17764 ; 109  |// ***************************************************
                            17765 ; 110  |#define SCALE_DEMOD_REG_MASK                0xE0000000
                            17766 ; 111  |#define ATTENTION_DISABLE_REG_MASK          0x1F800000
                            17767 ; 112  |#define BYPASS_DCFILT_REG_MASK              0x00700000
                            17768 ; 113  |#define DCEST_EN_REG_MASK                   0x00080000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 299

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17769 ; 114  |#define GAIN_MATCH_REG_MASK                 0x0007F000
                            17770 ; 115  |#define IQSWAP_REG_MASK                     0x00000800
                            17771 ; 116  |#define PHASE_MATCH_REG_MASK                0x000007F0
                            17772 ; 117  |#define B2_BYPASS_FILT_REG_MASK             0x0000000C
                            17773 ; 118  |#define DMD_BYPASS_REG_MASK                 0x00000003
                            17774 ; 119  |// ***************************************************
                            17775 ; 120  |#define SCALE_DEMOD_REG                1
                            17776 ; 121  |#define ATTENTION_DISABLE_REG          0
                            17777 ; 122  |#define BYPASS_DCFILT_REG              3
                            17778 ; 123  |#define DCEST_EN_REG                   1
                            17779 ; 124  |#define GAIN_MATCH_REG                 0
                            17780 ; 125  |#define IQSWAP_REG                     0
                            17781 ; 126  |#define PHASE_MATCH_REG                0
                            17782 ; 127  |#define B2_BYPASS_FILT_REG             2
                            17783 ; 128  |#define DMD_BYPASS_REG                 0
                            17784 ; 129  |
                            17785 ; 130  |
                            17786 ; 131  |// #define INITIALIZATION2_REG_ADDR            0x14
                            17787 ; 132  |// ***************************************************
                            17788 ; 133  |#define DRI_CLK_EN_REG_MASK                 0x80000000
                            17789 ; 134  |#define DISBALE_IQMATCH_REG_MASK            0x20000000
                            17790 ; 135  |#define DISABLE_GAINMATCH_REG_MASK          0x10000000
                            17791 ; 136  |#define VIEW_TONEDATA_REG_MASK              0x08000000
                            17792 ; 137  |#define PILOTCORRECTION_SMOOTHING_REG_MASK  0x04000000
                            17793 ; 138  |#define PILOTEST_MIXOFFSET_REG_MASK         0x02000000
                            17794 ; 139  |#define CCT_ENABLE_REG_MASK                 0x01000000
                            17795 ; 140  |#define TIMECONSTANT_REG_MASK               0x000C0000
                            17796 ; 141  |#define RDS_MIXOFFSET_REG_MASK              0x00020000
                            17797 ; 142  |#define PILOTOFFSET_LMR_REG_MASK            0x0001E000
                            17798 ; 143  |#define PILOTPEAKOFFSET_REG_MASK            0x00001E00
                            17799 ; 144  |#define DEEMPH_50_75B_REG_MASK              0x00000100
                            17800 ; 145  |#define K2_REG_MASK                         0x000000F0
                            17801 ; 146  |#define K1_REG_MASK                         0x0000000F
                            17802 ; 147  |// ***************************************************
                            17803 ; 148  |#define DRI_CLK_EN_REG                 1
                            17804 ; 149  |#define DISBALE_IQMATCH_REG            0
                            17805 ; 150  |#define DISABLE_GAINMATCH_REG          0
                            17806 ; 151  |#define VIEW_TONEDATA_REG              0
                            17807 ; 152  |#define PILOTCORRECTION_SMOOTHING_REG  1              // Turn smoothing ON
                            17808 ; 153  |#define PILOTEST_MIXOFFSET_REG         0
                            17809 ; 154  |#define CCT_ENABLE_REG                 1
                            17810 ; 155  |#define TIMECONSTANT_REG               1
                            17811 ; 156  |#define RDS_MIXOFFSET_REG              1
                            17812 ; 157  |#define PILOTOFFSET_LMR_REG            7
                            17813 ; 158  |#define PILOTPEAKOFFSET_REG            2
                            17814 ; 159  |#define DEEMPH_50_75B_REG              0              // 75 us
                            17815 ; 160  |#define K2_REG                         4
                            17816 ; 161  |#define K1_REG                         4
                            17817 ; 162  |
                            17818 ; 163  |// #define INITIALIZATION3_REG_ADDR            0x18
                            17819 ; 164  |// ***************************************************
                            17820 ; 165  |#define DRI_TEST_MODE_REG_MASK              0xE0000000
                            17821 ; 166  |#define B2_NEAR_CHAN_MIX_REG_MASK           0x1C000000
                            17822 ; 167  |#define PILOTCORRECTION_LIMIT_REG_MASK      0x03FC0000
                            17823 ; 168  |#define BYPASS_XTALLOCK_REG_MASK            0x00020000
                            17824 ; 169  |#define SEL_441B_48_REG_MASK                0x00010000
                            17825 ; 170  |#define PFD_DECRATE_REG_MASK                0x0000FFC0
                            17826 ; 171  |#define BYPASS_COMPEN_REG_MASK              0x00000020
                            17827 ; 172  |#define B2_I2PQ2_SCALE_REG_MASK             0x0000001F
                            17828 ; 173  |// ***************************************************
                            17829 ; 174  |#define DRI_TEST_MODE_REG              0              // Normal mode
                            17830 ; 175  |// monitor the strength of the received channel
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 300

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17831 ; 176  |#define B2_NEAR_CHAN_MIX_REG           7
                            17832 ; 177  |#define PILOTCORRECTION_LIMIT_REG      0
                            17833 ; 178  |// start in pilot-lock mode, then switch later to xtal-lock once Fs is stable
                            17834 ; 179  |#define BYPASS_XTALLOCK_REG            1
                            17835 ; 180  |#define SEL_441B_48_REG                0
                            17836 ; 181  |#define PFD_DECRATE_REG                100
                            17837 ; 182  |#define BYPASS_COMPEN_REG              0
                            17838 ; 183  |#define B2_I2PQ2_SCALE_REG             13
                            17839 ; 184  |
                            17840 ; 185  |// #define INITIALIZATION4_REG_ADDR            0x1C
                            17841 ; 186  |// ***************************************************
                            17842 ; 187  |#define SAMPLE_SKIP_REG_MASK                0x7E000000
                            17843 ; 188  |#define POSITION_0_255_REG_MASK             0x01FFFFFF
                            17844 ; 189  |// ***************************************************
                            17845 ; 190  |#define SAMPLE_SKIP_REG                41             // For 44.1 kHz
                            17846 ; 191  |// For 44.1 kHz, (int)(91.93875*65536)
                            17847 ; 192  |#define POSITION_0_255_REG             6025298
                            17848 ; 193  |
                            17849 ; 194  |// #define INITIALIZATION5_REG_ADDR            0x20
                            17850 ; 195  |// ***************************************************
                            17851 ; 196  |#define FLAG_RDS_REG_MASK                   0xE0000000
                            17852 ; 197  |#define NUM_SLOTS_REG_MASK                  0x1C000000
                            17853 ; 198  |#define RDS_SLOT_POS_REG_MASK               0x0001C000
                            17854 ; 199  |#define RSSI_SLOT_POS_REG_MASK              0x00003800
                            17855 ; 200  |#define LMR_SLOT_POS_REG_MASK               0x00000700
                            17856 ; 201  |#define LPR_SLOT_POS_REG_MASK               0x000000E0
                            17857 ; 202  |#define DRI_QUIET_REG_MASK                  0x0000001F
                            17858 ; 203  |// ***************************************************
                            17859 ; 204  |#define FLAG_RDS_REG                   3
                            17860 ; 205  |#define NUM_SLOTS_REG                  4
                            17861 ; 206  |#define RDS_SLOT_POS_REG               3
                            17862 ; 207  |#define RSSI_SLOT_POS_REG              2
                            17863 ; 208  |#define LMR_SLOT_POS_REG               1
                            17864 ; 209  |#define LPR_SLOT_POS_REG               0
                            17865 ; 210  |#define DRI_QUIET_REG                  6    // Set to minimum acceptable
                            17866 ; 211  |
                            17867 ; 212  |// #define INITIALIZATION6_REG_ADDR            0x24
                            17868 ; 213  |// ***************************************************
                            17869 ; 214  |#define PAD_I2C18_OEB_REG_MASK              0x00060000
                            17870 ; 215  |#define DRI_CLKOUT_SEL_REG_MASK             0x00010000
                            17871 ; 216  |#define PAD_PD10KTST_OEB_REG_MASK           0x0000C000
                            17872 ; 217  |#define PAD_DRI_OEMAXB_REG_MASK             0x00002000
                            17873 ; 218  |#define PAD_DRI_OEB_REG_MASK                0x00001C00
                            17874 ; 219  |#define RXADC_LEVEL_REG_MASK                0x000003FF
                            17875 ; 220  |#define CHIPID_MASK                         0x0000FF00  // Reset values: TA2: 0x0000C000 ;
                                   TB2: 0x00007C00
                            17876 ; 221  |// ***************************************************
                            17877 ; 222  |#define PAD_I2C18_OEB_REG              0
                            17878 ; 223  |#define DRI_CLKOUT_SEL_REG             0
                            17879 ; 224  |#define PAD_PD10KTST_OEB_REG           0
                            17880 ; 225  |#define PAD_DRI_OEMAXB_REG             0
                            17881 ; 226  |#define PAD_DRI_OEB_REG                0
                            17882 ; 227  |#define RXADC_LEVEL_REG                581
                            17883 ; 228  |
                            17884 ; 229  |// #define REF_REG_ADDR                        0x28
                            17885 ; 230  |// ***************************************************
                            17886 ; 231  |#define REF_PWRUP_MASK                      0x00200000
                            17887 ; 232  |#define REG2V_PWRUP_MASK                    0x00100000
                            17888 ; 233  |#define SELFBIASOFF_MASK                    0x00040000
                            17889 ; 234  |#define IBIAS_ADJUST_MASK                   0x00030000
                            17890 ; 235  |#define TESTMODE_VBGVAG_MASK                0x00008000
                            17891 ; 236  |#define MIX_VAG_MASK                        0x00007000
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 301

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17892 ; 237  |#define LOWPOWER_MASK                       0x00000800
                            17893 ; 238  |#define ADC_VAG_MASK                        0x00000700
                            17894 ; 239  |#define LNA_VAG_MASK                        0x000000F0
                            17895 ; 240  |#define ADJUST_MASK                         0x0000000F
                            17896 ; 241  |// ***************************************************
                            17897 ; 242  |#define REF_PWRUP                      0
                            17898 ; 243  |#define REG2V_PWRUP                    0
                            17899 ; 244  |#define SELFBIASOFF                    0
                            17900 ; 245  |#define IBIAS_ADJUST                   0
                            17901 ; 246  |#define TESTMODE_VBGVAG                0
                            17902 ; 247  |#define MIX_VAG                        0
                            17903 ; 248  |#define LOWPOWER                       0
                            17904 ; 249  |#define ADC_VAG                        0
                            17905 ; 250  |#define LNA_VAG                        0
                            17906 ; 251  |#define ADJUST                         0
                            17907 ; 252  |
                            17908 ; 253  |// #define LNA_REG_ADDR                        0x2C
                            17909 ; 254  |// ***************************************************
                            17910 ; 255  |#define RMS_SHIFT_RIGHT_MASK                0x08000000
                            17911 ; 256  |#define PWRUP_RMSDETECTOR_MASK              0x04000000
                            17912 ; 257  |#define PWRUP_REG_MASK                      0x02000000
                            17913 ; 258  |#define PWRUP_LNA_MASK                      0x01000000
                            17914 ; 259  |#define SEL_IBIAS_FROM_CLKXTAL_MASK         0x00800000
                            17915 ; 260  |#define USEATTEN_MASK                       0x00600000
                            17916 ; 261  |#define ANTENNA_TUNECAP_REG_MASK            0x001F0000
                            17917 ; 262  |#define USE_TEST_MASK                       0x00008000
                            17918 ; 263  |#define LNA_CURRENT_UP30_MASK               0x00004000
                            17919 ; 264  |#define LNA_CURRENT_DN50_MASK               0x00002000
                            17920 ; 265  |#define USE_LOW_REG_MASK                    0x00000100
                            17921 ; 266  |#define REG_ADJUST_MASK                     0x000000F0
                            17922 ; 267  |#define VCASN2_UP_MASK                      0x00000008
                            17923 ; 268  |#define VCASN2_DN_MASK                      0x00000004
                            17924 ; 269  |#define VCASN1_UP_MASK                      0x00000002
                            17925 ; 270  |#define VCASN1_DN_MASK                      0x00000001
                            17926 ; 271  |#define IBIAS2_UP_MASK                      0x00000008
                            17927 ; 272  |#define IBIAS2_DN_MASK                      0x00000004
                            17928 ; 273  |#define IBIAS1_UP_MASK                      0x00000002
                            17929 ; 274  |#define IBIAS1_DN_MASK                      0x00000001
                            17930 ; 275  |// ***************************************************
                            17931 ; 276  |#define RMS_SHIFT_RIGHT                0
                            17932 ; 277  |#define PWRUP_RMSDETECTOR              0
                            17933 ; 278  |#define PWRUP_REG                      0
                            17934 ; 279  |#define PWRUP_LNA                      0
                            17935 ; 280  |#define SEL_IBIAS_FROM_CLKXTAL         0
                            17936 ; 281  |#define USEATTEN                       0
                            17937 ; 282  |#define ANTENNA_TUNECAP_REG            0
                            17938 ; 283  |#define USE_TEST                       0
                            17939 ; 284  |#define LNA_CURRENT_UP30               0
                            17940 ; 285  |#define LNA_CURRENT_DN50               0
                            17941 ; 286  |#define USE_LOW_REG                    0
                            17942 ; 287  |#define REG_ADJUST                     0
                            17943 ; 288  |#define VCASN2_UP                      0
                            17944 ; 289  |#define VCASN2_DN                      0
                            17945 ; 290  |#define VCASN1_UP                      0
                            17946 ; 291  |#define VCASN1_DN                      0
                            17947 ; 292  |#define IBIAS2_UP                      0
                            17948 ; 293  |#define IBIAS2_DN                      0
                            17949 ; 294  |#define IBIAS1_UP                      0
                            17950 ; 295  |#define IBIAS1_DN                      0
                            17951 ; 296  |
                            17952 ; 297  |
                            17953 ; 298  |// #define MIXFILT_REG_ADDR                    0x30
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 302

M:ADDR CODE           CYCLES LINE SOURCELINE
                            17954 ; 299  |// ***************************************************
                            17955 ; 300  |#define RESET_MIX_MASK                      0x00008000
                            17956 ; 301  |#define PWRUP_DIG_CLK_MASK                  0x00004000
                            17957 ; 302  |#define PWRUP_ADC_CLK_MASK                  0x00002000
                            17958 ; 303  |#define PWRUP_MASK                          0x00001000
                            17959 ; 304  |#define DELAY_DIG_CLK1_MASK                 0x00000800
                            17960 ; 305  |#define DELAY_DIG_CLK0_MASK                 0x00000400
                            17961 ; 306  |#define INVERT_DIG_CLK_MASK                 0x00000200
                            17962 ; 307  |#define MOVE_ADC_SAMPLE_BACK_MASK           0x00000100
                            17963 ; 308  |#define INVERT_PHASE_MASK                   0x00000080
                            17964 ; 309  |#define EXTEND_NOV_MASK                     0x00000040
                            17965 ; 310  |#define DISABLE_INPUT_SWAP_MASK             0x00000020
                            17966 ; 311  |#define DISABLE_GAIN_SWAP_MASK              0x00000010
                            17967 ; 312  |#define CURRENT_UP30_MASK                   0x00000008
                            17968 ; 313  |#define CURRENT_DOWN50_MASK                 0x00000004
                            17969 ; 314  |#define VAG_CURRENT_UP30_MASK               0x00000002
                            17970 ; 315  |#define VAG_CURRENT_DOWN50_MASK             0x00000001
                            17971 ; 316  |// ***************************************************
                            17972 ; 317  |#define RESET_MIX                      0
                            17973 ; 318  |#define PWRUP_DIG_CLK                  0
                            17974 ; 319  |#define PWRUP_ADC_CLK                  0
                            17975 ; 320  |#define PWRUP                          0
                            17976 ; 321  |#define DELAY_DIG_CLK1                 0
                            17977 ; 322  |#define DELAY_DIG_CLK0                 0
                            17978 ; 323  |#define INVERT_DIG_CLK                 0
                            17979 ; 324  |#define MOVE_ADC_SAMPLE_BACK           0
                            17980 ; 325  |#define INVERT_PHASE                   0
                            17981 ; 326  |#define EXTEND_NOV                     0
                            17982 ; 327  |#define DISABLE_INPUT_SWAP             0
                            17983 ; 328  |#define DISABLE_GAIN_SWAP              0
                            17984 ; 329  |#define CURRENT_UP30                   0
                            17985 ; 330  |#define CURRENT_DOWN50                 0
                            17986 ; 331  |#define VAG_CURRENT_UP30               0
                            17987 ; 332  |#define VAG_CURRENT_DOWN50             0
                            17988 ; 333  |
                            17989 ; 334  |// #define CLK1_REG_ADDR                       0x34
                            17990 ; 335  |// ***************************************************
                            17991 ; 336  |#define HWFM_RESET_MASK                     0x20000000
                            17992 ; 337  |#define CLK1_PWRUP_MASK                     0x10000000
                            17993 ; 338  |#define ENABLE_REG_MASK                     0x08000000
                            17994 ; 339  |#define XTALAMP_SAVEPOWER_BIT1_MASK         0x02000000
                            17995 ; 340  |#define XTALAMP_SAVEPOWER_BIT0_MASK         0x01000000
                            17996 ; 341  |#define CLKOUT_SAVEPOWER_BIT1_MASK          0x00800000
                            17997 ; 342  |#define CLKOUT_SAVEPOWER_BIT0_MASK          0x00400000
                            17998 ; 343  |#define ENABLE_TESTVCOVOLTAGE_MASK          0x00200000
                            17999 ; 344  |#define ENABLE_LSBBOOST_MASK                0x00100000
                            18000 ; 345  |#define ENABLE_TESTPTATIDAC_MASK            0x00080000
                            18001 ; 346  |#define ENABLE_TEST_DELAY_DAC_MASK          0x00040000
                            18002 ; 347  |#define SEL_CLK_PTATIDAC_DELAY_MASK         0x00020000
                            18003 ; 348  |#define SEL_CLK_SC_IS_FREF24_MASK           0x00010000
                            18004 ; 349  |#define TESTOUTQ_ISDELAYOUT_PFDB_MASK       0x00008000
                            18005 ; 350  |#define DISABLE_CLKMIXFILT_MASK             0x00004000
                            18006 ; 351  |#define ENABLE_VCO_MASK                     0x00002000
                            18007 ; 352  |#define PTAT_SHORT_RESISTOR_MASK            0x00001000
                            18008 ; 353  |#define PTAT_TEMPCO_DN_MASK                 0x00000800
                            18009 ; 354  |#define PTAT_TEMPCO_UP_MASK                 0x00000400
                            18010 ; 355  |#define PTAT_PCASC_UP_MASK                  0x00000200
                            18011 ; 356  |#define PTAT_PCASC_DN_MASK                  0x00000100
                            18012 ; 357  |#define DELAY_SCALEUP_MASK                  0x00000080
                            18013 ; 358  |#define DELAY_SCALEDN_MASK                  0x00000040
                            18014 ; 359  |#define ENABLE_TAPDELAYFIX_REG_MASK         0x00000020
                            18015 ; 360  |#define ENABLE_DELAYMISMATCH_TAU_REG1_MASK  0x00000010
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 303

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18016 ; 361  |#define XTAL_LOAD_MASK                      0x0000000F
                            18017 ; 362  |// ***************************************************
                            18018 ; 363  |#define HWFM_RESET                     0
                            18019 ; 364  |#define CLK1_PWRUP                     0
                            18020 ; 365  |#define ENABLE_REG                     0
                            18021 ; 366  |#define XTALAMP_SAVEPOWER_BIT1         0
                            18022 ; 367  |#define XTALAMP_SAVEPOWER_BIT0         0
                            18023 ; 368  |#define CLKOUT_SAVEPOWER_BIT1          0
                            18024 ; 369  |#define CLKOUT_SAVEPOWER_BIT0          0
                            18025 ; 370  |#define ENABLE_TESTVCOVOLTAGE          0
                            18026 ; 371  |#define ENABLE_LSBBOOST                0
                            18027 ; 372  |#define ENABLE_TESTPTATIDAC            0
                            18028 ; 373  |#define ENABLE_TEST_DELAY_DAC          0
                            18029 ; 374  |#define SEL_CLK_PTATIDAC_DELAY         0
                            18030 ; 375  |#define SEL_CLK_SC_IS_FREF24           0
                            18031 ; 376  |#define TESTOUTQ_ISDELAYOUT_PFDB       0
                            18032 ; 377  |#define DISABLE_CLKMIXFILT             0
                            18033 ; 378  |#define ENABLE_VCO                     0
                            18034 ; 379  |#define PTAT_SHORT_RESISTOR            0
                            18035 ; 380  |#define PTAT_TEMPCO_DN                 0
                            18036 ; 381  |#define PTAT_TEMPCO_UP                 0
                            18037 ; 382  |#define PTAT_PCASC_UP                  0
                            18038 ; 383  |#define PTAT_PCASC_DN                  0
                            18039 ; 384  |#define DELAY_SCALEUP                  0
                            18040 ; 385  |#define DELAY_SCALEDN                  0
                            18041 ; 386  |#define ENABLE_TAPDELAYFIX_REG         0
                            18042 ; 387  |#define ENABLE_DELAYMISMATCH_TAU_REG1  0
                            18043 ; 388  |#define XTAL_LOAD                      0
                            18044 ; 389  |
                            18045 ; 390  |// #define CLK2_REG_ADDR                       0x38
                            18046 ; 391  |// ***************************************************
                            18047 ; 392  |#define PLL_PHASE_SCALE_MAX_REG3_MASK       0x70000000
                            18048 ; 393  |#define PLL_PHASE_TWEAK_REG2_MASK           0x0C000000
                            18049 ; 394  |#define PLL_FREQ_TWEAK_REG2_MASK            0x03000000
                            18050 ; 395  |#define PLL_LF_OVERRIDE_REG24_MASK          0x00FFFFFF
                            18051 ; 396  |// ***************************************************
                            18052 ; 397  |#define PLL_PHASE_SCALE_MAX_REG3       0
                            18053 ; 398  |#define PLL_PHASE_TWEAK_REG2           0
                            18054 ; 399  |#define PLL_FREQ_TWEAK_REG2            0
                            18055 ; 400  |#define PLL_LF_OVERRIDE_REG24          0
                            18056 ; 401  |
                            18057 ; 402  |// #define ADC_REG_ADDR                        0x3C
                            18058 ; 403  |// ***************************************************
                            18059 ; 404  |#define VREF_TM_MUX_ENABLE_MASK             0x00040000
                            18060 ; 405  |#define PWRUPQ_MASK                         0x00020000
                            18061 ; 406  |#define PWRUPI_MASK                         0x00010000
                            18062 ; 407  |#define TESTMODE_ADCREF_MASK                0x00008000
                            18063 ; 408  |#define ADC_VREF_ADJ_MASK                   0x00007000
                            18064 ; 409  |#define ADC_EXTEND_NOV_MASK                 0x00000800
                            18065 ; 410  |#define EXTEND_DELAY_MASK                   0x00000400
                            18066 ; 411  |#define CURRENT_DOWN50_VREF_MASK            0x00000200
                            18067 ; 412  |#define CURRENT_UP30_VREF_MASK              0x00000100
                            18068 ; 413  |#define CURRENT_DOWN50_VAG_MASK             0x00000080
                            18069 ; 414  |#define CURRENT_UP30_VAG_MASK               0x00000040
                            18070 ; 415  |#define CURRENT_DOWN50_OTA2_MASK            0x00000020
                            18071 ; 416  |#define CURRENT_UP30_OTA2_MASK              0x00000010
                            18072 ; 417  |#define CURRENT_DOWN50_OTA1_MASK            0x00000008
                            18073 ; 418  |#define CURRENT_UP30_OTA1_MASK              0x00000004
                            18074 ; 419  |#define CURRENT_DOWN50_ALL_MASK             0x00000002
                            18075 ; 420  |#define CURRENT_UP30_ALL_MASK               0x00000001
                            18076 ; 421  |// ***************************************************
                            18077 ; 422  |#define VREF_TM_MUX_ENABLE             0
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 304

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18078 ; 423  |#define PWRUPQ                         0
                            18079 ; 424  |#define PWRUPI                         0
                            18080 ; 425  |#define TESTMODE_ADCREF                0
                            18081 ; 426  |#define ADC_VREF_ADJ                   0
                            18082 ; 427  |#define ADC_EXTEND_NOV                 0
                            18083 ; 428  |#define EXTEND_DELAY                   0
                            18084 ; 429  |#define CURRENT_DOWN50_VREF            0
                            18085 ; 430  |#define CURRENT_UP30_VREF              0
                            18086 ; 431  |#define CURRENT_DOWN50_VAG             0
                            18087 ; 432  |#define CURRENT_UP30_VAG               0
                            18088 ; 433  |#define CURRENT_DOWN50_OTA2            0
                            18089 ; 434  |#define CURRENT_UP30_OTA2              0
                            18090 ; 435  |#define CURRENT_DOWN50_OTA1            0
                            18091 ; 436  |#define CURRENT_UP30_OTA1              0
                            18092 ; 437  |#define CURRENT_DOWN50_ALL             0
                            18093 ; 438  |#define CURRENT_UP30_ALL               0
                            18094 ; 439  |
                            18095 ; 440  |
                            18096 ; 441  |// #define STFM1000_UNUSED_REG_40              0x40
                            18097 ; 442  |// ***************************************************
                            18098 ; 443  |// ***************************************************
                            18099 ; 444  |
                            18100 ; 445  |// #define AGC_CONTROL1_REG_ADDR               0x44
                            18101 ; 446  |// ***************************************************
                            18102 ; 447  |#define B2_SEL_LNA_OR_WB_REG_MASK           0x00200000
                            18103 ; 448  |#define B2_LNATH_REG_MASK                   0x001F0000
                            18104 ; 449  |#define B2_BYPASS_REF_CTL_REG_MASK          0x00008000
                            18105 ; 450  |#define B2_BYPASS_AGC_CTL_REG_MASK          0x00004000
                            18106 ; 451  |#define B2_AGCREF_REG_MASK                  0x00003F00
                            18107 ; 452  |#define B2_LNA_GAIN_REG_MASK                0x000000F8
                            18108 ; 453  |#define B2_AGCGAIN_REG_MASK                 0x00000007
                            18109 ; 454  |// ***************************************************
                            18110 ; 455  |#define B2_SEL_LNA_OR_WB_REG           0
                            18111 ; 456  |#define B2_LNATH_REG                   12
                            18112 ; 457  |#define B2_BYPASS_REF_CTL_REG          0
                            18113 ; 458  |#define B2_BYPASS_AGC_CTL_REG          1    // Start out with AGC bypassed
                            18114 ; 459  |#define B2_AGCREF_REG                  30
                            18115 ; 460  |#define B2_LNA_GAIN_REG                0    // Start with minimum gain
                            18116 ; 461  |#define B2_AGCGAIN_REG                 2
                            18117 ; 462  |
                            18118 ; 463  |
                            18119 ; 464  |//#define AGC_CONTROL2_REG_ADDR               0x48
                            18120 ; 465  |// ***************************************************
                            18121 ; 466  |#define DECREFCTL_REG_MASK                  0x0FFF0000
                            18122 ; 467  |#define B2_DECAGC_REG_MASK                  0x00000FFF
                            18123 ; 468  |// ***************************************************
                            18124 ; 469  |#define DECREFCTL_REG                  20
                            18125 ; 470  |// 80 runs the AGC at 800k/80 = 10kHz
                            18126 ; 471  |#define B2_DECAGC_REG                  80
                            18127 ; 472  |
                            18128 ; 473  |
                            18129 ; 474  |// #define STFM1000_UNUSED_REG_4C              0x4C
                            18130 ; 475  |// ***************************************************
                            18131 ; 476  |// ***************************************************
                            18132 ; 477  |
                            18133 ; 478  |// #define STFM1000_UNUSED_REG_50              0x50
                            18134 ; 479  |// ***************************************************
                            18135 ; 480  |// ***************************************************
                            18136 ; 481  |
                            18137 ; 482  |// #define STFM1000_UNUSED_REG_54              0x54
                            18138 ; 483  |// ***************************************************
                            18139 ; 484  |// ***************************************************
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 305

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18140 ; 485  |
                            18141 ; 486  |// #define STFM1000_UNUSED_REG_58              0x58
                            18142 ; 487  |// ***************************************************
                            18143 ; 488  |// ***************************************************
                            18144 ; 489  |
                            18145 ; 490  |// #define DATAPATH_REG_ADDR                   0x5C
                            18146 ; 491  |// ***************************************************
                            18147 ; 492  |#define DP_EN_REG_MASK                      0x01000000
                            18148 ; 493  |#define DB_ACCEPT_REG_MASK                  0x00010000
                            18149 ; 494  |#define TST_CLK_OUT_REG_MASK                0x00004000
                            18150 ; 495  |#define I2C_CLK_FREQ_REG_MASK               0x00000E00
                            18151 ; 496  |#define DP_CLK_SEL_REG_MASK                 0x00000100
                            18152 ; 497  |#define INTERP_DATAPATH_CLKGATE_REG_MASK    0x00000080
                            18153 ; 498  |#define DRI_CLK_DIV_REG_MASK                0x0000007C
                            18154 ; 499  |#define DRI_CLK_SEL_REG_MASK                0x00000002
                            18155 ; 500  |#define DRI_EN_REG_MASK                     0x00000001
                            18156 ; 501  |// ***************************************************
                            18157 ; 502  |#define DP_EN_REG                      0
                            18158 ; 503  |// Start off accepting all B2_x writes
                            18159 ; 504  |#define DB_ACCEPT_REG                  1
                            18160 ; 505  |#define TST_CLK_OUT_REG                0
                            18161 ; 506  |#define I2C_CLK_FREQ_REG               0
                            18162 ; 507  |#define DP_CLK_SEL_REG                 0
                            18163 ; 508  |#define INTERP_DATAPATH_CLKGATE_REG    0
                            18164 ; 509  |// Want 4 since 24MHz/6MHz = 4
                            18165 ; 510  |#define DRI_CLK_DIV_REG                4
                            18166 ; 511  |#define DRI_CLK_SEL_REG                0
                            18167 ; 512  |#define DRI_EN_REG                     0
                            18168 ; 513  |
                            18169 ; 514  |
                            18170 ; 515  |// #define RMS_REG_ADDR                        0x60
                            18171 ; 516  |// ***************************************************
                            18172 ; 517  |#define RMS_I_REG_MASK                      0x7FFF0000
                            18173 ; 518  |#define RMS_Q_REG_MASK                      0x00007FFF
                            18174 ; 519  |// ***************************************************
                            18175 ; 520  |
                            18176 ; 521  |// #define AGC_STAT_REG_ADDR                   0x64
                            18177 ; 522  |// ***************************************************
                            18178 ; 523  |#define AGCOUT_STAT_REG_MASK                0x1F000000
                            18179 ; 524  |#define AGCREF_STAT_REG_MASK                0x003F0000
                            18180 ; 525  |#define LNA_RMS_REG_MASK                    0x00001F00
                            18181 ; 526  |#define WB_RMS_REG_MASK                     0x000000FF
                            18182 ; 527  |// ***************************************************
                            18183 ; 528  |
                            18184 ; 529  |// #define SIGNALQUALITY_REG_ADDR              0x68
                            18185 ; 530  |// ***************************************************
                            18186 ; 531  |#define SRC_NOMPOS_REG_MASK                 0x0000FF00
                            18187 ; 532  |#define NEAR_CHAN_AMP_READY_REG_MASK        0x00000080
                            18188 ; 533  |#define NEAR_CHAN_AMPLITUDE_REG_MASK        0x0000007F
                            18189 ; 534  |// ***************************************************
                            18190 ; 535  |
                            18191 ; 536  |// #define DCEST_REG_ADDR                      0x6C
                            18192 ; 537  |// ***************************************************
                            18193 ; 538  |#define DCEST_I_REG_MASK                    0x7FFF0000
                            18194 ; 539  |#define DCEST_Q_REG_MASK                    0x00007FFF
                            18195 ; 540  |// ***************************************************
                            18196 ; 541  |
                            18197 ; 542  |// #define RSSI_TONE_REG_ADDR                  0x70
                            18198 ; 543  |// ***************************************************
                            18199 ; 544  |#define TONEDATA_REG_MASK                   0x0FFF0000
                            18200 ; 545  |#define RSSI_DCEST_REG_MASK                 0x0000FFFF
                            18201 ; 546  |// ***************************************************
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 306

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18202 ; 547  |
                            18203 ; 548  |// #define PILOTCORRECTION_REG_ADDR            0x74
                            18204 ; 549  |// ***************************************************
                            18205 ; 550  |#define PILOTEST_REG_MASK                   0xFF000000
                            18206 ; 551  |#define PILOTEST_REG_TA2_MASK               0xFF000000
                            18207 ; 552  |#define PILOTEST_REG_TB2_MASK               0xFE000000
                            18208 ; 553  |#define PILOTCORRECTION_REG_MASK            0x00FFFFFF
                            18209 ; 554  |// ***************************************************
                            18210 ; 555  |
                            18211 ; 556  |// #define ATTENTION_REG_ADDR                  0x78
                            18212 ; 557  |// ***************************************************
                            18213 ; 558  |#define ATTENTION_REG_MASK                  0x0000003F
                            18214 ; 559  |#define MIXFILT_10PERCENT_REG_MASK          0x00000020
                            18215 ; 560  |#define DRI_OVERRUN_REG_MASK                0x00000010
                            18216 ; 561  |#define PILOT_LIMIT_REG_MASK                0x00000008
                            18217 ; 562  |#define ZIF_OUTCLIP_REG_MASK                0x00000004
                            18218 ; 563  |#define WBRMS_CLIP_REG_MASK                 0x00000002
                            18219 ; 564  |#define DEMOD_OUTCLIP_REG_MASK              0x00000001
                            18220 ; 565  |// ***************************************************
                            18221 ; 566  |
                            18222 ; 567  |// #define CL3_REG_ADDR                        0x7C
                            18223 ; 568  |// ***************************************************
                            18224 ; 569  |#define PLL_DAC_OVERFLOW_REG2_MASK          0x06000000
                            18225 ; 570  |#define PLL_MODE_REG2_MASK                  0x01800000
                            18226 ; 571  |#define PLL_SC_FILTEROUT_REG23_MASK         0x007FFFFF
                            18227 ; 572  |// ***************************************************
                            18228 ; 573  |
                            18229 ; 574  |// #define CHIPID_REG_ADDR                     0x80
                            18230 ; 575  |// ***************************************************
                            18231 ; 576  |#define MAJOR_REV_ID_REG_MASK               0x000000F0
                            18232 ; 577  |#define MINOR_REV_ID_REG_MASK               0x0000000F
                            18233 ; 578  |#define VERSION_TA1                         0x00000001
                            18234 ; 579  |#define VERSION_TA2                         0x00000002  
                            18235 ; 580  |#define VERSION_TB1                         0x00000011
                            18236 ; 581  |#define VERSION_TB2                         0x00000012
                            18237 ; 582  |// ***************************************************
                            18238 ; 583  |
                            18239 ; 584  |
                            18240 ; 585  |////////////////////////////////////////////////////////////////////////////////
                            18241 ; 586  |//! GENERIC Interface Section
                            18242 ; 587  |////////////////////////////////////////////////////////////////////////////////
                            18243 ; 588  |
                            18244 ; 589  |
                            18245 ; 590  |
                            18246 ; 591  |//! Generic Definitions
                            18247 ; 592  |
                            18248 ; 593  |//! temp for when settings functions available from generic level
                            18249 ; 594  |#define SETTINGS_IN_TABLE 20
                            18250 ; 595  |
                            18251 ; 596  |#define SettingTableSize (sizeof(ddi_tuner_TunerSettingsTable_t)\ 
                            18252 ; 597  |+(sizeof(ddi_tuner_TunerSettingsEntry_t)*(SETTINGS_IN_TABLE-1)))
                            18253 ; 598  |
                            18254 ; 599  |
                            18255 ; 600  |//!  Mute duration parameter DDI_TUNER_SOUND_ON_USEC
                            18256 ; 601  |#define DDI_TUNER_SOUND_ON_USEC (50 * 1000)
                            18257 ; 602  |
                            18258 ; 603  |//!  Mute duration parameter DDI_TUNER_SOUND_OFF_USEC
                            18259 ; 604  |#define DDI_TUNER_SOUND_OFF_USEC (20 * 1000)
                            18260 ; 605  |
                            18261 ; 606  |
                            18262 ; 607  |
                            18263 ; 608  |
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 307

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18264 ; 609  |////////////////////////////////////////////////////////////////////////////////
                            18265 ; 610  |//! TUNING Interface Section
                            18266 ; 611  |////////////////////////////////////////////////////////////////////////////////
                            18267 ; 612  |
                            18268 ; 613  |
                            18269 ; 614  |
                            18270 ; 615  |//!  Tuning Structure
                            18271 ; 616  |typedef struct _STFM1000Tune_
                            18272 ; 617  |{
                            18273 ; 618  |    //! Initial 18 registers copied from default data structure
                            18274 ; 619  |
                            18275 ; 620  |    // shadow images written to on-chip registers
                            18276 ; 621  |    // Shadow reg for TUNE1_REG
                            18277 ; 622  |    DWORD sd_ctl_ShadowTune1_dw;
                            18278 ; 623  |    // Shadow reg for SDNOMINAL_REG
                            18279 ; 624  |    DWORD sd_ctl_ShadowSdnominal_dw;
                            18280 ; 625  |    // Shadow reg for PILOTTRACKING_REG
                            18281 ; 626  |    DWORD sd_ctl_ShadowPilotTracking_dw;
                            18282 ; 627  |    // Shadow reg for INITIALIZATION1_REG
                            18283 ; 628  |    DWORD sd_ctl_ShadowInitialization1_dw;
                            18284 ; 629  |    // Shadow reg for INITIALIZATION2_REG
                            18285 ; 630  |    DWORD sd_ctl_ShadowInitialization2_dw;
                            18286 ; 631  |    // Shadow reg for INITIALIZATION3_REG
                            18287 ; 632  |    DWORD sd_ctl_ShadowInitialization3_dw;
                            18288 ; 633  |    // Shadow reg for INITIALIZATION4_REG
                            18289 ; 634  |    DWORD sd_ctl_ShadowInitialization4_dw;
                            18290 ; 635  |    // Shadow reg for INITIALIZATION5_REG
                            18291 ; 636  |    DWORD sd_ctl_ShadowInitialization5_dw;
                            18292 ; 637  |    // Shadow reg for INITIALIZATION6_REG
                            18293 ; 638  |    DWORD sd_ctl_ShadowInitialization6_dw;
                            18294 ; 639  |    // Shadow reg for ANALOG1_REG
                            18295 ; 640  |    DWORD sd_ctl_ShadowRef_dw;
                            18296 ; 641  |    // Shadow reg for ANALOG2_REG
                            18297 ; 642  |    DWORD sd_ctl_ShadowLna_dw;
                            18298 ; 643  |    // Shadow reg for ANALOG3_REG
                            18299 ; 644  |    DWORD sd_ctl_ShadowMixFilt_dw;
                            18300 ; 645  |    // Shadow reg for ANALOG4_REG
                            18301 ; 646  |    DWORD sd_ctl_ShadowClk1_dw;
                            18302 ; 647  |    // Shadow reg for ANALOG4_REG
                            18303 ; 648  |    DWORD sd_ctl_ShadowClk2_dw;
                            18304 ; 649  |    // Shadow reg for ANALOG5_REG
                            18305 ; 650  |    DWORD sd_ctl_ShadowAdc_dw;
                            18306 ; 651  |    // Shadow reg for AGC_CONTROL1_REG
                            18307 ; 652  |    DWORD sd_ctl_ShadowAgcControl1_dw;
                            18308 ; 653  |    // Shadow reg for AGC_CONTROL2_REG
                            18309 ; 654  |    DWORD sd_ctl_ShadowAgcControl2_dw;
                            18310 ; 655  |    // Shadow reg for DATAPATH_REG
                            18311 ; 656  |    DWORD sd_ctl_ShadowDataPath_dw;
                            18312 ; 657  |
                            18313 ; 658  |    // tuning parameters
                            18314 ; 659  |    // user-set RSSI threshold for good station (SETID_SEARCH_RSSI_THRESH)
                            18315 ; 660  |    WORD sd_ctl_TuneRssiTh_w;
                            18316 ; 661  |    // driver-set Multiplex threshold for good station
                            18317 ; 662  |    WORD sd_ctl_TuneMpxDcTh_w;
                            18318 ; 663  |    // driver-set Adjacent-channel interference threshold for Bypass Filter
                            18319 ; 664  |    // -setting
                            18320 ; 665  |    WORD sd_ctl_AdjChanTh_w;
                            18321 ; 666  |    // driver-set Pilot Level threshold to allow stereo decoding (else force
                            18322 ; 667  |    // -mono)
                            18323 ; 668  |    WORD sd_ctl_PilotEstTh_w;
                            18324 ; 669  |
                            18325 ; 670  |    // parameters for monitoring AGC
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 308

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18326 ; 671  |    // driver-set switch to prevent AGC loop from running while DRI active
                            18327 ; 672  |    WORD sd_ctl_AgcMonitorDisabled;
                            18328 ; 673  |    // Approximate number of milliseconds between AGC monitor cycles
                            18329 ; 674  |    WORD sd_ctl_agc_msec_per_cycle;
                            18330 ; 675  |    // Current state of AGC on chip set by monitor routine
                            18331 ; 676  |    BOOL sd_ctl_LnaDriving_u1;
                            18332 ; 677  |    // driver-set AGC monitor threshold of LNA RMS-output to turn off LNA
                            18333 ; 678  |    WORD sd_ctl_pCoefLnaTurnOffTh_w;
                            18334 ; 679  |    // driver-set AGC monitor threshold of LNA RMS-output to turn on LNA
                            18335 ; 680  |    WORD sd_ctl_pCoefLnaTurnOnTh_w;
                            18336 ; 681  |    // Put this in AGC_CONTROL1_REG_ADDR:B2_AGCREF_REG_MASK when turn off LNA
                            18337 ; 682  |    WORD sd_ctl_pRegAgcRefLnaOff_w;
                            18338 ; 683  |    // Put this in AGC_CONTROL1_REG_ADDR:B2_AGCREF_REG_MASK when turn on LNA
                            18339 ; 684  |    WORD sd_ctl_pRegAgcRefLnaOn_w;
                            18340 ; 685  |
                            18341 ; 686  |    // tuning data being maintained
                            18342 ; 687  |    // IF offset to tuning table (in 100 kHz units)
                            18343 ; 688  |    INT  sd_ctl_IfFreq_i;
                            18344 ; 689  |    // Freq which Analog Front End should be tuned to
                            18345 ; 690  |    WORD sd_ctl_FeFreq_w;
                            18346 ; 691  |    // calculated tuning data to be sent to SD
                            18347 ; 692  |    DWORD sd_ctl_Tune1Data_dw;
                            18348 ; 693  |    // sdnominal data to be sent to SD
                            18349 ; 694  |    DWORD sd_ctl_SdnominalData_dw;
                            18350 ; 695  |
                            18351 ; 696  |    // data read from on-chip registers
                            18352 ; 697  |    WORD sd_ctl_ShadowRssiDcEst_w; // current RSSI reading
                            18353 ; 698  |    WORD sd_ctl_ShadowRssiDcEstLog_w; // above value converted to log 
                            18354 ; 699  |    WORD sd_ctl_ShadowToneData_w;  // current Multiplex reading
                            18355 ; 700  |    // Added - francis: To accomodate SD_SetChannelFilter sequence
                            18356 ; 701  |    WORD sd_ctl_ShadowSignalQuality_w; // cur Signal Quality reg reading
                            18357 ; 702  |    // Pilot Present flag
                            18358 ; 703  |    BOOL sd_ctl_PilotPresent_b;
                            18359 ; 704  |    BOOL bPrevPilotPresent;
                            18360 ; 705  |    DWORD STFM1000_Version;
                            18361 ; 706  | 
                            18362 ; 707  |}STFM1000Tune_t;
                            18363 ; 708  |
                            18364 ; 709  |/* Check if build environment already defined following */
                            18365 ; 710  |#ifndef TUNE_RSSI_THRESH
                            18366 ; 711  |#define TUNE_RSSI_THRESH        (20)    // First Guess from Hardware Team
                            18367 ; 712  |#endif
                            18368 ; 713  |
                            18369 ; 714  |#ifndef TUNE_MPX_DC_THRESH
                            18370 ; 715  |#define TUNE_MPX_DC_THRESH      (300)   // First Guess from Hardware Team
                            18371 ; 716  |#endif
                            18372 ; 717  |
                            18373 ; 718  |#ifndef ADJACENT_CHAN_THRESH
                            18374 ; 719  |#define ADJACENT_CHAN_THRESH    (100)   // First Guess from Hardware Team
                            18375 ; 720  |#endif
                            18376 ; 721  |
                            18377 ; 722  |#ifndef PILOT_EST_THRESH
                            18378 ; 723  |#define PILOT_EST_THRESH        (17)    // TBD from SD hardware folks
                            18379 ; 724  |#endif
                            18380 ; 725  |
                            18381 ; 726  |// AGC control initial values
                            18382 ; 727  |
                            18383 ; 728  |#ifndef AGC_MSEC_PER_CYCLE
                            18384 ; 729  |#define AGC_MSEC_PER_CYCLE 20
                            18385 ; 730  |#endif
                            18386 ; 731  |
                            18387 ; 732  |#ifndef LNA_TURN_OFF_THRESH
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 309

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18388 ; 733  |#define LNA_TURN_OFF_THRESH 8
                            18389 ; 734  |#endif
                            18390 ; 735  |
                            18391 ; 736  |#ifndef LNA_TURN_ON_THRESH
                            18392 ; 737  |#define LNA_TURN_ON_THRESH 15
                            18393 ; 738  |#endif
                            18394 ; 739  |
                            18395 ; 740  |#ifndef LNA_TURN_OFF_REG_REF
                            18396 ; 741  |#define LNA_TURN_OFF_REG_REF 27
                            18397 ; 742  |#endif
                            18398 ; 743  |
                            18399 ; 744  |#ifndef LNA_TURN_ON_REG_REF
                            18400 ; 745  |#define LNA_TURN_ON_REG_REF 8
                            18401 ; 746  |#endif
                            18402 ; 747  |
                            18403 ; 748  |#ifndef LNA_AMP1_IMPROVE_DISTORTION
                            18404 ; 749  |#define LNA_AMP1_IMPROVE_DISTORTION         0x00800000
                            18405 ; 750  |#endif 
                            18406 ; 751  |
                            18407 ; 752  |// convert between display values and register values
                            18408 ; 753  |
                            18409 ; 754  |#define RSSI_DISPLAY_TO_REG(displayval) ((60*displayval)/100)
                            18410 ; 755  |#define RSSI_REG_TO_DISPLAY(regval) ((100*regval)/60)
                            18411 ; 756  |
                            18412 ; 757  |
                            18413 ; 758  |#define FREQUENCY_100KHZ_MIN   758
                            18414 ; 759  |#define FREQUENCY_100KHZ_RANGE 325
                            18415 ; 760  |
                            18416 ; 761  |
                            18417 ; 762  |
                            18418 ; 763  |
                            18419 ; 764  |////////////////////////////////////////////////////////////////////////////////
                            18420 ; 765  |//! I2C Interface Section
                            18421 ; 766  |////////////////////////////////////////////////////////////////////////////////
                            18422 ; 767  |
                            18423 ; 768  |//! I2C Interface buffer
                            18424 ; 769  |
                            18425 ; 770  |#define STFM1000_I2C_ADDR 0xC0
                            18426 ; 771  |
                            18427 ; 772  |#define MAX_REGISTERS_I2C 1
                            18428 ; 773  |#define MAX_I2C_WRITE_TRIES 6
                            18429 ; 774  |#define MAX_I2C_READ_TRIES  6
                            18430 ; 775  |
                            18431 ; 776  |/**************************************************** 
                            18432 ; 777  | * I2C data and clock pin
                            18433 ; 778  | * GPIO-16: I2C_SCL
                            18434 ; 779  | * GPIO-17: I2C_SDA
                            18435 ; 780  | ****************************************************/
                            18436 ; 781  |#define HW_I2C_CLOCK_ENR    HW_GP0ENR.B.B16    //  0 - Assigned function, 1 - GPIO pin
                            18437 ; 782  |#define HW_I2C_CLOCK_PWR    HW_GP0PWR.B.B16    //  0 - Power down,        1 - Power on
                            18438 ; 783  |#define HW_I2C_CLOCK_DOER   HW_GP0DOER.B.B16   //  0 - Input,             1 - Output
                            18439 ; 784  |#define HW_I2C_CLOCK_DIR    HW_GP0DIR.B.B16    //  Input data pin if configured as input
                            18440 ; 785  |#define HW_I2C_CLOCK_DOR    HW_GP0DOR.B.B16    //  Output dtat pint if configured as outpu
                                  t
                            18441 ; 786  |#define HW_I2C_DATA_ENR     HW_GP0ENR.B.B17
                            18442 ; 787  |#define HW_I2C_DATA_PWR     HW_GP0PWR.B.B17
                            18443 ; 788  |#define HW_I2C_DATA_DOER    HW_GP0DOER.B.B17
                            18444 ; 789  |#define HW_I2C_DATA_DIR     HW_GP0DIR.B.B17
                            18445 ; 790  |#define HW_I2C_DATA_DOR     HW_GP0DOR.B.B17
                            18446 ; 791  |
                            18447 ; 792  |#if 0
                            18448 ; 793  |// speed in MHz * 10 /4 - 3 for 50Khz I2C clock
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 310

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18449 ; 794  |#define I2C_IDLE_SPEED      102/4 -3 
                            18450 ; 795  |#define I2C_FM_SPEED        240/4 -3 
                            18451 ; 796  |#define I2C_FM_EQ_SPEED     300/4 -3 
                            18452 ; 797  |#define I2C_MP3_SPEED       360/4 -3 
                            18453 ; 798  |#define I2C_ADPCM_SPEED     360/4 -3
                            18454 ; 799  |#define I2C_MIXER_SPEED IDLE_SPEED  
                            18455 ; 800  |#define I2C_ADCBASE_SPEED   360/4 -3 
                            18456 ; 801  |#define I2C_MAX_SPEED       480/4 -3 
                            18457 ; 802  |#define I2C_WMA_SPEED       600/4 -3  
                            18458 ; 803  |#define I2C_MP3ENCODE_SPEED 636/4 -3  
                            18459 ; 804  |#define I2C_PEAK_SPEED      756/4 -3 
                            18460 ; 805  |#endif
                            18461 ; 806  |
                            18462 ; 807  |// compute FACT = ((DCLK/I2CCLOCK) - 22)/8 for 20Khz I2C clock
                            18463 ; 808  |#define I2C_IDLE_SPEED      (INT)((102*5 -22)/8) 
                            18464 ; 809  |//#define I2C_FM_SPEED        (INT)((180*5 -22)/8) 
                            18465 ; 810  |#define I2C_FM_SPEED        (INT)((240*5 -22)/8)    // stmp10415
                            18466 ; 811  |#define I2C_FM_EQ_SPEED        (INT)((300*5 -22)/8)   
                            18467 ; 812  |#define I2C_MP3_SPEED       (INT)((360*5 -22)/8) 
                            18468 ; 813  |#define I2C_ADPCM_SPEED     (INT)((360*5 -22)/8)
                            18469 ; 814  |#define I2C_MIXER_SPEED     IDLE_SPEED  
                            18470 ; 815  |#define I2C_ADCBASE_SPEED   (INT)((360*5 -22)/8) 
                            18471 ; 816  |#define I2C_MAX_SPEED       (INT)((480*5 -22)/8) 
                            18472 ; 817  |#define I2C_WMA_SPEED       (INT)((600*5 -22)/8)  
                            18473 ; 818  |#define I2C_MP3ENCODE_SPEED (INT)((636*5 -22)/8)  
                            18474 ; 819  |#define I2C_PEAK_SPEED      (INT)((756*5 -22)/8)  
                            18475 ; 820  |
                            18476 ; 821  | 
                            18477 ; 822  |#define I2C_USBMSC_SPEED    686/4 - 3           // For USBMSC: fDCLK is fixed at 68.57 Mhz
                                  
                            18478 ; 823  |
                            18479 ; 824  |
                            18480 ; 825  |
                            18481 ; 826  |#define PWR_ON_HW_I2CCSR_STATE 0x200000
                            18482 ; 827  |#define RESET_HW_I2CCSR_STATE  0x010000 //0x008000 @ power on, or 0x010000 otherwise
                            18483 ; 828  |#define RESET_HW_I2CCSR_MASK   0xFE7FFF
                            18484 ; 829  |
                            18485 ; 830  |
                            18486 ; 831  |/****************************************************
                            18487 ; 832  | * I2C
                            18488 ; 833  | ****************************************************/
                            18489 ; 834  |////////////////////////////////////////////////////////////////////////////////
                            18490 ; 835  |//  Macros
                            18491 ; 836  |////////////////////////////////////////////////////////////////////////////////
                            18492 ; 837  |#define TIMEOUT_COUNT  8192
                            18493 ; 838  |#define TIMEOUT_ERROR  -1
                            18494 ; 839  |#define ACKF_ERROR     -2 
                            18495 ; 840  |#define READMODE        1    
                            18496 ; 841  |#define WRITEMODE       0 
                            18497 ; 842  |#define ONE_BYTE        0   // WL values 8 bit
                            18498 ; 843  |#define TWO_BYTES       2   // WL values 16 bit
                            18499 ; 844  |#define THREE_BYTES     1   // WL values 24 bit
                            18500 ; 845  |////////////////////////////////////////////////////////////////////////////////
                            18501 ; 846  |//  Data type Definitions
                            18502 ; 847  |////////////////////////////////////////////////////////////////////////////////
                            18503 ; 848  |typedef union               /* I2C Data Register */
                            18504 ; 849  |{
                            18505 ; 850  |    struct {
                            18506 ; 851  |        unsigned int BYTE2 :8;  // LSB
                            18507 ; 852  |        unsigned int BYTE1 :8;
                            18508 ; 853  |        unsigned int BYTE0 :8;  // MSB 
                            18509 ; 854  |    } B;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 311

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18510 ; 855  |     
                            18511 ; 856  |    int I;
                            18512 ; 857  |    unsigned U;
                            18513 ; 858  |} i2cdata_type;
                            18514 ; 859  |
                            18515 ; 860  |typedef union                
                            18516 ; 861  |{
                            18517 ; 862  |    DWORD D;
                            18518 ; 863  |    struct {
                            18519 ; 864  |        unsigned int W1;    // LSB
                            18520 ; 865  |        unsigned int W0;    // MSB 
                            18521 ; 866  |    } U;
                            18522 ; 867  | } DWORD_type;
                            18523 ; 868  | 
                            18524 ; 869  |////////////////////////////////////////////////////////////////////////////////
                            18525 ; 870  |//  Prototypes
                            18526 ; 871  |////////////////////////////////////////////////////////////////////////////////
                            18527 ; 872  |_reentrant INT STFM1000I2CInit(WORD mode, WORD ClockDiv);
                            18528 ; 873  |_reentrant INT STFM1000I2CWriteRegister(WORD I2C_Sub_Addr, DWORD DataOut);
                            18529 ; 874  |_reentrant INT STFM1000I2CReadRegister(WORD I2C_Sub_Addr, DWORD DataOut,DWORD * DataIn);
                            18530 ; 875  |_reentrant void STFM1000I2CClose(void);
                            18531 ; 876  |_reentrant INT  STFM1000SetLnaBias(INT iRssiLog);
                            18532 ; 877  |
                            18533 ; 878  |//! Tuning Function Prototypes
                            18534 ; 879  |//!
                            18535 ; 880  |
                            18536 ; 881  |_reentrant void STFM1000Reset(void);
                            18537 ; 882  |
                            18538 ; 883  |_reentrant void STFM1000RegValsReset(void);
                            18539 ; 884  |
                            18540 ; 885  |_reentrant INT STFM1000RegsPowerUp1(void);
                            18541 ; 886  |_reentrant INT STFM1000RegsPowerUp2(void);
                            18542 ; 887  |
                            18543 ; 888  |_reentrant INT STFM1000RegsPowerDown(void);
                            18544 ; 889  |
                            18545 ; 890  |///////////////////////////////////////////////////////////////////////////////
                            18546 ; 891  |// Prototypes
                            18547 ; 892  |////////////////////////////////////////////////////////////////////////////////
                            18548 ; 893  |_reentrant INT STFM1000QuickTune(WORD wTuneFreqIn);
                            18549 ; 894  |
                            18550 ; 895  |
                            18551 ; 896  |// * Optimize Channel on chip  (tspec_v09x.pdf::SD_Optimize_Channel)
                            18552 ; 897  |_reentrant INT STFM1000OptimizeChannel(void);
                            18553 ; 898  |
                            18554 ; 899  |// OptmizeChannel() calls the following 3 procedures:
                            18555 ; 900  |
                            18556 ; 901  |// * Set Channel Filter on chip  (tspec_v09x.pdf::SD_SetChannelFilter)
                            18557 ; 902  |_reentrant INT STFM1000SetChannelFilter(void);
                            18558 ; 903  |
                            18559 ; 904  |_reentrant INT STFM1000TunerMonitorQuality(void);
                            18560 ; 905  |
                            18561 ; 906  |// * Look for Pilot Tone on chip  (tspec_v09x.pdf::SD_LookForPilot)
                            18562 ; 907  |_reentrant INT STFM1000LookForPilot(BOOL * bPilotPresent);
                            18563 ; 908  |
                            18564 ; 909  |// * OPptimizeChannel on chip  (tspec_v09x.pdf::SD_GearShiftPilotTracking)
                            18565 ; 910  |_reentrant INT STFM1000GearShiftPilotTracking(void);
                            18566 ; 911  |
                            18567 ; 912  |_reentrant INT STFM1000TunerSafeStandbyMode(void);
                            18568 ; 913  |
                            18569 ; 914  |_reentrant void TunerTuningInit(void);
                            18570 ; 915  |
                            18571 ; 916  |//! Tuner Specific Function Prototypes
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 312

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18572 ; 917  |//
                            18573 ; 918  |// Note:  Any of these primitives can block for a significant period of time.
                            18574 ; 919  |// In that case, the primitive must spend its sleeping time waiting on the
                            18575 ; 920  |// main message queue for an Abort message, which will cause it immediately
                            18576 ; 921  |// to return a status of ERROR_DDI_TUNER_UNBLOCKED_BY_ABORT
                            18577 ; 922  |
                            18578 ; 923  |_inline    INT STFM1000TunerInit(void); //_inline
                            18579 ; 924  |
                            18580 ; 925  |_reentrant INT STFM1000TunerUninit(void);
                            18581 ; 926  |
                            18582 ; 927  |_reentrant INT STFM1000TunerPowerUp(void);
                            18583 ; 928  |
                            18584 ; 929  |_reentrant INT STFM1000TunerPowerDown(void);
                            18585 ; 930  |
                            18586 ; 931  |_reentrant INT STFM1000TunerUnlockStation(void);
                            18587 ; 932  |
                            18588 ; 933  |_reentrant INT STFM1000TunerQuicksetStation(WORD wNewFrequency);
                            18589 ; 934  |
                            18590 ; 935  |_reentrant INT STFM1000TunerLockStation(void);
                            18591 ; 936  |
                            18592 ; 937  |_reentrant INT STFM1000TunerQueryIsStation(BOOL * pIsStation);
                            18593 ; 938  |_reentrant INT STFM1000TunerMonitorQualityStateStart(void);
                            18594 ; 939  |_reentrant INT STFM1000TunerMonitorQualityStateFinal(void);
                            18595 ; 940  |_reentrant INT STFM1000OptimizeChannelStart(void);
                            18596 ; 941  |_reentrant INT STFM1000OptimizeChannelEnd(void);
                            18597 ; 942  |_inline    INT STFM1000SetNearChannelOffset(WORD wOffsetCode);      //_inline
                            18598 ; 943  |_inline    INT STFM1000GetNearChannelOffset(void);                  //_inline
                            18599 ; 944  |_inline    INT STFM1000SetNearChannelFilter(WORD wBypassSetting);   //_inline
                            18600 ; 945  |_inline    INT STFM1000GearShiftPtGear(DWORD dwBits);               //_inline
                            18601 ; 946  |
                            18602 ; 947  |/* Private functions */
                            18603 ; 948  |
                            18604 ; 949  |_inline    INT STFM1000DriOff(void);
                            18605 ; 950  |_inline    INT STFM1000DriOn(void);                                 //_inline
                            18606 ; 951  |_reentrant INT STFM1000DataPathOff(void);
                            18607 ; 952  |_reentrant INT STFM1000DataPathOn(void);
                            18608 ; 953  |_reentrant INT STFM1000TakeDown(void);
                            18609 ; 954  |_reentrant INT STFM1000BringUp(void);
                            18610 ; 955  |_reentrant INT STFM1000TunerLowPowerMode(void);
                            18611 ; 956  |   
                            18612 ; 957  |//! I2C Interface Function Prototypes
                            18613 ; 958  |
                            18614 ; 959  |_reentrant INT STFM1000WriteRegister(WORD wAddr, DWORD dwMask,
                            18615 ; 960  |    DWORD *pShadow, DWORD dwData);
                            18616 ; 961  |
                            18617 ; 962  |_reentrant INT STFM1000ReadRegisterToShadow(WORD wAddr, DWORD *pShadow);
                            18618 ; 963  |
                            18619 ; 964  |_reentrant void STFM1000ReadShadowRegister(DWORD dwMask, DWORD *pShadow,
                            18620 ; 965  |    DWORD *pData);
                            18621 ; 966  |
                            18622 ; 967  |_reentrant INT STFM1000ReadSubRegister(WORD wAddr, DWORD dwMask,
                            18623 ; 968  |    DWORD *pData);
                            18624 ; 969  |
                            18625 ; 970  |_reentrant void STFM1000delay_ms(WORD wDelay);            
                            18626 ; 971  |
                            18627 ; 972  |_reentrant INT STFM1000ContinueScanning( void );
                            18628 ; 973  |_reentrant INT STFM1000ContinueSearching( void );
                            18629 ; 974  |_reentrant INT STFM1000TunerSearchEnded( WORD wSearchFrequency );
                            18630 ; 975  |_reentrant INT STFM1000NextSearchFrequency( void );
                            18631 ; 976  |_reentrant INT STFM1000EndAutoScanning( void );
                            18632 ; 977  |_reentrant void STFM1000WriteDataReAlignment(DWORD* pdwNewData);
                            18633 ; 978  |_reentrant void STFM1000ReadDataReAlignment(DWORD* pdwNewData);
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 313

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18634 ; 979  |_reentrant INT STFM1000TuningSearchingScanning(void);
                            18635 ; 980  |_reentrant INT STFM1000FindRSSIThresHold(void);
                            18636 ; 981  |_reentrant int STFM1000TestPresence(void); // i2c write error detects non presense of stfm
                                  1000
                            18637 ; 982  |_reentrant INT I2CWriteTunerRegister(WORD I2C_Sub_Addr, DWORD DataOut);
                            18638 ; 983  |_reentrant I2CReset(WORD mode, WORD ClockDiv);
                            18639 ; 984  |
                            18640 ; 985  |
                            18641 ; 986  |#define UCHAR unsigned char
                            18642 ; 987  |typedef union                // Required since casting between int and _fract does not wor
                                  k as expected
                            18643 ; 988  |{
                            18644 ; 989  |    long _fract FF;
                            18645 ; 990  |    DWORD D;
                            18646 ; 991  |    _fract F;
                            18647 ; 992  |    unsigned int I;
                            18648 ; 993  |}Fract_type;
                            18649 ; 994  |
                            18650 ; 995  |#define NOT_SEARCHING       0
                            18651 ; 996  |#define SEARCHING_UP        1
                            18652 ; 997  |#define SEARCHING_DOWN     -1
                            18653 ; 998  |
                            18654 ; 999  |#ifdef SD_USE_200KHZ_TUNING_GRID
                            18655 ; 1000 |#define FM_FREQ_STEP    200
                            18656 ; 1001 |#else
                            18657 ; 1002 |#define FM_FREQ_STEP    100
                            18658 ; 1003 |#endif
                            18659 ; 1004 |
                            18660 ; 1005 |#define RSSI_THRESHOLD_OFFSET   7
                            18661 ; 1006 |/* FM TUNER Constants that can be overruled by project.inc */
                            18662 ; 1007 |
                            18663 ; 1008 |
                            18664 ; 1009 |#if !defined(NUMBER_OF_PRESETS)
                            18665 ; 1010 |#define NUMBER_OF_PRESETS       10
                            18666 ; 1011 |#endif
                            18667 ; 1012 |
                            18668 ; 1013 |#if 0
                            18669 ; 1014 |#if !defined(FM_BAND_LIMIT_HIGH_FREQ)
                            18670 ; 1015 | #ifdef FM_JAPAN_REGION
                            18671 ; 1016 |  #ifdef SD_USE_200KHZ_TUNING_GRID 
                            18672 ; 1017 |  // stmp10809 solved by changing this from 89000 to 89900 (correct japan high freq limit)
                                  
                            18673 ; 1018 |  #define       FM_BAND_LIMIT_HIGH_FREQ 89900
                            18674 ; 1019 |  #else
                            18675 ; 1020 |  #define       FM_BAND_LIMIT_HIGH_FREQ 90000 
                            18676 ; 1021 |  #endif
                            18677 ; 1022 | #else // non japan fm band
                            18678 ; 1023 |  #ifdef SD_USE_200KHZ_TUNING_GRID 
                            18679 ; 1024 |  #define       FM_BAND_LIMIT_HIGH_FREQ 107900
                            18680 ; 1025 |  #else
                            18681 ; 1026 |  #define       FM_BAND_LIMIT_HIGH_FREQ 108000 
                            18682 ; 1027 |  #endif
                            18683 ; 1028 | #endif // non japan fm band 
                            18684 ; 1029 |#endif // FM band limit high freq
                            18685 ; 1030 |
                            18686 ; 1031 |#if !defined(FM_BAND_LIMIT_LOW_FREQ)
                            18687 ; 1032 |#ifdef FM_JAPAN_REGION
                            18688 ; 1033 |#define FM_BAND_LIMIT_LOW_FREQ  76000
                            18689 ; 1034 |#else
                            18690 ; 1035 |#define FM_BAND_LIMIT_LOW_FREQ  87500
                            18691 ; 1036 |#endif
                            18692 ; 1037 |#endif
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 314

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18693 ; 1038 |#endif
                            18694 ; 1039 |
                            18695 ; 1040 |#if !defined(FM_BAND_LIMIT_HIGH_FREQ)
                            18696 ; 1041 |    #ifdef  FM_USA_REGION               //USA
                            18697 ; 1042 |                #define FM_BAND_LIMIT_HIGH_FREQ    107900 
                            18698 ; 1043 |                #define FM_BAND_LIMIT_LOW_FREQ     87500
                            18699 ; 1044 |    #else             //  !(USA)
                            18700 ; 1045 |        #ifdef  FM_EUROPE_REGION      //Europe and China
                            18701 ; 1046 |                #define FM_BAND_LIMIT_HIGH_FREQ    108000 
                            18702 ; 1047 |                #define FM_BAND_LIMIT_LOW_FREQ      87500
                            18703 ; 1048 |        #else         //  !(EUROPE)
                            18704 ; 1049 |            #ifdef FM_JAPAN_REGION    //Japan
                            18705 ; 1050 |                #define FM_BAND_LIMIT_HIGH_FREQ     90000
                            18706 ; 1051 |                #define FM_BAND_LIMIT_LOW_FREQ      76000
                            18707 ; 1052 |            #endif   // end (JAPAN)
                            18708 ; 1053 |        #endif      // end (EUROPE)
                            18709 ; 1054 |    #endif          // end (USA)
                            18710 ; 1055 |#endif
                            18711 ; 1056 |
                            18712 ; 1057 |#if !defined(FM_TUNER_GRID)
                            18713 ; 1058 |#ifdef SD_USE_200KHZ_TUNING_GRID
                            18714 ; 1059 |#define FM_TUNER_GRID   200
                            18715 ; 1060 |#else
                            18716 ; 1061 |#define FM_TUNER_GRID   100
                            18717 ; 1062 |#endif
                            18718 ; 1063 |#endif
                            18719 ; 1064 |
                            18720 ; 1065 |#define FM_SEARCH_HIGH_LIMIT (FM_BAND_LIMIT_HIGH_FREQ+FM_FREQ_STEP)
                            18721 ; 1066 |#define FM_SEARCH_LOW_LIMIT (FM_BAND_LIMIT_LOW_FREQ-FM_FREQ_STEP)
                            18722 ; 1067 |#define STFM1000_TA2A_CHIP
                            18723 ; 1068 |#define STFM1000_POWER_REDUCTION_VERSION
                            18724 ; 1069 |
                            18725 ; 1070 |/* Set up the preset stations */  
                            18726 ; 1071 |typedef struct PresetStation
                            18727 ; 1072 |{
                            18728 ; 1073 |        WORD Frequency;
                            18729 ; 1074 |        INT      Level;
                            18730 ; 1075 |} FMTunerPreset;
                            18731 ; 1076 |
                            18732 ; 1077 |typedef struct TunerSearchStatus
                            18733 ; 1078 |{
                            18734 ; 1079 |        WORD Frequency;
                            18735 ; 1080 |        INT      Level;
                            18736 ; 1081 |    INT  MpxAdc;
                            18737 ; 1082 |} FMTunerSearchStatus;
                            18738 ; 1083 |
                            18739 ; 1084 |typedef enum
                            18740 ; 1085 |{
                            18741 ; 1086 |    MONITOR_SIGNAL_QUALITY_STATE_START = 0,
                            18742 ; 1087 |    MONITOR_SIGNAL_QUALITY_STATE_PROCESSING_1, 
                            18743 ; 1088 |    MONITOR_SIGNAL_QUALITY_STATE_PROCESSING_2, 
                            18744 ; 1089 |    MONITOR_SIGNAL_QUALITY_STATE_PROCESSING_3,    
                            18745 ; 1090 |    MONITOR_SIGNAL_QUALITY_STATE_COMPLETE
                            18746 ; 1091 |}eMonitorSignalQualityState;
                            18747 ; 1092 |
                            18748 ; 1093 |typedef enum
                            18749 ; 1094 |{
                            18750 ; 1095 |    OPTIMIZE_CHANNEL_STATE_START = 0,
                            18751 ; 1096 |    OPTIMIZE_CHANNEL_STATE_PROCESSING_1, 
                            18752 ; 1097 |    OPTIMIZE_CHANNEL_STATE_PROCESSING_2, 
                            18753 ; 1098 |    OPTIMIZE_CHANNEL_STATE_PROCESSING_3,
                            18754 ; 1099 |    OPTIMIZE_CHANNEL_STATE_COMPLETE      
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 315

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18755 ; 1100 |}eOptimizeChannelState;
                            18756 ; 1101 |
                            18757 ; 1102 |typedef struct _STFM1000GearShiftPilotTrackingTable
                            18758 ; 1103 |{
                            18759 ; 1104 |    DWORD dw_msec_delay;
                            18760 ; 1105 |    DWORD dw_bits;
                            18761 ; 1106 |} STFM1000GearShiftPilotTrackingTable_t;
                            18762 ; 1107 |
                            18763 ; 1108 |#endif //_STFM_1000_H
                            18764 
                            18766 
                            18767 ; 13   |
                            18768 ; 14   |extern INT gTUNER_STFM1000;
                            18769 ; 15   |
                            18770 ; 16   |_reentrant void HALDisplayZStateEnable(void);
                            18771 ; 17   |_reentrant void HALDisplayZStateDisable(void);
                            18772 ; 18   |
                            18773 ; 19   |// Description: Detects STFM1000 non-presence via i2c write error. Inits LCD HW.
                            18774 ; 20   |// Inputs:
                            18775 ; 21   |// Outputs:
                            18776 ; 22   |// Notes: Does not support STMP3400 SOC. 
                            18777 ; 23   |// Reviews: DanhNguyen 2008
                            18778 ; 24   |
                            18779 ; 25   |#if     ((VBATT_REF)==(REF_2700MV))
                            18780 ; 26   |#define VBATT_REF_MV 2700
                            18781 ; 27   |#define BATT_OFFSET 0x56
                            18782 ; 28   |#elif   ((VBATT_REF)==(REF_2600MV))
                            18783 ; 29   |#define VBATT_REF_MV 2600
                            18784 ; 30   |#define BATT_OFFSET 0x56
                            18785 ; 31   |#elif   ((VBATT_REF)==(REF_2560MV))
                            18786 ; 32   |#define VBATT_REF_MV 2560
                            18787 ; 33   |#define BATT_OFFSET 0
                            18788 ; 34   |#elif   ((VBATT_REF)==(REF_VDDIO))
                            18789 ; 35   |#define VBATT_REF_MV 3300
                            18790 ; 36   |#define BATT_OFFSET 0
                            18791 ; 37   |#elif   ((VBATT_REF)==(REF_5400MV))
                            18792 ; 38   |#define VBATT_REF_MV 5400
                            18793 ; 39   |#define BATT_OFFSET 0x56
                            18794 ; 40   |#elif   ((VBATT_REF)==(REF_5200MV))
                            18795 ; 41   |#define VBATT_REF_MV 5200
                            18796 ; 42   |#define BATT_OFFSET 0x56
                            18797 ; 43   |#elif   ((VBATT_REF)==(REF_5120MV))
                            18798 ; 44   |#define VBATT_REF_MV 5120
                            18799 ; 45   |#define BATT_OFFSET 0
                            18800 ; 46   |#elif   ((VBATT_REF)==(REF_VDDIOx2))
                            18801 ; 47   |#define VBATT_REF_MV 6600
                            18802 ; 48   |#define BATT_OFFSET 0
                            18803 ; 49   |#else
                            18804 ; 50   |    //Need to define VBATT_REF in battery_config.h, or it won't work.
                            18805 ; 51   |#endif
                            18806 ; 52   |#define VBATT_N_LEVELS   (((VBATT_MAX_MV - VBATT_MIN_MV)*(255 + BATT_OFFSET))/VBATT_REF_MV
                                  ) //# counts in range
                            18807 ; 53   |#define VBATT_BASE_LEVEL ((VBATT_MIN_MV*(255 + BATT_OFFSET))/VBATT_REF_MV)                
                                            //# counts at 0%
                            18808 ; 54   |
                            18809 ; 55   |_reentrant void HALDisplayInit(void)
                            18810 ; 56   |{       
                            18811 
P:0000                      18812         org     p,".ptextsed15xxinit":
                            18880 FHALDisplayInit:
P:0000 055F7C         2    218881         movec   ssh,y:(r7)+
                            18888 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 316

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18889 ; 57   |    int         i=0;
                            18890 ; 58   |    //WORD      LCDInitSequence[30];
                            18891 ; 59   |    int batt_avg=15;
                            18892 ; 60   |
                            18893 ; 61   |//HW_DCDC_TBR.B.DCDC1_STOPCLK =TRUE;
                            18894 ; 62   |//HW_DCDC_TBR.B.DCDC2_STOPCLK=TRUE;
                            18895 ; 63   |
                            18896 ; 64   |   #ifdef STFM1000_LCD
                            18897 ; 65   |        STFM1000TestPresence(); // For Player & USBMSC, set gTUNER_STFM1000 if STFM1000 pr
                                  esent 
                            18898 
P:0001 0BF080 rrrrrr  6    818900         jsr     FSTFM1000TestPresence
                            18901 
                            18902 ; 66   |   #else
                            18903 ; 67   |        gTUNER_STFM1000 = 1;    // Default to STFM1000 LCD configuration for Tests
                            18904 ; 68   |   #endif
                            18905 ; 69   |
                            18906 ; 70   |    // TO ALWAYS FORCE OLD LCD BOARD LAYOUT, DEFINE THIS MACRO IN LINE BELOW. (test apps n
                                  eed this)
                            18907 ; 71   |//#define NON_STFM1000_LCD 1
                            18908 ; 72   |   #ifdef NON_STFM1000_LCD
                            18909 ; 73   |        gTUNER_STFM1000 = 0;    // Use NON STFM1000 LCD configuration for Tests
                            18910 ; 74   |   #endif
                            18911 ; 75   |
                            18912 ; 76   |                //Keep PWRON pin of ltc3455 high to keep power
                            18913 ; 77   |                PWR_ON_GPDO = TRUE;
                            18914 
P:0003 0A7032 00F411  6   1418916         bset    #18,x:$F411
                            18917 
                            18918 ; 78   |                PWR_ON_GPDOE = TRUE;
                            18919 
P:0005 0A7032 00F413  6   2018921         bset    #18,x:$F413
                            18922 
                            18923 ; 79   |                PWR_ON_GPEN= TRUE;
                            18924 
P:0007 0A7032 00F410  6   2618926         bset    #18,x:$F410
                            18927 
                            18928 ; 80   |                PWR_ON_GPPWR=TRUE;
                            18929 
P:0009 0A7032 00F419  6   3218931         bset    #18,x:$F419
                            18932 
                            18933 ; 81   |                
                            18934 ; 82   |                //turn on vcc 9v for oled
                            18935 ; 83   |                LCD_VCC_GPDO = TRUE;
                            18936 
P:000B 0A702F 00F411  6   3818938         bset    #15,x:$F411
                            18939 
                            18940 ; 84   |                LCD_VCC_GPDOE = TRUE;
                            18941 
P:000D 0A702F 00F413  6   4418943         bset    #15,x:$F413
                            18944 
                            18945 ; 85   |                LCD_VCC_GPEN=TRUE;
                            18946 
P:000F 0A702F 00F410  6   5018948         bset    #15,x:$F410
                            18949 
                            18950 ; 86   |                LCD_VCC_GPPWR=TRUE;
                            18951 
P:0011 0A702F 00F419  6   5618953         bset    #15,x:$F419
                            18954 
                            18955 ; 87   |
                            18956 ; 88   |    //set up the GPIO required, start with the reset pin
                            18957 ; 89   |    LCD_RESET_GPDO  = FALSE;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 317

M:ADDR CODE           CYCLES LINE SOURCELINE
                            18958 
P:0013 0A7014 00F411  6   6218960         bclr    #20,x:$F411
                            18961 
                            18962 ; 90   |    LCD_RESET_GPDOE = TRUE;
                            18963 
P:0015 0A7034 00F413  6   6818965         bset    #20,x:$F413
                            18966 
                            18967 ; 91   |    LCD_RESET_GPEN  = TRUE;
                            18968 
P:0017 0A7034 00F410  6   7418970         bset    #20,x:$F410
                            18971 
                            18972 ; 92   |    LCD_RESET_GPPWR = TRUE;
                            18973 
P:0019 0A7034 00F419  6   8018975         bset    #20,x:$F419
                            18976 
                            18977 ; 93   |
                            18978 ; 94   |    LCD_DC_GPDO     = TRUE;
                            18979 
P:001B 0A702A 00F401  6   8618981         bset    #10,x:$F401
                            18982 
                            18983 ; 95   |    LCD_DC_GPDOE    = TRUE;
                            18984 
P:001D 0A702A 00F403  6   9218986         bset    #10,x:$F403
                            18987 
                            18988 ; 96   |    LCD_DC_GPPWR    = TRUE;
                            18989 
P:001F 0A702A 00F409  6   9818991         bset    #10,x:$F409
                            18992 
                            18993 ; 97   |    LCD_DC_GPEN     = TRUE;
                            18994 
P:0021 0A702A 00F400  6  10418996         bset    #10,x:$F400
                            18997 
                            18998 ; 98   |
                            18999 ; 99   |    LCD_CS1_GPDO     = TRUE;
                            19000 
P:0023 0A7028 00F401  6  11019002         bset    #8,x:$F401
                            19003 
                            19004 ; 100  |    LCD_CS1_GPDOE    = TRUE;
                            19005 
P:0025 0A7028 00F403  6  11619007         bset    #8,x:$F403
                            19008 
                            19009 ; 101  |    LCD_CS1_GPPWR    = TRUE;
                            19010 
P:0027 0A7028 00F409  6  12219012         bset    #8,x:$F409
                            19013 
                            19014 ; 102  |    LCD_CS1_GPEN     = TRUE;
                            19015 
P:0029 0A7028 00F400  6  12819017         bset    #8,x:$F400
                            19018 
                            19019 ; 103  |
                            19020 ; 104  |    LCD_RDE_GPDO    = TRUE;
                            19021 
P:002B 0A702B 00F401  6  13419023         bset    #11,x:$F401
                            19024 
                            19025 ; 105  |    LCD_RDE_GPDOE   = TRUE;
                            19026 
P:002D 0A702B 00F403  6  14019028         bset    #11,x:$F403
                            19029 
                            19030 ; 106  |    LCD_RDE_GPPWR   = TRUE;
                            19031 
P:002F 0A702B 00F409  6  14619033         bset    #11,x:$F409
                            19034 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 318

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19035 ; 107  |    LCD_RDE_GPEN    = TRUE;
                            19036 
P:0031 0A702B 00F400  6  15219038         bset    #11,x:$F400
                            19039 
                            19040 ; 108  |
                            19041 ; 109  |    LCD_RW_GPDO     = TRUE;
                            19042 
P:0033 0A7029 00F403  6  15819044         bset    #9,x:$F403
                            19045 
                            19046 ; 110  |    LCD_RW_GPDOE    = TRUE;
                            19047 
P:0035 0A7029 00F403  6  16419049         bset    #9,x:$F403
                            19050 
                            19051 ; 111  |    LCD_RW_GPPWR    = TRUE;
                            19052 
P:0037 0A7029 00F409  6  17019054         bset    #9,x:$F409
                            19055 
                            19056 ; 112  |    LCD_RW_GPEN     = TRUE;
                            19057 
P:0039 0A7029 00F400  6  17619059         bset    #9,x:$F400
                            19060 
                            19061 ; 113  |
                            19062 ; 114  |        if (gTUNER_STFM1000)
                            19063 
P:003B 5FF000 rrrrrr  3  17919065         move    y:FgTUNER_STFM1000,b
P:003D 20000B         2  18119066         tst     b
P:003E 0AF0AA rrrrrr  6  18719067         jeq     L9
                            19068 
                            19069 ; 115  |        {  LCD_DATA_D00        =  TRUE;       
                            19070 
P:0040 0A7033 00F401  6  19319072         bset    #19,x:$F401
                            19073 
                            19074 ; 116  |            LCD_DATA_D00_GPDOE  =  TRUE; 
                            19075 
P:0042 0A7033 00F403  6  19919077         bset    #19,x:$F403
                            19078 
                            19079 ; 117  |            LCD_DATA_D00_GPEN   =  TRUE;          
                            19080 
P:0044 0A7033 00F400  6  20519082         bset    #19,x:$F400
                            19083 
                            19084 ; 118  |            LCD_DATA_D00_GPPWR  = TRUE;    
                            19085 
P:0046 0A7033 00F409  6  21119087         bset    #19,x:$F409
                            19088 
                            19089 ; 119  |        
                            19090 ; 120  |            LCD_DATA_D03       =  TRUE;     
                            19091 
P:0048 0A7029 00F411  6  21719093         bset    #9,x:$F411
                            19094 
                            19095 ; 121  |            LCD_DATA_D03_GPDOE =  TRUE; 
                            19096 
P:004A 0A7029 00F413  6  22319098         bset    #9,x:$F413
                            19099 
                            19100 ; 122  |            LCD_DATA_D03_GPEN  =  TRUE; 
                            19101 
P:004C 0A7029 00F410  6  22919103         bset    #9,x:$F410
                            19104 
                            19105 ; 123  |            LCD_DATA_D03_GPPWR = TRUE;    
                            19106 
P:004E 0A7029 00F419  6  23519108         bset    #9,x:$F419
                            19109 
                            19110 ; 124  |        
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 319

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19111 ; 125  |            LCD_DATA_D04       =  TRUE; 
                            19112 
P:0050 0A7023 00F421  6  24119114         bset    #3,x:$F421
                            19115 
                            19116 ; 126  |            LCD_DATA_D04_GPDOE =  TRUE;             
                            19117 
P:0052 0A7023 00F423  6  24719119         bset    #3,x:$F423
                            19120 
                            19121 ; 127  |            LCD_DATA_D04_GPEN  =  TRUE;             
                            19122 
P:0054 0A7023 00F420  6  25319124         bset    #3,x:$F420
                            19125 
                            19126 ; 128  |                LCD_DATA_D04_GPPWR = TRUE;      
                            19127 
P:0056 0A7023 00F429  6  25919129         bset    #3,x:$F429
                            19130 
                            19131 ; 129  |
                            19132 ; 130  |                LCD_DATA_DO     = 0xe6;    // 1110 0110 except bits 0, 3, 4  
                            19133 
P:0058 56F000 00F401  3  26219135         move    x:$F401,a
P:005A 46F400 FFFF00  3  26519136         move    #$FFFF00,y0
P:005C 200056         2  26719137         and     y0,a
P:005D 46F400 0000E6  3  27019138         move    #>$E6,y0
P:005F 200052         2  27219139         or      y0,a
P:0060 547000 00F401  3  27519140         move    a1,x:$F401
                            19141 
                            19142 ; 131  |            LCD_DATA_DOE    = 0xe6;             // 1110 0110 except bits 0, 3, 4
                            19143 
P:0062 57F000 00F403  3  27819145         move    x:$F403,b
P:0064 44F400 FFFF00  3  28119146         move    #$FFFF00,x0
P:0066 20004E         2  28319147         and     x0,b
P:0067 20C400         2  28519148         move    y0,x0
P:0068 20004A         2  28719149         or      x0,b
P:0069 557000 00F403  3  29019150         move    b1,x:$F403
                            19151 
                            19152 ; 132  |            LCD_DATA_EN     = 0xe6;             // 1110 0110 except bits 0, 3, 4         
                            19153 
P:006B 57F000 00F400  3  29319155         move    x:$F400,b
P:006D 46F400 FFFF00  3  29619156         move    #$FFFF00,y0
P:006F 20005E         2  29819157         and     y0,b
P:0070 208600         2  30019158         move    x0,y0
P:0071 20005A         2  30219159         or      y0,b
                            19160 
                            19161 ; 133  |            LCD_DATA_PWR    = 0xff;
                            19162 
P:0072 0AF080 rrrrrr  6  30819164         jmp     L10
                            19165 
                            19166 ; 134  |        }        
                            19167 ; 135  |        else // non STFM1000 layout
                            19168 ; 136  |    {           LCD_DATA_DO     = 0xff;    
                            19169 
P:0074 56F000 00F401  3  31119171 L9:     move    x:$F401,a
P:0076 44F400 0000FF  3  31419172         move    #>$FF,x0
P:0078 200042         2  31619173         or      x0,a
P:0079 547000 00F401  3  31919174         move    a1,x:$F401
                            19175 
                            19176 ; 137  |                LCD_DATA_DOE    = 0xff;
                            19177 
P:007B 57F000 00F403  3  32219179         move    x:$F403,b
P:007D 208600         2  32419180         move    x0,y0
P:007E 20005A         2  32619181         or      y0,b
P:007F 557000 00F403  3  32919182         move    b1,x:$F403
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 320

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19183 
                            19184 ; 138  |                LCD_DATA_EN     = 0xff;
                            19185 
P:0081 57F000 00F400  3  33219187         move    x:$F400,b
P:0083 20004A         2  33419188         or      x0,b
                            19189 
                            19190 ; 139  |                LCD_DATA_PWR    = 0xff;
                            19191 
                            19193 L10:
P:0084 557000 00F400  3  33719195         move    b1,x:$F400
P:0086 56F000 00F409  3  34019197         move    x:$F409,a
P:0088 46F400 0000FF  3  34319198         move    #>$FF,y0
P:008A 200052         2  34519199         or      y0,a
P:008B 547000 00F409  3  34819200         move    a1,x:$F409
                            19201 
                            19202 ; 140  |     }
                            19203 ; 141  |    //wait for some cycles to let /RES become stable    
                            19204 ; 142  |/*
                            19205 ; 143  |#ifdef BACKLIGHT
                            19206 ; 144  |        LCD_RW_GPEN = TRUE;
                            19207 ; 145  |        LCD_RW_GPDO = TRUE;
                            19208 ; 146  |#endif
                            19209 ; 147  |
                            19210 ; 148  |//      Old Method
                            19211 ; 149  |//    CSysLoadResource(RSRC_LCD_INIT_SEQ, RSRC_TYPE_DATA, LCDInitSequence,TARGET_MEM_Y,30*
                                  3);
                            19212 ; 150  |
                            19213 ; 151  |    SysLoadResource(RSRC_LCD_INIT_SEQ, RS_ROOT_HANDLE, RSRC_TYPE_DATA,
                            19214 ; 152  |                        LCDInitSequence,TARGET_MEM_Y,30*3);
                            19215 ; 153  |
                            19216 ; 154  |    LCDInitSequence[LCDInitSequence[i++]+1]=0;//put a zero in the last item, just to make 
                                  sure our loop below will terminate
                            19217 ; 155  |    */
                            19218 ; 156  |
                            19219 ; 157  |    for(i=0; i<200; i++) _MultiNop();    //delay
                            19220 
P:008D 06C880 rrrrrr  6  35419222         do      #200,L12
P:008F 000000         2  35619224         nop
P:0090 000000         2  35819225         nop
                         (4)19226 L12:
P:0091 000000         2  36019228         nop
P:0092 000000         2  36219229         nop
                            19230 
                            19231 ; 158  |    
                            19232 ; 159  |    LCD_RESET_GPDO  = TRUE;
                            19233 
P:0093 0A7034 00F411  6  36819235         bset    #20,x:$F411
                            19236 
                            19237 ; 160  |
                            19238 ; 161  |    //fire out the setup stuff
                            19239 ; 162  |    /*
                            19240 ; 163  |    while(LCDInitSequence[i])
                            19241 ; 164  |    {
                            19242 ; 165  |        HALDisplaySendCommand(LCDInitSequence[i++]);
                            19243 ; 166  |    }
                            19244 ; 167  |
                            19245 ; 168  |    HALDisplaySetContrast(g_iContrastPercentage);
                            19246 ; 169  |    */
                            19247 ; 170  |        LCD_RW_GPDO     = FALSE;
                            19248 
P:0095 0A7009 00F403  6  37419250         bclr    #9,x:$F403
                            19251 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 321

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19252 ; 171  |                
                            19253 ; 172  |        HALDisplaySendCommand(0xAE);    //Display OFF
                            19254 
P:0097 56F400 0000AE  3  37719256         move    #>174,a
P:0099 0BF080 rrrrrr  6  38319257         jsr     FHALDisplaySendCommand
                            19258 
                            19259 ; 173  |        HALDisplaySendCommand(0x81);    //Set Contrast Control
                            19260 
P:009B 56F400 000081  3  38619262         move    #>$81,a
P:009D 0BF080 rrrrrr  6  39219263         jsr     FHALDisplaySendCommand
                            19264 
                            19265 ; 174  |        HALDisplaySendCommand(0xFF);    //Max Current
                            19266 
P:009F 56F400 0000FF  3  39519268         move    #>$FF,a
P:00A1 0BF080 rrrrrr  6  40119269         jsr     FHALDisplaySendCommand
                            19270 
                            19271 ; 175  |        HALDisplaySendCommand(0xA8);    //Set Duty      
                            19272 
P:00A3 56F400 0000A8  3  40419274         move    #>168,a
P:00A5 0BF080 rrrrrr  6  41019275         jsr     FHALDisplaySendCommand
                            19276 
                            19277 ; 176  |        HALDisplaySendCommand(0x3F);    //Duty 63
                            19278 
P:00A7 56F400 00003F  3  41319280         move    #>$3F,a
P:00A9 0BF080 rrrrrr  6  41919281         jsr     FHALDisplaySendCommand
                            19282 
                            19283 ; 177  |        HALDisplaySendCommand(0xA0);    //Set Segment Re-map
                            19284 
P:00AB 56F400 0000A0  3  42219286         move    #>160,a
P:00AD 0BF080 rrrrrr  6  42819287         jsr     FHALDisplaySendCommand
                            19288 
                            19289 ; 178  |        HALDisplaySendCommand(0xD3);    //Display Offset        
                            19290 
P:00AF 56F400 0000D3  3  43119292         move    #>211,a
P:00B1 0BF080 rrrrrr  6  43719293         jsr     FHALDisplaySendCommand
                            19294 
                            19295 ; 179  |        HALDisplaySendCommand(0x00);    //Set 00
                            19296 
P:00B3 200013         2  43919298         clr     a   
P:00B4 0BF080 rrrrrr  6  44519299         jsr     FHALDisplaySendCommand
                            19300 
                            19301 ; 180  |        
                            19302 ; 181  |        HALDisplaySendCommand(0x40);    //Display Startline
                            19303 
P:00B6 56F400 000040  3  44819305         move    #>$40,a
P:00B8 0BF080 rrrrrr  6  45419306         jsr     FHALDisplaySendCommand
                            19307 
                            19308 ; 182  |        HALDisplaySendCommand(0xC8);    //Set COM Output Scan Direction
                            19309 
P:00BA 56F400 0000C8  3  45719311         move    #>200,a
P:00BC 0BF080 rrrrrr  6  46319312         jsr     FHALDisplaySendCommand
                            19313 
                            19314 ; 183  |        HALDisplaySendCommand(0xDA);    //Set COM pins Hardware Configuration   
                            19315 
P:00BE 56F400 0000DA  3  46619317         move    #>218,a
P:00C0 0BF080 rrrrrr  6  47219318         jsr     FHALDisplaySendCommand
                            19319 
                            19320 ; 184  |        HALDisplaySendCommand(0x12);    //Set COM pins Hardware Configuration
                            19321 
P:00C2 56F400 000012  3  47519323         move    #>18,a
P:00C4 0BF080 rrrrrr  6  48119324         jsr     FHALDisplaySendCommand
                            19325 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 322

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19326 ; 185  |        HALDisplaySendCommand(0xD9);    //Set Precharge
                            19327 
P:00C6 56F400 0000D9  3  48419329         move    #>217,a
P:00C8 0BF080 rrrrrr  6  49019330         jsr     FHALDisplaySendCommand
                            19331 
                            19332 ; 186  |        HALDisplaySendCommand(0xF1);    //precharge==FH, discharge==1H
                            19333 
P:00CA 56F400 0000F1  3  49319335         move    #>$F1,a
P:00CC 0BF080 rrrrrr  6  49919336         jsr     FHALDisplaySendCommand
                            19337 
                            19338 ; 187  |        HALDisplaySendCommand(0xDB);    //Set VcomH     
                            19339 
P:00CE 56F400 0000DB  3  50219341         move    #>219,a
P:00D0 0BF080 rrrrrr  6  50819342         jsr     FHALDisplaySendCommand
                            19343 
                            19344 ; 188  |        HALDisplaySendCommand(0x49);    //VcomH==73
                            19345 
P:00D2 56F400 000049  3  51119347         move    #>73,a
P:00D4 0BF080 rrrrrr  6  51719348         jsr     FHALDisplaySendCommand
                            19349 
                            19350 ; 189  |        HALDisplaySendCommand(0xA4);    //Normal Mode
                            19351 
P:00D6 56F400 0000A4  3  52019353         move    #>164,a
P:00D8 0BF080 rrrrrr  6  52619354         jsr     FHALDisplaySendCommand
                            19355 
                            19356 ; 190  |        HALDisplaySendCommand(0xA6);    //No Inverse
                            19357 
P:00DA 56F400 0000A6  3  52919359         move    #>166,a
P:00DC 0BF080 rrrrrr  6  53519360         jsr     FHALDisplaySendCommand
                            19361 
                            19362 ; 191  |        HALDisplaySendCommand(0xAF);    //Display ON
                            19363 
P:00DE 56F400 0000AF  3  53819365         move    #>175,a
P:00E0 0BF080 rrrrrr  6  54419366         jsr     FHALDisplaySendCommand
                            19367 
                            19368 ; 192  |        
                            19369 ; 193  |}
                            19370 
P:00E2 05FF7C         4  54819372         movec   y:-(r7),ssh
P:00E3 000000         2  55019375         nop
P:00E4 00000C         4  55419376         rts
                            19378 
                            19379 ; 194  |
                            19380 ; 195  |// Description:
                            19381 ; 196  |// Inputs:
                            19382 ; 197  |// Outputs:
                            19383 ; 198  |// Notes: 
                            19384 ; 199  |_reentrant void HALDisplayZStateEnable(void)
                            19385 ; 200  |{
                            19386 
                            19391 FHALDisplayZStateEnable:
                            19392 
                            19393 ; 201  |//    LCD_RESET_GPEN  = FALSE;
                            19394 ; 202  |    LCD_DC_GPEN     = FALSE;
                            19395 
P:00E5 0A700A 00F400  6  56019397         bclr    #10,x:$F400
                            19398 
                            19399 ; 203  |    LCD_CS1_GPEN    = FALSE;
                            19400 
P:00E7 0A7008 00F400  6  56619402         bclr    #8,x:$F400
                            19403 
                            19404 ; 204  |    LCD_RDE_GPEN    = FALSE;
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 323

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19405 
P:00E9 0A700B 00F400  6  57219407         bclr    #11,x:$F400
                            19408 
                            19409 ; 205  |    LCD_RW_GPEN     = FALSE;
                            19410 
P:00EB 0A7009 00F400  6  57819412         bclr    #9,x:$F400
                            19413 
                            19414 ; 206  |    LCD_DATA_EN     = 0x00;
                            19415 
P:00ED 57F000 00F400  3  58119417         move    x:$F400,b
P:00EF 46F400 FFFF00  3  58419418         move    #$FFFF00,y0
P:00F1 20005E         2  58619419         and     y0,b
P:00F2 557000 00F400  3  58919420         move    b1,x:$F400
                            19421 
                            19422 ; 207  |}
                            19423 
P:00F4 00000C         4  59319425         rts
                            19427 
                            19428 ; 208  |
                            19429 ; 209  |// Description:
                            19430 ; 210  |// Inputs:
                            19431 ; 211  |// Outputs:
                            19432 ; 212  |// Notes: 
                            19433 ; 213  |_reentrant void HALDisplayZStateDisable(void)
                            19434 ; 214  |{
                            19435 
                            19440 FHALDisplayZStateDisable:
                            19441 
                            19442 ; 215  |//    LCD_RESET_GPEN  = TRUE;
                            19443 ; 216  |    LCD_DC_GPEN     = TRUE;
                            19444 
P:00F5 0A702A 00F400  6  59919446         bset    #10,x:$F400
                            19447 
                            19448 ; 217  |    LCD_CS1_GPEN    = TRUE;
                            19449 
P:00F7 0A7028 00F400  6  60519451         bset    #8,x:$F400
                            19452 
                            19453 ; 218  |    LCD_RDE_GPEN    = TRUE;
                            19454 
P:00F9 0A702B 00F400  6  61119456         bset    #11,x:$F400
                            19457 
                            19458 ; 219  |    LCD_RW_GPEN     = TRUE;
                            19459 
P:00FB 0A7029 00F400  6  61719461         bset    #9,x:$F400
                            19462 
                            19463 ; 220  |    LCD_DATA_EN     = 0xff;
                            19464 
P:00FD 57F000 00F400  3  62019466         move    x:$F400,b
P:00FF 46F400 0000FF  3  62319467         move    #>$FF,y0
P:0101 20005A         2  62519468         or      y0,b
P:0102 557000 00F400  3  62819469         move    b1,x:$F400
                            19470 
                            19471 ; 221  |}
                            19472 
P:0104 00000C         4  63219474         rts
                            19476 
                            19477 ; 222  |
                            19478 
                            19485 
                            19486         extern  FHALDisplaySendCommand, FSTFM1000TestPresence
                            19487         extern  y:FgTUNER_STFM1000
                            19488 
TASKING DSP2410 assembler v1.5r1 Build 138 SN 00100122
                                                                                                                            Page 324

M:ADDR CODE           CYCLES LINE SOURCELINE
                            19489         global  FHALDisplayInit, FHALDisplayZStateDisable
                            19490         global  FHALDisplayZStateEnable
                            19491 
                            19492         local   L9, L10, L12
                            19493 
                            19494         calls   "HALDisplayInit", "HALDisplaySendCommand"
                            19495         calls   "HALDisplayInit", "STFM1000TestPresence"
                            19496 
