\chapter{User manual for the 2 GW model}

 \begin{table}[H]
 \centering
\begin{tabular}{|c|c|}
\hline
\textbf{$I_{D\_ref}$ control} & \textbf{Power through MMC-2} \\ \hline
0                    & 0 MW                         \\ \hline
0.2                  & 475 MW                       \\ \hline
0.4                  & 950 MW                       \\ \hline
\end{tabular}
\caption{Power flow control in MMC-2}
\label{tab:Power_flow_control_in_MMC-2}
\end{table}

\section{Cable module configuration}\label{config_cable}
The cable module opens a cable setup popup menu into which the cable parameters are added. The file is then compiled and saved in a ".clo" file format. The cable parameters are referenced through the external file previously created using the cable module. In RSCAD, Pi cable models are derived from Bergeron cable model. Initially, a Bergeron cable model is created with RLC parameters and then the option to make it work as a Pi model is chosen. The ".clo" file must be added first using the 'Dnm1' option, which is obtained by double-clicking on the calculation box (Figure \ref{fig:CableConfig}). The cable constants are of type Bergeron as chosen in the 'cntyp' parameter in Figure \ref{fig:CableConfig}. The 'frcpi' parameter available in the "Options when using Bergeron data" tab, forces the use of Pi section model manually by the user. The selection is made as shown by the red box in Figure \ref{fig:CabAddit}. The terminal block must be specified as either the sending or receiving end as shown in Figure \ref{fig:Terminal_options} and the cable name provided in the calculation block has to entered in the terminal blocks as well.\\

\begin{figure}[H]
\centering
\subfloat[Cable configuration]{\label{fig:CableConfig}\includegraphics[width=.5\linewidth]{Diagrams/Chapter_3/CableParaBlockInside1.PNG}}\hfill
\subfloat[Additional options]{\label{fig:CabAddit}\includegraphics[width=.5\linewidth]{Diagrams/Chapter_3/CableParaBlockInside2_mark.png}}
\caption{Configuration of the calculation block}
\label{fig}
\end{figure}

\begin{figure}[H]
\centering
\begin{subfigure}{0.5\textwidth}
  \centering
  \includegraphics[height = 4cm,width = 8.5cm]{Diagrams/Chapter_3/CableParaBlock_sen_term.PNG}
  \caption{Sending end terminal}
  \label{fig:CableParaBlock_sen_term}
\end{subfigure}%
\begin{subfigure}{0.5\textwidth}
  \centering
  \includegraphics[height = 4cm,width = 8.5cm]{Diagrams/Chapter_3/CableParaBlock_rec_term.PNG}
  \caption{Receiving end terminal}
  \label{fig:CableParaBlock_rec_term}
\end{subfigure}
\caption{Configuration of the terminal blocks}
\label{fig:Terminal_options}
\end{figure}

\section{Core assignment in RSCAD}
\begin{figure}[H]
\begin{subfigure}{.5\textwidth}
  \centering
  % include first image
  \includegraphics[height = 3cm,width = 8cm]{Diagrams/Chapter_4/Core_assignment_OWF1.PNG}  
  \caption{Core assignment of OWF-1}
  \label{fig:Core_assignment_OWF1}
\end{subfigure}
\begin{subfigure}{.5\textwidth}
  \centering
  % include second image
  \includegraphics[height = 3cm,width = 8cm]{Diagrams/Chapter_4/Core_assignment_OWF2.PNG}  
  \caption{Core assignment of OWF-2}
  \label{fig:Core_assignment_OWF2}
\end{subfigure}

\newline

\begin{subfigure}{.5\textwidth}
  \centering
  % include third image
  \includegraphics[height = 3cm,width = 8cm]{Diagrams/Chapter_4/Core_assignment_OWF3.PNG}  
  \caption{Core assignment of OWF-3}
  \label{fig:Core_assignment_OWF3}
\end{subfigure}
\begin{subfigure}{.5\textwidth}
  \centering
  % include fourth image
  \includegraphics[height = 3cm,width = 8cm]{Diagrams/Chapter_4/Core_assignment_OWF4.PNG}  
  \caption{Core assignment of OWF-4}
  \label{fig:Core_assignment_OWF4}
\end{subfigure}
\caption{Core assignment of the 4 small time-step boxes representing 4 OWFs}
\label{fig:Complete_Core_assignment_OWF}
\end{figure}

After assigning the cores for the small-time step blocks, the processor assignment for subsystem 2 is as illustrated in Figure \ref{fig:subsystem2_processor}.

\begin{figure}[H]
\centering
%\hspace*{-2.2cm}
    \includegraphics[height = 8cm,width = 17cm]{Diagrams/Chapter_4/subsystem2_processor.PNG}
    \caption{Processor assignment chart for subsystem 2}
    \label{fig:subsystem2_processor}
\end{figure}

The 'Core Assignment' tab is available by right-clicking the small-time block and choosing "Edit" and then "Parameters" as shown in Figure \ref{fig:Complete_Core_assignment_OWF}. Setting the 'Am' parameter to 'No' for all the small-time blocks causes all the available cores to be full and leaving no room for a processor to allocate control signals. Hence these cores should be manually assigned, and proper allocation has to be done.


\section{Configuring Tline module}\label{config_Tline}
The parameters are entered in the Tline popup menu and the file is compiled and saved in a ".clo" format.

The cable parameters are referenced through the external file previously created using the cable module. %Initially, a Bergeron cable model is created with RLC parameters in the Tline module. 
The ".clo" file must be added first using the 'Dnm1' option, which is obtained by double-clicking on the calculation box (Figure \ref{fig:Tline_calculationbox_RSCAD}). The cable constants are of type Bergeron as chosen in the 'cntyp' parameter in Figure \ref{fig:CableConfig}.

\begin{figure}[H]
  \centering
  % include second image
  \includegraphics[height = 4cm,width = 9cm]{Diagrams/Chapter_4/TlineParaBlock_side1_mark.png}  
  \caption{Configuring Tline model in RSCAD}
  \label{fig:Tline_config_RSCAD}
\end{figure}

\section{Representation of symmetrical monopole configuration in RSCAD}
\begin{figure}[H]
\centering
%\hspace*{-1.2cm}
\begin{subfigure}{.5\textwidth}
  \centering
  \includegraphics[height=4.5cm,width=8.5cm]{Diagrams/Chapter_4/DC_Source_Cab1.PNG}
  \caption{DC source-1 connected to the receiving end of HVDC cable-1}
  \label{DC_Source_Cab1}
\end{subfigure}%
\begin{subfigure}{.5\textwidth}
  \centering
  \includegraphics[height=4.5cm,width=8.5cm]{Diagrams/Chapter_4/DC_Source_Cab2.PNG}
  \caption{DC source-2 connected to the receiving end of HVDC cable-2}
  \label{DC_Source_Cab2}
\end{subfigure}
\caption{Onshore MMC station representation using DC source in RSCAD}
\label{fig:DC_source_cab}
\end{figure}


The outer control loop model available in \cite{vrana2013cigre} is suitable for 145 kV \gls{HVAC} network. Hence, for the 66 kV \gls{HVAC} network developed for this work, the outer loop is simplified and the reference values ($i_{d\_ref\_2}$ and $i_{q\_ref\_2}$) for the inner control loop is directly defined by the user.

\subsubsection{Modification in Outer Loop Control}
In order to simplify the system, the active power loop output variable which is the active power reference ($I_{d\_ref}$) is made to be controlled by the user using a slider ($ID\_ref\_control$) in Runtime file directly. This allows the user to control the amount of active power flowing through the \gls{MMC}-2 bus. The $I_{d\_ref}$ value is varied from 0 to a maximum of 0.4. There is no flow of power in \gls{MMC}-2 when $I_{d\_ref}$ = 0. The maximum power flow is achieved when $I_{d\_ref}$ = 0.4. %If $I_{d\_ref}$ is increased beyond 0.4, the transformer would be operated above 100\% of its rating and is not desirable. 

The RMS current ($I_{rms}$) is calculated at the breaker (CB-1a) and is compared with the maximum current ($I_{phase\_max}$) which is 10\% above the phase current as given in Equation \ref{i_phase_max_eq}. When the RMS current exceeds the maximum current, $I_{d\_ref}$ is set to zero for that duration. Once, $I_{rms}$ becomes less than $I_{phase\_max}$, the control is given back to the slider in Runtime module, as shown in Figure \ref{fig:Idref_control}. This allows power to flow in \gls{MMC}-2 after the breaker has been operated. The circuit breaker operation is explained in Section \ref{Fault logic and cb}.

\begin{equation}
    I_{phase} = \frac{S_{single\_phase}}{V_{LN}}
\end{equation}

\begin{equation}\label{i_phase_max_eq}
    I_{phase\_max} = 1.1 * I_{phase}
\end{equation}

\begin{figure}[H]
\centering
%\hspace*{-1.2cm}
    \includegraphics[height = 6cm,width = 5.5cm]{Diagrams/Chapter_4/Idref_control.PNG}
    \caption{$I_{d\_ref}$ control logic}
    \label{fig:Idref_control}
\end{figure}

\section{U/F control parameters}
\begin{table}[H]
\centering
\begin{tabular}{|c|c|}
\hline
Parameter & Value \\ \hline
$k_{p\_vf}$     & 0.2 \\ \hline
$k_{i\_vf}$     & 30 \\ \hline
\end{tabular}
\caption{Parameters for PI gains in U/F control loop \cite{vrana2013cigre}}
\label{tab:U_F_para}
\end{table}