INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/design_1_address_counter_0_0/design_1_address_counter_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_address_counter_0_0_address_counter
INFO: [VRFC 10-307] analyzing entity design_1_address_counter_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_v8_3_6_synth
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0_blk_mem_gen_v8_3_6
INFO: [VRFC 10-307] analyzing entity design_1_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/ip/design_1_c_accum_0_0/design_1_c_accum_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_c_accum_0_0_xbip_dsp48e_wrapper_v3_0
INFO: [VRFC 10-307] analyzing entity design_1_c_accum_0_0_xbip_dsp48_acc_synth
INFO: [VRFC 10-307] analyzing entity design_1_c_accum_0_0_xbip_dsp48_acc_v3_0_3_viv
INFO: [VRFC 10-307] analyzing entity design_1_c_accum_0_0_xbip_accum_v3_0_3_viv
INFO: [VRFC 10-307] analyzing entity design_1_c_accum_0_0_c_accum_v12_0_10_viv
INFO: [VRFC 10-307] analyzing entity design_1_c_accum_0_0_c_accum_v12_0_10
INFO: [VRFC 10-307] analyzing entity design_1_c_accum_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/ip/design_1_count_ones_8_0_0/design_1_count_ones_8_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_count_ones_8_0_0_count_ones_8
INFO: [VRFC 10-307] analyzing entity design_1_count_ones_8_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/ip/design_1_dr_make8_1_0/design_1_dr_make8_1_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_dr_make8_1_0_dr_make8
INFO: [VRFC 10-307] analyzing entity design_1_dr_make8_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/design_1_serial_pipeline_delay_0_0/design_1_serial_pipeline_delay_0_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_serial_pipeline_delay_0_0_serial_pipeline_delay
INFO: [VRFC 10-307] analyzing entity design_1_serial_pipeline_delay_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_util_vector_logic_1_0_util_vector_logic_v2_0_1_util_vector_logic
INFO: [VRFC 10-307] analyzing entity design_1_util_vector_logic_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xlconstant_1_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/ip/design_1_xlconstant_2_0/design_1_xlconstant_2_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_xlconstant_2_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/SharedProjects/Sadias_Directory/BERT/project_3/project_3.srcs/sim_1/imports/new/tb_Err.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_err
