Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/ti/HW_SW_Codesign/tutorial_project/nios_system.qsys --block-symbol-file --output-directory=/home/ti/HW_SW_Codesign/tutorial_project/nios_system --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading tutorial_project/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_input [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_input
Progress: Adding pio_output [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_output
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.pio_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ti/HW_SW_Codesign/tutorial_project/nios_system.qsys --synthesis=VERILOG --output-directory=/home/ti/HW_SW_Codesign/tutorial_project/nios_system/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading tutorial_project/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_input [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_input
Progress: Adding pio_output [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_output
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.pio_input: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: cpu: "nios_system" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/altera/quartus/linux64/perl/bin/perl -I /opt/altera/quartus/linux64/perl/lib -I /opt/altera/quartus/sopc_builder/bin/europa -I /opt/altera/quartus/sopc_builder/bin/perl_lib -I /opt/altera/quartus/sopc_builder/bin -I /opt/altera/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart --dir=/tmp/alt8726_6759192979134718800.dir/0001_jtag_uart_gen/ --quartus_dir=/opt/altera/quartus --verilog --config=/tmp/alt8726_6759192979134718800.dir/0001_jtag_uart_gen//nios_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios_system_jtag_uart'
Info: jtag_uart: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory: Starting RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory:   Generation command is [exec /opt/altera/quartus/linux64/perl/bin/perl -I /opt/altera/quartus/linux64/perl/lib -I /opt/altera/quartus/sopc_builder/bin/europa -I /opt/altera/quartus/sopc_builder/bin/perl_lib -I /opt/altera/quartus/sopc_builder/bin -I /opt/altera/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory --dir=/tmp/alt8726_6759192979134718800.dir/0002_onchip_memory_gen/ --quartus_dir=/opt/altera/quartus --verilog --config=/tmp/alt8726_6759192979134718800.dir/0002_onchip_memory_gen//nios_system_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios_system_onchip_memory'
Info: onchip_memory: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pio_input: Starting RTL generation for module 'nios_system_pio_input'
Info: pio_input:   Generation command is [exec /opt/altera/quartus/linux64/perl/bin/perl -I /opt/altera/quartus/linux64/perl/lib -I /opt/altera/quartus/sopc_builder/bin/europa -I /opt/altera/quartus/sopc_builder/bin/perl_lib -I /opt/altera/quartus/sopc_builder/bin -I /opt/altera/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_pio_input --dir=/tmp/alt8726_6759192979134718800.dir/0003_pio_input_gen/ --quartus_dir=/opt/altera/quartus --verilog --config=/tmp/alt8726_6759192979134718800.dir/0003_pio_input_gen//nios_system_pio_input_component_configuration.pl  --do_build_sim=0  ]
Info: pio_input: Done RTL generation for module 'nios_system_pio_input'
Info: pio_input: "nios_system" instantiated altera_avalon_pio "pio_input"
Info: pio_output: Starting RTL generation for module 'nios_system_pio_output'
Info: pio_output:   Generation command is [exec /opt/altera/quartus/linux64/perl/bin/perl -I /opt/altera/quartus/linux64/perl/lib -I /opt/altera/quartus/sopc_builder/bin/europa -I /opt/altera/quartus/sopc_builder/bin/perl_lib -I /opt/altera/quartus/sopc_builder/bin -I /opt/altera/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_pio_output --dir=/tmp/alt8726_6759192979134718800.dir/0004_pio_output_gen/ --quartus_dir=/opt/altera/quartus --verilog --config=/tmp/alt8726_6759192979134718800.dir/0004_pio_output_gen//nios_system_pio_output_component_configuration.pl  --do_build_sim=0  ]
Info: pio_output: Done RTL generation for module 'nios_system_pio_output'
Info: pio_output: "nios_system" instantiated altera_avalon_pio "pio_output"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios_system_cpu_cpu'
Info: cpu:   Generation command is [exec /opt/altera/quartus/linux64//eperlcmd -I /opt/altera/quartus/linux64//perl/lib -I /opt/altera/quartus/sopc_builder/bin/europa -I /opt/altera/quartus/sopc_builder/bin/perl_lib -I /opt/altera/quartus/sopc_builder/bin -I /opt/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_system_cpu_cpu --dir=/tmp/alt8726_6759192979134718800.dir/0007_cpu_gen/ --quartus_bindir=/opt/altera/quartus/linux64/ --verilog --config=/tmp/alt8726_6759192979134718800.dir/0007_cpu_gen//nios_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.04.09 11:19:12 (*) Starting Nios II generation
Info: cpu: # 2021.04.09 11:19:12 (*)   Checking for plaintext license.
Info: cpu: # 2021.04.09 11:19:13 (*)   Couldn't query license setup in Quartus directory /opt/altera/quartus/linux64/
Info: cpu: # 2021.04.09 11:19:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.04.09 11:19:13 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.04.09 11:19:13 (*)   Plaintext license not found.
Info: cpu: # 2021.04.09 11:19:13 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2021.04.09 11:19:13 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.04.09 11:19:13 (*)   Creating all objects for CPU
Info: cpu: # 2021.04.09 11:19:14 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.04.09 11:19:14 (*)   Creating plain-text RTL
Info: cpu: # 2021.04.09 11:19:14 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_system_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/ti/HW_SW_Codesign/tutorial_project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/ti/HW_SW_Codesign/tutorial_project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/ti/HW_SW_Codesign/tutorial_project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 28 modules, 41 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
