[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/FuncBinding2/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 231
LIB: work
FILE: ${SURELOG_DIR}/tests/FuncBinding2/dut.sv
n<> u<230> t<Top_level_rule> c<1> l<1:1> el<34:1>
  n<> u<1> t<Null_rule> p<230> s<229> l<1:1>
  n<> u<229> t<Source_text> p<230> c<228> l<1:1> el<33:10>
    n<> u<228> t<Description> p<229> c<227> l<1:1> el<33:10>
      n<> u<227> t<Module_declaration> p<228> c<17> l<1:1> el<33:10>
        n<> u<17> t<Module_nonansi_header> p<227> c<2> s<24> l<1:1> el<1:31>
          n<module> u<2> t<Module_keyword> p<17> s<3> l<1:1> el<1:7>
          n<vend> u<3> t<StringConst> p<17> s<16> l<1:8> el<1:12>
          n<> u<16> t<List_of_ports> p<17> c<9> l<1:12> el<1:30>
            n<> u<9> t<Port> p<16> c<8> s<15> l<1:13> el<1:18>
              n<> u<8> t<Port_expression> p<9> c<7> l<1:13> el<1:18>
                n<> u<7> t<Port_reference> p<8> c<4> l<1:13> el<1:18>
                  n<clock> u<4> t<StringConst> p<7> s<6> l<1:13> el<1:18>
                  n<> u<6> t<Constant_select> p<7> c<5> l<1:18> el<1:18>
                    n<> u<5> t<Constant_bit_select> p<6> l<1:18> el<1:18>
            n<> u<15> t<Port> p<16> c<14> l<1:20> el<1:29>
              n<> u<14> t<Port_expression> p<15> c<13> l<1:20> el<1:29>
                n<> u<13> t<Port_reference> p<14> c<10> l<1:20> el<1:29>
                  n<newspaper> u<10> t<StringConst> p<13> s<12> l<1:20> el<1:29>
                  n<> u<12> t<Constant_select> p<13> c<11> l<1:29> el<1:29>
                    n<> u<11> t<Constant_bit_select> p<12> l<1:29> el<1:29>
        n<> u<24> t<Module_item> p<227> c<23> s<31> l<3:1> el<3:13>
          n<> u<23> t<Port_declaration> p<24> c<22> l<3:1> el<3:12>
            n<> u<22> t<Input_declaration> p<23> c<19> l<3:1> el<3:12>
              n<> u<19> t<Net_port_type> p<22> c<18> s<21> l<3:7> el<3:7>
                n<> u<18> t<Data_type_or_implicit> p<19> l<3:7> el<3:7>
              n<> u<21> t<List_of_port_identifiers> p<22> c<20> l<3:7> el<3:12>
                n<clock> u<20> t<StringConst> p<21> l<3:7> el<3:12>
        n<> u<31> t<Module_item> p<227> c<30> s<43> l<4:1> el<4:18>
          n<> u<30> t<Port_declaration> p<31> c<29> l<4:1> el<4:17>
            n<> u<29> t<Output_declaration> p<30> c<26> l<4:1> el<4:17>
              n<> u<26> t<Net_port_type> p<29> c<25> s<28> l<4:8> el<4:8>
                n<> u<25> t<Data_type_or_implicit> p<26> l<4:8> el<4:8>
              n<> u<28> t<List_of_port_identifiers> p<29> c<27> l<4:8> el<4:17>
                n<newspaper> u<27> t<StringConst> p<28> l<4:8> el<4:17>
        n<> u<43> t<Module_item> p<227> c<42> s<60> l<5:1> el<5:16>
          n<> u<42> t<Non_port_module_item> p<43> c<41> l<5:1> el<5:16>
            n<> u<41> t<Module_or_generate_item> p<42> c<40> l<5:1> el<5:16>
              n<> u<40> t<Module_common_item> p<41> c<39> l<5:1> el<5:16>
                n<> u<39> t<Module_or_generate_item_declaration> p<40> c<38> l<5:1> el<5:16>
                  n<> u<38> t<Package_or_generate_item_declaration> p<39> c<37> l<5:1> el<5:16>
                    n<> u<37> t<Net_declaration> p<38> c<32> l<5:1> el<5:16>
                      n<> u<32> t<NetType_Wire> p<37> s<33> l<5:1> el<5:5>
                      n<> u<33> t<Data_type_or_implicit> p<37> s<36> l<5:6> el<5:6>
                      n<> u<36> t<List_of_net_decl_assignments> p<37> c<35> l<5:6> el<5:15>
                        n<> u<35> t<Net_decl_assignment> p<36> c<34> l<5:6> el<5:15>
                          n<newspaper> u<34> t<StringConst> p<35> l<5:6> el<5:15>
        n<> u<60> t<Module_item> p<227> c<59> s<183> l<7:1> el<7:22>
          n<> u<59> t<Non_port_module_item> p<60> c<58> l<7:1> el<7:22>
            n<> u<58> t<Module_or_generate_item> p<59> c<57> l<7:1> el<7:22>
              n<> u<57> t<Module_common_item> p<58> c<56> l<7:1> el<7:22>
                n<> u<56> t<Module_or_generate_item_declaration> p<57> c<55> l<7:1> el<7:22>
                  n<> u<55> t<Package_or_generate_item_declaration> p<56> c<54> l<7:1> el<7:22>
                    n<> u<54> t<Parameter_declaration> p<55> c<44> l<7:1> el<7:21>
                      n<> u<44> t<Data_type_or_implicit> p<54> s<53> l<7:11> el<7:11>
                      n<> u<53> t<List_of_param_assignments> p<54> c<52> l<7:11> el<7:21>
                        n<> u<52> t<Param_assignment> p<53> c<45> l<7:11> el<7:21>
                          n<s0> u<45> t<StringConst> p<52> s<51> l<7:11> el<7:13>
                          n<> u<51> t<Constant_param_expression> p<52> c<50> l<7:16> el<7:21>
                            n<> u<50> t<Constant_mintypmax_expression> p<51> c<49> l<7:16> el<7:21>
                              n<> u<49> t<Constant_expression> p<50> c<48> l<7:16> el<7:21>
                                n<> u<48> t<Constant_primary> p<49> c<47> l<7:16> el<7:21>
                                  n<> u<47> t<Primary_literal> p<48> c<46> l<7:16> el<7:21>
                                    n<2'b00> u<46> t<IntConst> p<47> l<7:16> el<7:21>
        n<> u<183> t<Module_item> p<227> c<182> s<225> l<10:1> el<26:12>
          n<> u<182> t<Non_port_module_item> p<183> c<181> l<10:1> el<26:12>
            n<> u<181> t<Module_or_generate_item> p<182> c<180> l<10:1> el<26:12>
              n<> u<180> t<Module_common_item> p<181> c<179> l<10:1> el<26:12>
                n<> u<179> t<Module_or_generate_item_declaration> p<180> c<178> l<10:1> el<26:12>
                  n<> u<178> t<Package_or_generate_item_declaration> p<179> c<177> l<10:1> el<26:12>
                    n<> u<177> t<Function_declaration> p<178> c<176> l<10:1> el<26:12>
                      n<> u<176> t<Function_body_declaration> p<177> c<71> l<10:10> el<26:12>
                        n<> u<71> t<Function_data_type_or_implicit> p<176> c<70> s<72> l<10:10> el<10:15>
                          n<> u<70> t<Packed_dimension> p<71> c<69> l<10:10> el<10:15>
                            n<> u<69> t<Constant_range> p<70> c<64> l<10:11> el<10:14>
                              n<> u<64> t<Constant_expression> p<69> c<63> s<68> l<10:11> el<10:12>
                                n<> u<63> t<Constant_primary> p<64> c<62> l<10:11> el<10:12>
                                  n<> u<62> t<Primary_literal> p<63> c<61> l<10:11> el<10:12>
                                    n<2> u<61> t<IntConst> p<62> l<10:11> el<10:12>
                              n<> u<68> t<Constant_expression> p<69> c<67> l<10:13> el<10:14>
                                n<> u<67> t<Constant_primary> p<68> c<66> l<10:13> el<10:14>
                                  n<> u<66> t<Primary_literal> p<67> c<65> l<10:13> el<10:14>
                                    n<0> u<65> t<IntConst> p<66> l<10:13> el<10:14>
                        n<fsm> u<72> t<StringConst> p<176> s<88> l<10:16> el<10:19>
                        n<> u<88> t<Tf_item_declaration> p<176> c<87> s<97> l<11:1> el<11:28>
                          n<> u<87> t<Tf_port_declaration> p<88> c<73> l<11:1> el<11:28>
                            n<> u<73> t<TfPortDir_Inp> p<87> s<84> l<11:1> el<11:6>
                            n<> u<84> t<Data_type_or_implicit> p<87> c<83> s<86> l<11:7> el<11:12>
                              n<> u<83> t<Packed_dimension> p<84> c<82> l<11:7> el<11:12>
                                n<> u<82> t<Constant_range> p<83> c<77> l<11:8> el<11:11>
                                  n<> u<77> t<Constant_expression> p<82> c<76> s<81> l<11:8> el<11:9>
                                    n<> u<76> t<Constant_primary> p<77> c<75> l<11:8> el<11:9>
                                      n<> u<75> t<Primary_literal> p<76> c<74> l<11:8> el<11:9>
                                        n<1> u<74> t<IntConst> p<75> l<11:8> el<11:9>
                                  n<> u<81> t<Constant_expression> p<82> c<80> l<11:10> el<11:11>
                                    n<> u<80> t<Constant_primary> p<81> c<79> l<11:10> el<11:11>
                                      n<> u<79> t<Primary_literal> p<80> c<78> l<11:10> el<11:11>
                                        n<0> u<78> t<IntConst> p<79> l<11:10> el<11:11>
                            n<> u<86> t<List_of_tf_variable_identifiers> p<87> c<85> l<11:13> el<11:27>
                              n<fsm_PRES_STATE> u<85> t<StringConst> p<86> l<11:13> el<11:27>
                        n<> u<97> t<Tf_item_declaration> p<176> c<96> s<174> l<12:1> el<12:19>
                          n<> u<96> t<Block_item_declaration> p<97> c<95> l<12:1> el<12:19>
                            n<> u<95> t<Data_declaration> p<96> c<94> l<12:1> el<12:19>
                              n<> u<94> t<Variable_declaration> p<95> c<90> l<12:1> el<12:19>
                                n<> u<90> t<Data_type> p<94> c<89> s<93> l<12:1> el<12:4>
                                  n<> u<89> t<IntVec_TypeReg> p<90> l<12:1> el<12:4>
                                n<> u<93> t<List_of_variable_decl_assignments> p<94> c<92> l<12:5> el<12:18>
                                  n<> u<92> t<Variable_decl_assignment> p<93> c<91> l<12:5> el<12:18>
                                    n<fsm_newspaper> u<91> t<StringConst> p<92> l<12:5> el<12:18>
                        n<> u<174> t<Function_statement_or_null> p<176> c<173> s<175> l<14:1> el<25:4>
                          n<> u<173> t<Statement> p<174> c<172> l<14:1> el<25:4>
                            n<> u<172> t<Statement_item> p<173> c<171> l<14:1> el<25:4>
                              n<> u<171> t<Seq_block> p<172> c<154> l<14:1> el<25:4>
                                n<> u<154> t<Statement_or_null> p<171> c<153> s<169> l<15:5> el<23:12>
                                  n<> u<153> t<Statement> p<154> c<152> l<15:5> el<23:12>
                                    n<> u<152> t<Statement_item> p<153> c<151> l<15:5> el<23:12>
                                      n<> u<151> t<Case_statement> p<152> c<99> l<15:5> el<23:12>
                                        n<> u<99> t<Case_keyword> p<151> c<98> s<103> l<15:5> el<15:9>
                                          n<> u<98> t<CASE> p<99> l<15:5> el<15:9>
                                        n<> u<103> t<Expression> p<151> c<102> s<149> l<15:11> el<15:25>
                                          n<> u<102> t<Primary> p<103> c<101> l<15:11> el<15:25>
                                            n<> u<101> t<Primary_literal> p<102> c<100> l<15:11> el<15:25>
                                              n<fsm_PRES_STATE> u<100> t<StringConst> p<101> l<15:11> el<15:25>
                                        n<> u<149> t<Case_item> p<151> c<107> s<150> l<16:5> el<22:8>
                                          n<> u<107> t<Expression> p<149> c<106> s<148> l<16:5> el<16:7>
                                            n<> u<106> t<Primary> p<107> c<105> l<16:5> el<16:7>
                                              n<> u<105> t<Primary_literal> p<106> c<104> l<16:5> el<16:7>
                                                n<s0> u<104> t<StringConst> p<105> l<16:5> el<16:7>
                                          n<> u<148> t<Statement_or_null> p<149> c<147> l<17:5> el<22:8>
                                            n<> u<147> t<Statement> p<148> c<146> l<17:5> el<22:8>
                                              n<> u<146> t<Statement_item> p<147> c<145> l<17:5> el<22:8>
                                                n<> u<145> t<Seq_block> p<146> c<143> l<17:5> el<22:8>
                                                  n<> u<143> t<Statement_or_null> p<145> c<142> s<144> l<18:9> el<21:16>
                                                    n<> u<142> t<Statement> p<143> c<141> l<18:9> el<21:16>
                                                      n<> u<141> t<Statement_item> p<142> c<140> l<18:9> el<21:16>
                                                        n<> u<140> t<Conditional_statement> p<141> c<119> l<18:9> el<21:16>
                                                          n<> u<119> t<Cond_predicate> p<140> c<118> s<139> l<18:13> el<18:30>
                                                            n<> u<118> t<Expression_or_cond_pattern> p<119> c<117> l<18:13> el<18:30>
                                                              n<> u<117> t<Expression> p<118> c<111> l<18:13> el<18:30>
                                                                n<> u<111> t<Expression> p<117> c<110> s<116> l<18:13> el<18:21>
                                                                  n<> u<110> t<Primary> p<111> c<109> l<18:13> el<18:21>
                                                                    n<> u<109> t<Primary_literal> p<110> c<108> l<18:13> el<18:21>
                                                                      n<fsm_coin> u<108> t<StringConst> p<109> l<18:13> el<18:21>
                                                                n<> u<116> t<BinOp_Equiv> p<117> s<115> l<18:22> el<18:24>
                                                                n<> u<115> t<Expression> p<117> c<114> l<18:25> el<18:30>
                                                                  n<> u<114> t<Primary> p<115> c<113> l<18:25> el<18:30>
                                                                    n<> u<113> t<Primary_literal> p<114> c<112> l<18:25> el<18:30>
                                                                      n<2'b10> u<112> t<IntConst> p<113> l<18:25> el<18:30>
                                                          n<> u<139> t<Statement_or_null> p<140> c<138> l<19:13> el<21:16>
                                                            n<> u<138> t<Statement> p<139> c<137> l<19:13> el<21:16>
                                                              n<> u<137> t<Statement_item> p<138> c<136> l<19:13> el<21:16>
                                                                n<> u<136> t<Seq_block> p<137> c<134> l<19:13> el<21:16>
                                                                  n<> u<134> t<Statement_or_null> p<136> c<133> s<135> l<20:17> el<20:38>
                                                                    n<> u<133> t<Statement> p<134> c<132> l<20:17> el<20:38>
                                                                      n<> u<132> t<Statement_item> p<133> c<131> l<20:17> el<20:38>
                                                                        n<> u<131> t<Blocking_assignment> p<132> c<130> l<20:17> el<20:37>
                                                                          n<> u<130> t<Operator_assignment> p<131> c<124> l<20:17> el<20:37>
                                                                            n<> u<124> t<Variable_lvalue> p<130> c<121> s<125> l<20:17> el<20:30>
                                                                              n<> u<121> t<Ps_or_hierarchical_identifier> p<124> c<120> s<123> l<20:17> el<20:30>
                                                                                n<fsm_newspaper> u<120> t<StringConst> p<121> l<20:17> el<20:30>
                                                                              n<> u<123> t<Select> p<124> c<122> l<20:31> el<20:31>
                                                                                n<> u<122> t<Bit_select> p<123> l<20:31> el<20:31>
                                                                            n<> u<125> t<AssignOp_Assign> p<130> s<129> l<20:31> el<20:32>
                                                                            n<> u<129> t<Expression> p<130> c<128> l<20:33> el<20:37>
                                                                              n<> u<128> t<Primary> p<129> c<127> l<20:33> el<20:37>
                                                                                n<> u<127> t<Primary_literal> p<128> c<126> l<20:33> el<20:37>
                                                                                  n<> u<126> t<Number_1Tickb0> p<127> l<20:33> el<20:37>
                                                                  n<> u<135> t<END> p<136> l<21:13> el<21:16>
                                                  n<> u<144> t<END> p<145> l<22:5> el<22:8>
                                        n<> u<150> t<ENDCASE> p<151> l<23:5> el<23:12>
                                n<> u<169> t<Statement_or_null> p<171> c<168> s<170> l<24:1> el<24:21>
                                  n<> u<168> t<Statement> p<169> c<167> l<24:1> el<24:21>
                                    n<> u<167> t<Statement_item> p<168> c<166> l<24:1> el<24:21>
                                      n<> u<166> t<Blocking_assignment> p<167> c<165> l<24:1> el<24:20>
                                        n<> u<165> t<Operator_assignment> p<166> c<159> l<24:1> el<24:20>
                                          n<> u<159> t<Variable_lvalue> p<165> c<156> s<160> l<24:1> el<24:4>
                                            n<> u<156> t<Ps_or_hierarchical_identifier> p<159> c<155> s<158> l<24:1> el<24:4>
                                              n<fsm> u<155> t<StringConst> p<156> l<24:1> el<24:4>
                                            n<> u<158> t<Select> p<159> c<157> l<24:5> el<24:5>
                                              n<> u<157> t<Bit_select> p<158> l<24:5> el<24:5>
                                          n<> u<160> t<AssignOp_Assign> p<165> s<164> l<24:5> el<24:6>
                                          n<> u<164> t<Expression> p<165> c<163> l<24:7> el<24:20>
                                            n<> u<163> t<Primary> p<164> c<162> l<24:7> el<24:20>
                                              n<> u<162> t<Primary_literal> p<163> c<161> l<24:7> el<24:20>
                                                n<fsm_newspaper> u<161> t<StringConst> p<162> l<24:7> el<24:20>
                                n<> u<170> t<END> p<171> l<25:1> el<25:4>
                        n<> u<175> t<ENDFUNCTION> p<176> l<26:1> el<26:12>
        n<> u<225> t<Module_item> p<227> c<224> s<226> l<28:1> el<31:4>
          n<> u<224> t<Non_port_module_item> p<225> c<223> l<28:1> el<31:4>
            n<> u<223> t<Module_or_generate_item> p<224> c<222> l<28:1> el<31:4>
              n<> u<222> t<Module_common_item> p<223> c<221> l<28:1> el<31:4>
                n<> u<221> t<Always_construct> p<222> c<184> l<28:1> el<31:4>
                  n<> u<184> t<ALWAYS> p<221> s<220> l<28:1> el<28:7>
                  n<> u<220> t<Statement> p<221> c<219> l<28:8> el<31:4>
                    n<> u<219> t<Statement_item> p<220> c<218> l<28:8> el<31:4>
                      n<> u<218> t<Procedural_timing_control_statement> p<219> c<192> l<28:8> el<31:4>
                        n<> u<192> t<Procedural_timing_control> p<218> c<191> s<217> l<28:8> el<28:24>
                          n<> u<191> t<Event_control> p<192> c<190> l<28:8> el<28:24>
                            n<> u<190> t<Event_expression> p<191> c<185> l<28:10> el<28:23>
                              n<> u<185> t<Edge_Posedge> p<190> s<189> l<28:10> el<28:17>
                              n<> u<189> t<Expression> p<190> c<188> l<28:18> el<28:23>
                                n<> u<188> t<Primary> p<189> c<187> l<28:18> el<28:23>
                                  n<> u<187> t<Primary_literal> p<188> c<186> l<28:18> el<28:23>
                                    n<clock> u<186> t<StringConst> p<187> l<28:18> el<28:23>
                        n<> u<217> t<Statement_or_null> p<218> c<216> l<29:1> el<31:4>
                          n<> u<216> t<Statement> p<217> c<215> l<29:1> el<31:4>
                            n<> u<215> t<Statement_item> p<216> c<214> l<29:1> el<31:4>
                              n<> u<214> t<Seq_block> p<215> c<212> l<29:1> el<31:4>
                                n<> u<212> t<Statement_or_null> p<214> c<211> s<213> l<30:3> el<30:38>
                                  n<> u<211> t<Statement> p<212> c<210> l<30:3> el<30:38>
                                    n<> u<210> t<Statement_item> p<211> c<209> l<30:3> el<30:38>
                                      n<> u<209> t<Procedural_continuous_assignment> p<210> c<208> l<30:3> el<30:37>
                                        n<> u<208> t<ASSIGN> p<209> s<207> l<30:3> el<30:9>
                                        n<> u<207> t<Variable_assignment> p<209> c<197> l<30:10> el<30:37>
                                          n<> u<197> t<Variable_lvalue> p<207> c<194> s<206> l<30:10> el<30:19>
                                            n<> u<194> t<Ps_or_hierarchical_identifier> p<197> c<193> s<196> l<30:10> el<30:19>
                                              n<newspaper> u<193> t<StringConst> p<194> l<30:10> el<30:19>
                                            n<> u<196> t<Select> p<197> c<195> l<30:20> el<30:20>
                                              n<> u<195> t<Bit_select> p<196> l<30:20> el<30:20>
                                          n<> u<206> t<Expression> p<207> c<205> l<30:22> el<30:37>
                                            n<> u<205> t<Primary> p<206> c<204> l<30:22> el<30:37>
                                              n<> u<204> t<Complex_func_call> p<205> c<198> l<30:22> el<30:37>
                                                n<fsm> u<198> t<StringConst> p<204> s<203> l<30:22> el<30:25>
                                                n<> u<203> t<List_of_arguments> p<204> c<202> l<30:26> el<30:36>
                                                  n<> u<202> t<Expression> p<203> c<201> l<30:26> el<30:36>
                                                    n<> u<201> t<Primary> p<202> c<200> l<30:26> el<30:36>
                                                      n<> u<200> t<Primary_literal> p<201> c<199> l<30:26> el<30:36>
                                                        n<PRES_STATE> u<199> t<StringConst> p<200> l<30:26> el<30:36>
                                n<> u<213> t<END> p<214> l<31:1> el<31:4>
        n<> u<226> t<ENDMODULE> p<227> l<33:1> el<33:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/FuncBinding2/dut.sv:1:1: No timescale set for "vend".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/FuncBinding2/dut.sv:1:1: Compile module "work@vend".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
AssignStmt                                             1
Assignment                                             2
Begin                                                  4
CaseItem                                               1
CaseStmt                                               1
Constant                                               9
Design                                                 1
EventControl                                           1
FuncCall                                               1
Function                                               1
IODecl                                                 1
IfStmt                                                 1
LogicNet                                               3
LogicTypespec                                          5
LogicVar                                               2
Module                                                 1
Operation                                              2
ParamAssign                                            1
Parameter                                              1
Port                                                   2
Range                                                  3
RefObj                                                 9
RefTypespec                                            4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FuncBinding2/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@vend
  |vpiParameter:
  \_Parameter: (work@vend.s0), line:7:11, endln:7:21
    |vpiParent:
    \_Module: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |BIN:00
    |vpiName:s0
    |vpiFullName:work@vend.s0
  |vpiParamAssign:
  \_ParamAssign: , line:7:11, endln:7:21
    |vpiParent:
    \_Module: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_Constant: , line:7:16, endln:7:21
      |vpiParent:
      \_ParamAssign: , line:7:11, endln:7:21
      |vpiDecompile:2'b00
      |vpiSize:2
      |BIN:00
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@vend.s0), line:7:11, endln:7:21
  |vpiInternalScope:
  \_Function: (work@vend.fsm), line:10:1, endln:26:12
    |vpiParent:
    \_Module: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiName:fsm
    |vpiFullName:work@vend.fsm
    |vpiReg:
    \_LogicVar: (work@vend.fsm)
      |vpiParent:
      \_Function: (work@vend.fsm), line:10:1, endln:26:12
      |vpiTypespec:
      \_RefTypespec: (work@vend.fsm), line:10:10, endln:10:15
        |vpiParent:
        \_LogicVar: (work@vend.fsm)
        |vpiFullName:work@vend.fsm
        |vpiActual:
        \_LogicTypespec: , line:10:10, endln:10:15
      |vpiFullName:work@vend.fsm
    |vpiReg:
    \_LogicVar: (work@vend.fsm.fsm_newspaper), line:12:5, endln:12:18
      |vpiParent:
      \_Function: (work@vend.fsm), line:10:1, endln:26:12
      |vpiTypespec:
      \_RefTypespec: (work@vend.fsm.fsm_newspaper), line:12:1, endln:12:4
        |vpiParent:
        \_LogicVar: (work@vend.fsm.fsm_newspaper), line:12:5, endln:12:18
        |vpiFullName:work@vend.fsm.fsm_newspaper
        |vpiActual:
        \_LogicTypespec: , line:12:1, endln:12:4
      |vpiName:fsm_newspaper
      |vpiFullName:work@vend.fsm.fsm_newspaper
      |vpiAutomatic:1
    |vpiInternalScope:
    \_Begin: (work@vend.fsm), line:14:1, endln:25:4
      |vpiParent:
      \_Function: (work@vend.fsm), line:10:1, endln:26:12
      |vpiFullName:work@vend.fsm
      |vpiStmt:
      \_CaseStmt: , line:15:5, endln:23:12
        |vpiParent:
        \_Begin: (work@vend.fsm), line:14:1, endln:25:4
        |vpiCaseType:1
        |vpiCondition:
        \_RefObj: (work@vend.fsm.fsm_PRES_STATE), line:15:11, endln:15:25
          |vpiParent:
          \_CaseStmt: , line:15:5, endln:23:12
          |vpiName:fsm_PRES_STATE
          |vpiFullName:work@vend.fsm.fsm_PRES_STATE
          |vpiActual:
          \_IODecl: (fsm_PRES_STATE), line:11:13, endln:11:27
        |vpiCaseItem:
        \_CaseItem: , line:16:5, endln:22:8
          |vpiParent:
          \_CaseStmt: , line:15:5, endln:23:12
          |vpiExpr:
          \_RefObj: (work@vend.fsm.s0), line:16:5, endln:16:7
            |vpiParent:
            \_CaseItem: , line:16:5, endln:22:8
            |vpiName:s0
            |vpiFullName:work@vend.fsm.s0
            |vpiActual:
            \_Parameter: (work@vend.s0), line:7:11, endln:7:21
          |vpiStmt:
          \_Begin: (work@vend.fsm), line:17:5, endln:22:8
            |vpiParent:
            \_CaseItem: , line:16:5, endln:22:8
            |vpiFullName:work@vend.fsm
            |vpiImportTypespec:
            \_LogicNet: (work@vend.fsm.fsm_coin), line:18:13, endln:18:21
              |vpiParent:
              \_Begin: (work@vend.fsm), line:17:5, endln:22:8
              |vpiName:fsm_coin
              |vpiFullName:work@vend.fsm.fsm_coin
              |vpiNetType:1
            |vpiStmt:
            \_IfStmt: , line:18:9, endln:21:16
              |vpiParent:
              \_Begin: (work@vend.fsm), line:17:5, endln:22:8
              |vpiCondition:
              \_Operation: , line:18:13, endln:18:30
                |vpiParent:
                \_IfStmt: , line:18:9, endln:21:16
                |vpiOpType:14
                |vpiOperand:
                \_RefObj: (work@vend.fsm.fsm_coin), line:18:13, endln:18:21
                  |vpiParent:
                  \_Operation: , line:18:13, endln:18:30
                  |vpiName:fsm_coin
                  |vpiFullName:work@vend.fsm.fsm_coin
                  |vpiActual:
                  \_LogicNet: (work@vend.fsm.fsm_coin), line:18:13, endln:18:21
                |vpiOperand:
                \_Constant: , line:18:25, endln:18:30
                  |vpiParent:
                  \_Operation: , line:18:13, endln:18:30
                  |vpiDecompile:2'b10
                  |vpiSize:2
                  |BIN:10
                  |vpiConstType:3
              |vpiStmt:
              \_Begin: (work@vend.fsm), line:19:13, endln:21:16
                |vpiParent:
                \_IfStmt: , line:18:9, endln:21:16
                |vpiFullName:work@vend.fsm
                |vpiStmt:
                \_Assignment: , line:20:17, endln:20:37
                  |vpiParent:
                  \_Begin: (work@vend.fsm), line:19:13, endln:21:16
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_Constant: , line:20:33, endln:20:37
                    |vpiParent:
                    \_Assignment: , line:20:17, endln:20:37
                    |vpiDecompile:1'b0
                    |vpiSize:1
                    |BIN:0
                    |vpiConstType:3
                  |vpiLhs:
                  \_RefObj: (work@vend.fsm.fsm_newspaper), line:20:17, endln:20:30
                    |vpiParent:
                    \_Assignment: , line:20:17, endln:20:37
                    |vpiName:fsm_newspaper
                    |vpiFullName:work@vend.fsm.fsm_newspaper
                    |vpiActual:
                    \_LogicVar: (work@vend.fsm.fsm_newspaper), line:12:5, endln:12:18
      |vpiStmt:
      \_Assignment: , line:24:1, endln:24:20
        |vpiParent:
        \_Begin: (work@vend.fsm), line:14:1, endln:25:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_RefObj: (work@vend.fsm.fsm_newspaper), line:24:7, endln:24:20
          |vpiParent:
          \_Assignment: , line:24:1, endln:24:20
          |vpiName:fsm_newspaper
          |vpiFullName:work@vend.fsm.fsm_newspaper
          |vpiActual:
          \_LogicVar: (work@vend.fsm.fsm_newspaper), line:12:5, endln:12:18
        |vpiLhs:
        \_RefObj: (work@vend.fsm.fsm), line:24:1, endln:24:4
          |vpiParent:
          \_Assignment: , line:24:1, endln:24:20
          |vpiName:fsm
          |vpiFullName:work@vend.fsm.fsm
          |vpiActual:
          \_LogicVar: (work@vend.fsm)
    |vpiTypedef:
    \_LogicTypespec: , line:10:10, endln:10:15
      |vpiParent:
      \_Function: (work@vend.fsm), line:10:1, endln:26:12
      |vpiRange:
      \_Range: , line:10:10, endln:10:15
        |vpiParent:
        \_LogicTypespec: , line:10:10, endln:10:15
        |vpiLeftRange:
        \_Constant: , line:10:11, endln:10:12
          |vpiParent:
          \_Range: , line:10:10, endln:10:15
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:10:13, endln:10:14
          |vpiParent:
          \_Range: , line:10:10, endln:10:15
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiSigned:1
    |vpiTypedef:
    \_LogicTypespec: , line:11:7, endln:11:12
      |vpiParent:
      \_Function: (work@vend.fsm), line:10:1, endln:26:12
      |vpiRange:
      \_Range: , line:11:7, endln:11:12
        |vpiParent:
        \_LogicTypespec: , line:11:7, endln:11:12
        |vpiLeftRange:
        \_Constant: , line:11:8, endln:11:9
          |vpiParent:
          \_Range: , line:11:7, endln:11:12
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:11:10, endln:11:11
          |vpiParent:
          \_Range: , line:11:7, endln:11:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiTypedef:
    \_LogicTypespec: , line:12:1, endln:12:4
      |vpiParent:
      \_Function: (work@vend.fsm), line:10:1, endln:26:12
    |vpiTypedef:
    \_LogicTypespec: , line:12:1, endln:12:4
      |vpiParent:
      \_Function: (work@vend.fsm), line:10:1, endln:26:12
    |vpiImportTypespec:
    \_LogicVar: (work@vend.fsm)
    |vpiImportTypespec:
    \_LogicTypespec: , line:10:10, endln:10:15
    |vpiImportTypespec:
    \_LogicTypespec: , line:11:7, endln:11:12
    |vpiImportTypespec:
    \_LogicTypespec: , line:12:1, endln:12:4
    |vpiImportTypespec:
    \_LogicTypespec: , line:12:1, endln:12:4
    |vpiImportTypespec:
    \_LogicVar: (work@vend.fsm.fsm_newspaper), line:12:5, endln:12:18
    |vpiVisibility:1
    |vpiReturn:
    \_LogicVar: (work@vend.fsm)
    |vpiIODecl:
    \_IODecl: (fsm_PRES_STATE), line:11:13, endln:11:27
      |vpiParent:
      \_Function: (work@vend.fsm), line:10:1, endln:26:12
      |vpiDirection:1
      |vpiName:fsm_PRES_STATE
      |vpiTypedef:
      \_RefTypespec: (work@vend.fsm.fsm_PRES_STATE), line:11:7, endln:11:12
        |vpiParent:
        \_IODecl: (fsm_PRES_STATE), line:11:13, endln:11:27
        |vpiFullName:work@vend.fsm.fsm_PRES_STATE
        |vpiActual:
        \_LogicTypespec: , line:11:7, endln:11:12
    |vpiStmt:
    \_Begin: (work@vend.fsm), line:14:1, endln:25:4
  |vpiTypedef:
  \_LogicTypespec: , line:5:1, endln:5:5
    |vpiParent:
    \_Module: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
  |vpiImportTypespec:
  \_Function: (work@vend.fsm), line:10:1, endln:26:12
  |vpiImportTypespec:
  \_LogicNet: (work@vend.clock), line:3:7, endln:3:12
    |vpiParent:
    \_Module: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiName:clock
    |vpiFullName:work@vend.clock
  |vpiImportTypespec:
  \_LogicNet: (work@vend.newspaper), line:4:8, endln:4:17
    |vpiParent:
    \_Module: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiName:newspaper
    |vpiFullName:work@vend.newspaper
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:1, endln:5:5
  |vpiImportTypespec:
  \_LogicNet: (work@vend.newspaper), line:5:6, endln:5:15
    |vpiParent:
    \_Module: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiTypespec:
    \_RefTypespec: (work@vend.newspaper), line:5:1, endln:5:5
      |vpiParent:
      \_LogicNet: (work@vend.newspaper), line:5:6, endln:5:15
      |vpiFullName:work@vend.newspaper
      |vpiActual:
      \_LogicTypespec: , line:5:1, endln:5:5
    |vpiName:newspaper
    |vpiFullName:work@vend.newspaper
    |vpiNetType:1
  |vpiDefName:work@vend
  |vpiTaskFunc:
  \_Function: (work@vend.fsm), line:10:1, endln:26:12
  |vpiNet:
  \_LogicNet: (work@vend.clock), line:3:7, endln:3:12
  |vpiNet:
  \_LogicNet: (work@vend.newspaper), line:4:8, endln:4:17
  |vpiNet:
  \_LogicNet: (work@vend.newspaper), line:5:6, endln:5:15
  |vpiPort:
  \_Port: (clock), line:1:13, endln:1:18
    |vpiParent:
    \_Module: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiName:clock
    |vpiDirection:1
  |vpiPort:
  \_Port: (newspaper), line:1:20, endln:1:29
    |vpiParent:
    \_Module: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiName:newspaper
    |vpiDirection:2
  |vpiProcess:
  \_Always: , line:28:1, endln:31:4
    |vpiParent:
    \_Module: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiStmt:
    \_EventControl: , line:28:8, endln:28:24
      |vpiParent:
      \_Always: , line:28:1, endln:31:4
      |vpiCondition:
      \_Operation: , line:28:10, endln:28:23
        |vpiParent:
        \_EventControl: , line:28:8, endln:28:24
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@vend.clock), line:28:18, endln:28:23
          |vpiParent:
          \_Operation: , line:28:10, endln:28:23
          |vpiName:clock
          |vpiFullName:work@vend.clock
          |vpiActual:
          \_LogicNet: (work@vend.clock), line:3:7, endln:3:12
      |vpiStmt:
      \_Begin: (work@vend), line:29:1, endln:31:4
        |vpiParent:
        \_EventControl: , line:28:8, endln:28:24
        |vpiFullName:work@vend
        |vpiImportTypespec:
        \_LogicNet: (work@vend.PRES_STATE), line:30:26, endln:30:36
          |vpiParent:
          \_Begin: (work@vend), line:29:1, endln:31:4
          |vpiName:PRES_STATE
          |vpiFullName:work@vend.PRES_STATE
          |vpiNetType:1
        |vpiStmt:
        \_AssignStmt: , line:30:3, endln:30:37
          |vpiParent:
          \_Begin: (work@vend), line:29:1, endln:31:4
          |vpiRhs:
          \_FuncCall: (fsm), line:30:22, endln:30:37
            |vpiParent:
            \_AssignStmt: , line:30:3, endln:30:37
            |vpiArgument:
            \_RefObj: (work@vend.PRES_STATE), line:30:26, endln:30:36
              |vpiParent:
              \_FuncCall: (fsm), line:30:22, endln:30:37
              |vpiName:PRES_STATE
              |vpiFullName:work@vend.PRES_STATE
              |vpiActual:
              \_LogicNet: (work@vend.PRES_STATE), line:30:26, endln:30:36
            |vpiName:fsm
            |vpiFunction:
            \_Function: (work@vend.fsm), line:10:1, endln:26:12
          |vpiLhs:
          \_RefObj: (work@vend.newspaper), line:30:10, endln:30:19
            |vpiParent:
            \_AssignStmt: , line:30:3, endln:30:37
            |vpiName:newspaper
            |vpiFullName:work@vend.newspaper
            |vpiActual:
            \_LogicNet: (work@vend.newspaper), line:4:8, endln:4:17
    |vpiAlwaysType:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
