INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/malco/Desktop/Practical_6/Practical_6.srcs/sources_1/imports/WorkPackage6/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/malco/Desktop/Practical_6/Practical_6.srcs/sources_1/imports/WorkPackage6/RegMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/malco/Desktop/Practical_6/Practical_6.srcs/sources_1/imports/WorkPackage6/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/malco/Desktop/Practical_6/Practical_6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/malco/Desktop/Practical_6/Practical_6.srcs/sim_1/new/tb_simple_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_simple_CPU
