// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_out_proc28 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        im_V_dout,
        im_V_empty_n,
        im_V_read,
        re_V_dout,
        re_V_empty_n,
        re_V_read,
        zoom_factor_V_dout,
        zoom_factor_V_empty_n,
        zoom_factor_V_read,
        img_0_data_stream_V_s_din,
        img_0_data_stream_V_s_full_n,
        img_0_data_stream_V_s_write,
        img_0_data_stream_V_1_din,
        img_0_data_stream_V_1_full_n,
        img_0_data_stream_V_1_write,
        img_0_data_stream_V_2_din,
        img_0_data_stream_V_2_full_n,
        img_0_data_stream_V_2_write
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [17:0] im_V_dout;
input   im_V_empty_n;
output   im_V_read;
input  [17:0] re_V_dout;
input   re_V_empty_n;
output   re_V_read;
input  [17:0] zoom_factor_V_dout;
input   zoom_factor_V_empty_n;
output   zoom_factor_V_read;
output  [7:0] img_0_data_stream_V_s_din;
input   img_0_data_stream_V_s_full_n;
output   img_0_data_stream_V_s_write;
output  [7:0] img_0_data_stream_V_1_din;
input   img_0_data_stream_V_1_full_n;
output   img_0_data_stream_V_1_write;
output  [7:0] img_0_data_stream_V_2_din;
input   img_0_data_stream_V_2_full_n;
output   img_0_data_stream_V_2_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg im_V_read;
reg re_V_read;
reg zoom_factor_V_read;
reg img_0_data_stream_V_s_write;
reg img_0_data_stream_V_1_write;
reg img_0_data_stream_V_2_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    im_V_blk_n;
reg    re_V_blk_n;
reg    zoom_factor_V_blk_n;
reg    img_0_data_stream_V_s_blk_n;
wire    ap_CS_fsm_state13;
reg    img_0_data_stream_V_1_blk_n;
reg    img_0_data_stream_V_2_blk_n;
reg  signed [17:0] p_Val2_23_reg_2921;
reg    ap_block_state1;
wire   [35:0] r_V_7_fu_375_p2;
reg   [35:0] r_V_7_reg_2926;
wire   [0:0] p_Result_2_fu_381_p3;
reg   [0:0] p_Result_2_reg_2933;
reg   [17:0] p_Val2_5_reg_2939;
reg   [0:0] p_Result_3_reg_2944;
wire   [0:0] xor_ln779_fu_415_p2;
reg   [0:0] xor_ln779_reg_2949;
wire   [0:0] xor_ln785_fu_421_p2;
reg   [0:0] xor_ln785_reg_2954;
wire  signed [35:0] sext_ln728_fu_435_p1;
reg  signed [35:0] sext_ln728_reg_2960;
wire   [34:0] r_V_10_fu_451_p2;
reg   [34:0] r_V_10_reg_2965;
wire   [0:0] p_Result_10_fu_458_p3;
reg   [0:0] p_Result_10_reg_2975;
wire   [0:0] grp_fu_344_p3;
reg   [0:0] p_Result_11_reg_2981;
wire   [0:0] xor_ln779_1_fu_474_p2;
reg   [0:0] xor_ln779_1_reg_2986;
wire   [0:0] xor_ln785_1_fu_480_p2;
reg   [0:0] xor_ln785_1_reg_2991;
wire  signed [18:0] sext_ln703_fu_486_p1;
reg  signed [18:0] sext_ln703_reg_2997;
wire   [18:0] add_ln26_fu_504_p2;
reg   [18:0] add_ln26_reg_3005;
wire    ap_CS_fsm_state2;
wire   [9:0] select_ln727_fu_516_p3;
reg   [9:0] select_ln727_reg_3010;
wire   [0:0] icmp_ln26_fu_498_p2;
wire   [9:0] select_ln26_fu_578_p3;
reg   [9:0] select_ln26_reg_3015;
wire   [16:0] p_Val2_1_fu_628_p3;
reg   [16:0] p_Val2_1_reg_3020;
reg   [0:0] tmp_11_reg_3026;
wire   [17:0] p_Val2_6_fu_692_p2;
reg   [17:0] p_Val2_6_reg_3031;
wire   [0:0] and_ln781_fu_781_p2;
reg   [0:0] and_ln781_reg_3037;
wire   [0:0] and_ln786_fu_804_p2;
reg   [0:0] and_ln786_reg_3042;
wire   [0:0] underflow_fu_822_p2;
reg   [0:0] underflow_reg_3047;
wire   [0:0] or_ln340_fu_827_p2;
reg   [0:0] or_ln340_reg_3052;
wire   [16:0] p_Val2_13_fu_855_p3;
reg   [16:0] p_Val2_13_reg_3057;
wire   [17:0] imag_btm_V_fu_1040_p3;
reg  signed [17:0] imag_btm_V_reg_3062;
wire   [17:0] real_top_V_fu_1157_p3;
reg  signed [17:0] real_top_V_reg_3067;
wire    ap_CS_fsm_state3;
wire   [17:0] real_btm_V_fu_1186_p3;
reg  signed [17:0] real_btm_V_reg_3072;
reg   [8:0] tmp_20_i_reg_3077;
wire   [14:0] trunc_ln414_1_fu_1206_p1;
reg   [14:0] trunc_ln414_1_reg_3082;
wire  signed [35:0] r_V_8_fu_2874_p2;
reg  signed [35:0] r_V_8_reg_3087;
wire    ap_CS_fsm_state4;
wire   [14:0] trunc_ln414_fu_1215_p1;
reg   [14:0] trunc_ln414_reg_3092;
wire   [17:0] imag_top_V_fu_1268_p3;
reg  signed [17:0] imag_top_V_reg_3097;
wire   [0:0] p_Result_5_fu_1280_p3;
reg   [0:0] p_Result_5_reg_3102;
wire    ap_CS_fsm_state5;
wire   [17:0] p_Val2_11_fu_1321_p2;
reg   [17:0] p_Val2_11_reg_3108;
wire   [0:0] carry_4_fu_1341_p2;
reg   [0:0] carry_4_reg_3114;
wire   [0:0] p_Result_7_fu_1347_p3;
reg   [0:0] p_Result_7_reg_3120;
wire   [0:0] Range1_all_ones_1_fu_1381_p2;
reg   [0:0] Range1_all_ones_1_reg_3125;
wire   [0:0] Range1_all_zeros_1_fu_1387_p2;
reg   [0:0] Range1_all_zeros_1_reg_3131;
wire   [0:0] and_ln786_2_fu_1421_p2;
reg   [0:0] and_ln786_2_reg_3136;
wire  signed [35:0] r_V_11_fu_2881_p2;
reg  signed [35:0] r_V_11_reg_3142;
reg   [0:0] p_Result_13_reg_3149;
wire   [14:0] trunc_ln414_2_fu_1440_p1;
reg   [14:0] trunc_ln414_2_reg_3156;
reg   [1:0] p_Result_106_i_i_i_reg_3161;
reg   [2:0] p_Result_107_i_i_i_reg_3166;
wire  signed [17:0] x0_V_fu_1539_p3;
reg  signed [17:0] x0_V_reg_3172;
wire    ap_CS_fsm_state6;
wire   [17:0] p_Val2_21_fu_1577_p2;
reg   [17:0] p_Val2_21_reg_3178;
wire   [0:0] and_ln781_3_fu_1661_p2;
reg   [0:0] and_ln781_3_reg_3184;
wire   [0:0] xor_ln785_7_fu_1679_p2;
reg   [0:0] xor_ln785_7_reg_3189;
wire   [0:0] and_ln786_6_fu_1690_p2;
reg   [0:0] and_ln786_6_reg_3194;
wire   [0:0] underflow_3_fu_1708_p2;
reg   [0:0] underflow_3_reg_3199;
wire   [0:0] or_ln340_9_fu_1713_p2;
reg   [0:0] or_ln340_9_reg_3204;
wire  signed [17:0] y0_V_fu_1824_p3;
reg  signed [17:0] y0_V_reg_3209;
wire    ap_CS_fsm_state7;
wire  signed [19:0] sext_ln43_fu_1832_p1;
reg  signed [19:0] sext_ln43_reg_3214;
wire  signed [19:0] rhs_V_2_fu_1836_p1;
reg  signed [19:0] rhs_V_2_reg_3219;
wire   [0:0] icmp_ln43_fu_1839_p2;
reg   [0:0] icmp_ln43_reg_3224;
wire    ap_CS_fsm_state8;
wire   [7:0] iter_fu_1845_p2;
reg   [7:0] iter_reg_3228;
wire   [0:0] icmp_ln1497_fu_1875_p2;
reg   [0:0] icmp_ln1497_reg_3233;
wire   [17:0] p_Val2_31_fu_1908_p2;
reg   [17:0] p_Val2_31_reg_3237;
wire   [0:0] overflow_6_fu_1949_p2;
reg   [0:0] overflow_6_reg_3242;
wire   [0:0] underflow_5_fu_1973_p2;
reg   [0:0] underflow_5_reg_3247;
wire   [17:0] select_ln340_12_fu_1985_p3;
reg   [17:0] select_ln340_12_reg_3253;
wire   [17:0] p_Val2_37_fu_2034_p2;
reg   [17:0] p_Val2_37_reg_3258;
wire   [0:0] overflow_7_fu_2075_p2;
reg   [0:0] overflow_7_reg_3264;
wire   [0:0] underflow_6_fu_2099_p2;
reg   [0:0] underflow_6_reg_3270;
wire  signed [17:0] y_V_fu_2155_p3;
reg  signed [17:0] y_V_reg_3277;
wire    ap_CS_fsm_state9;
wire  signed [35:0] r_V_12_fu_2891_p2;
reg  signed [35:0] r_V_12_reg_3282;
reg   [0:0] p_Result_22_reg_3289;
wire   [14:0] trunc_ln414_3_fu_2174_p1;
reg   [14:0] trunc_ln414_3_reg_3296;
reg   [1:0] p_Result_119_i_i_i_reg_3301;
reg   [2:0] p_Result_120_i_i_i_reg_3306;
wire   [18:0] ret_V_6_fu_2203_p2;
reg   [18:0] ret_V_6_reg_3312;
wire   [17:0] p_Val2_40_fu_2239_p2;
reg   [17:0] p_Val2_40_reg_3317;
wire    ap_CS_fsm_state10;
wire   [0:0] carry_11_fu_2259_p2;
reg   [0:0] carry_11_reg_3323;
wire   [0:0] p_Result_24_fu_2265_p3;
reg   [0:0] p_Result_24_reg_3329;
wire   [0:0] Range1_all_ones_5_fu_2278_p2;
reg   [0:0] Range1_all_ones_5_reg_3334;
wire   [0:0] Range1_all_zeros_4_fu_2283_p2;
reg   [0:0] Range1_all_zeros_4_reg_3340;
wire   [0:0] xor_ln785_11_fu_2315_p2;
reg   [0:0] xor_ln785_11_reg_3345;
wire   [0:0] and_ln786_11_fu_2320_p2;
reg   [0:0] and_ln786_11_reg_3351;
wire  signed [35:0] r_V_13_fu_2901_p2;
reg  signed [35:0] r_V_13_reg_3357;
reg   [0:0] p_Result_25_reg_3364;
wire   [14:0] trunc_ln414_4_fu_2336_p1;
reg   [14:0] trunc_ln414_4_reg_3371;
reg   [1:0] p_Result_124_i_i_i_reg_3376;
reg   [2:0] p_Result_125_i_i_i_reg_3381;
wire  signed [37:0] r_V_14_fu_2911_p2;
reg  signed [37:0] r_V_14_reg_3387;
reg   [0:0] p_Result_28_reg_3394;
wire   [14:0] trunc_ln414_5_fu_2367_p1;
reg   [14:0] trunc_ln414_5_reg_3401;
reg   [3:0] p_Result_129_i_i_i_reg_3406;
reg   [4:0] p_Result_130_i_i_i_reg_3411;
wire   [17:0] p_Val2_43_fu_2418_p2;
reg   [17:0] p_Val2_43_reg_3417;
wire    ap_CS_fsm_state11;
wire   [0:0] carry_13_fu_2438_p2;
reg   [0:0] carry_13_reg_3423;
wire   [0:0] p_Result_27_fu_2444_p3;
reg   [0:0] p_Result_27_reg_3429;
wire   [0:0] Range1_all_ones_6_fu_2457_p2;
reg   [0:0] Range1_all_ones_6_reg_3434;
wire   [0:0] Range1_all_zeros_5_fu_2462_p2;
reg   [0:0] Range1_all_zeros_5_reg_3440;
wire   [0:0] xor_ln785_13_fu_2494_p2;
reg   [0:0] xor_ln785_13_reg_3445;
wire   [0:0] and_ln786_13_fu_2499_p2;
reg   [0:0] and_ln786_13_reg_3451;
wire   [17:0] p_Val2_48_fu_2535_p2;
reg   [17:0] p_Val2_48_reg_3457;
wire   [0:0] carry_15_fu_2555_p2;
reg   [0:0] carry_15_reg_3463;
wire   [0:0] p_Result_30_fu_2561_p3;
reg   [0:0] p_Result_30_reg_3469;
wire   [0:0] Range1_all_ones_7_fu_2574_p2;
reg   [0:0] Range1_all_ones_7_reg_3474;
wire   [0:0] Range1_all_zeros_6_fu_2579_p2;
reg   [0:0] Range1_all_zeros_6_reg_3480;
wire   [0:0] and_ln786_15_fu_2611_p2;
reg   [0:0] and_ln786_15_reg_3485;
wire   [17:0] rsquare_V_fu_2688_p3;
wire    ap_CS_fsm_state12;
wire   [17:0] isquare_V_fu_2767_p3;
wire   [17:0] zsquare_V_fu_2853_p3;
wire   [9:0] col_fu_2861_p2;
reg    ap_block_state13;
reg   [18:0] indvar_flatten_i_reg_264;
reg   [9:0] p_Val2_12_reg_275;
reg   [9:0] p_Val2_s_reg_286;
reg   [17:0] p_Val2_26_reg_297;
reg  signed [17:0] p_Val2_27_reg_308;
reg   [17:0] p_Val2_32_reg_319;
reg   [7:0] tmp_33_reg_330;
reg   [34:0] grp_fu_344_p1;
wire   [34:0] shl_ln_i_fu_351_p3;
wire   [32:0] shl_ln1118_1_i_fu_363_p3;
wire  signed [35:0] sext_ln1118_fu_359_p1;
wire  signed [35:0] sext_ln1118_1_fu_371_p1;
wire   [0:0] tmp_4_fu_407_p3;
wire   [32:0] rhs_V_fu_427_p3;
wire   [33:0] shl_ln1118_2_i_fu_439_p3;
wire  signed [34:0] sext_ln1118_2_fu_447_p1;
wire   [0:0] tmp_7_fu_466_p3;
wire  signed [17:0] sext_ln703_fu_486_p0;
wire   [0:0] icmp_ln28_fu_510_p2;
wire   [9:0] add_ln26_1_fu_524_p2;
wire   [1:0] trunc_ln727_fu_530_p1;
wire   [1:0] trunc_ln727_1_fu_542_p1;
wire   [16:0] tmp_11_i_fu_534_p3;
wire   [16:0] tmp_13_i_fu_546_p3;
wire   [0:0] tmp_9_fu_562_p3;
wire   [0:0] p_Result_8_fu_490_p3;
wire   [1:0] trunc_ln746_fu_586_p1;
wire   [6:0] tmp_2_i_fu_606_p4;
wire   [0:0] p_Result_s_fu_598_p3;
wire   [0:0] icmp_ln785_fu_616_p2;
wire   [0:0] overflow_fu_622_p2;
wire   [16:0] trunc_ln746_1_i_fu_590_p3;
wire   [9:0] trunc_ln1118_fu_636_p1;
wire   [11:0] trunc_ln1118_1_fu_648_p1;
wire   [14:0] trunc_ln1118_2_i_fu_640_p3;
wire   [14:0] trunc_ln1118_3_i_fu_652_p3;
wire   [14:0] add_ln1193_fu_660_p2;
wire   [13:0] trunc_ln718_1_fu_674_p1;
wire   [0:0] icmp_ln414_1_fu_677_p2;
wire   [0:0] and_ln414_fu_683_p2;
wire   [17:0] zext_ln415_1_fu_688_p1;
wire   [0:0] tmp_fu_697_p3;
wire   [0:0] xor_ln416_fu_705_p2;
wire   [1:0] p_Result_84_i_i_i_fu_724_p4;
wire   [2:0] p_Result_85_i_i_i_fu_739_p4;
wire   [0:0] carry_2_fu_711_p2;
wire   [0:0] Range1_all_ones_fu_748_p2;
wire   [0:0] Range1_all_zeros_fu_754_p2;
wire   [0:0] Range2_all_ones_fu_733_p2;
wire   [0:0] and_ln779_fu_768_p2;
wire   [0:0] deleted_zeros_fu_760_p3;
wire   [0:0] p_Result_4_fu_716_p3;
wire   [0:0] xor_ln785_2_fu_787_p2;
wire   [0:0] or_ln785_fu_793_p2;
wire   [0:0] deleted_ones_fu_773_p3;
wire   [0:0] or_ln786_1_fu_810_p2;
wire   [0:0] xor_ln786_fu_816_p2;
wire   [0:0] overflow_1_fu_799_p2;
wire   [6:0] tmp_6_i_fu_833_p4;
wire   [0:0] select_ln727_2_fu_570_p3;
wire   [0:0] icmp_ln785_1_fu_843_p2;
wire   [0:0] overflow_3_fu_849_p2;
wire   [16:0] select_ln727_1_fu_554_p3;
wire   [13:0] trunc_ln718_2_fu_863_p1;
wire   [0:0] icmp_ln414_4_fu_866_p2;
wire   [16:0] tmp_9_i_i_fu_877_p4;
wire   [0:0] and_ln414_1_fu_872_p2;
wire   [0:0] tmp_22_fu_894_p3;
wire   [0:0] xor_ln416_3_fu_901_p2;
wire   [1:0] tmp_8_i_fu_919_p4;
wire   [0:0] carry_7_fu_907_p2;
wire   [0:0] Range1_all_ones_2_fu_928_p2;
wire   [0:0] Range1_all_zeros_2_fu_934_p2;
wire   [0:0] Range2_all_ones_2_fu_912_p3;
wire   [0:0] and_ln779_2_fu_948_p2;
wire   [0:0] deleted_zeros_2_fu_940_p3;
wire   [0:0] xor_ln785_5_fu_967_p2;
wire   [0:0] or_ln785_3_fu_973_p2;
wire   [0:0] deleted_ones_2_fu_953_p3;
wire   [0:0] and_ln781_2_fu_961_p2;
wire   [0:0] and_ln786_4_fu_984_p2;
wire   [0:0] or_ln786_4_fu_990_p2;
wire   [0:0] xor_ln786_2_fu_996_p2;
wire   [0:0] underflow_2_fu_1002_p2;
wire   [0:0] overflow_4_fu_979_p2;
wire   [0:0] or_ln340_7_fu_1013_p2;
wire   [0:0] or_ln340_6_fu_1007_p2;
wire   [17:0] p_Val2_18_fu_886_p3;
wire   [0:0] or_ln340_8_fu_1018_p2;
wire   [17:0] select_ln340_6_fu_1024_p3;
wire   [17:0] select_ln388_2_fu_1032_p3;
wire   [21:0] shl_ln1118_3_i_fu_1048_p3;
wire   [19:0] shl_ln1118_4_i_fu_1059_p3;
wire   [22:0] zext_ln1118_fu_1055_p1;
wire   [22:0] zext_ln1118_1_fu_1066_p1;
wire   [22:0] r_V_6_fu_1070_p2;
wire   [7:0] tmp_18_i_fu_1076_p4;
wire   [14:0] trunc_ln708_2_i_fu_1086_p3;
wire   [13:0] trunc_ln718_fu_1098_p1;
wire   [14:0] tmp_4_i_i_fu_1102_p3;
wire   [0:0] icmp_ln414_fu_1109_p2;
wire  signed [15:0] sext_ln713_fu_1094_p1;
wire   [15:0] zext_ln415_fu_1115_p1;
wire  signed [15:0] p_Val2_3_fu_1119_p2;
wire   [0:0] tmp_12_fu_1129_p3;
wire   [0:0] p_Result_1_fu_1143_p3;
wire   [0:0] carry_fu_1137_p2;
wire   [0:0] or_ln786_fu_1151_p2;
wire  signed [17:0] sext_ln415_fu_1125_p1;
wire   [0:0] or_ln340_1_fu_1165_p2;
wire   [0:0] or_ln340_2_fu_1169_p2;
wire   [17:0] select_ln340_fu_1174_p3;
wire   [17:0] select_ln388_fu_1180_p3;
wire   [23:0] r_V_9_fu_2866_p2;
wire   [0:0] icmp_ln414_3_fu_1225_p2;
wire   [17:0] p_Val2_15_fu_1218_p3;
wire   [17:0] zext_ln415_3_fu_1230_p1;
wire   [17:0] p_Val2_16_fu_1234_p2;
wire   [0:0] tmp_20_fu_1240_p3;
wire   [0:0] p_Result_9_fu_1254_p3;
wire   [0:0] carry_5_fu_1248_p2;
wire   [0:0] or_ln786_3_fu_1262_p2;
(* use_dsp48 = "no" *) wire   [35:0] ret_V_7_fu_1276_p2;
wire   [0:0] icmp_ln414_2_fu_1306_p2;
wire   [0:0] and_ln700_fu_1311_p2;
wire   [17:0] p_Val2_10_fu_1288_p4;
wire   [17:0] zext_ln415_2_fu_1317_p1;
wire   [0:0] tmp_17_fu_1327_p3;
wire   [0:0] p_Result_6_fu_1298_p3;
wire   [0:0] xor_ln416_1_fu_1335_p2;
wire   [1:0] tmp_4_i_fu_1355_p4;
wire   [2:0] tmp_5_i_fu_1371_p4;
wire   [0:0] tmp_19_fu_1393_p3;
wire   [0:0] Range2_all_ones_1_fu_1365_p2;
wire   [0:0] xor_ln779_2_fu_1401_p2;
wire   [0:0] and_ln779_1_fu_1407_p2;
wire   [0:0] deleted_ones_1_fu_1413_p3;
wire   [0:0] deleted_zeros_1_fu_1461_p3;
wire   [0:0] xor_ln785_3_fu_1470_p2;
wire   [0:0] or_ln785_1_fu_1476_p2;
wire   [0:0] xor_ln785_4_fu_1481_p2;
wire   [0:0] and_ln781_1_fu_1466_p2;
wire   [0:0] or_ln786_2_fu_1492_p2;
wire   [0:0] xor_ln786_1_fu_1497_p2;
wire   [0:0] underflow_1_fu_1503_p2;
wire   [0:0] overflow_2_fu_1486_p2;
wire   [0:0] or_ln340_4_fu_1514_p2;
wire   [0:0] or_ln340_3_fu_1508_p2;
wire   [0:0] or_ln340_5_fu_1519_p2;
wire   [17:0] select_ln340_2_fu_1525_p3;
wire   [17:0] select_ln388_1_fu_1532_p3;
wire   [0:0] icmp_ln414_5_fu_1563_p2;
wire   [0:0] and_ln700_1_fu_1568_p2;
wire   [17:0] p_Val2_20_fu_1547_p4;
wire   [17:0] zext_ln415_4_fu_1573_p1;
wire   [0:0] tmp_27_fu_1583_p3;
wire   [0:0] p_Result_14_fu_1556_p3;
wire   [0:0] xor_ln416_4_fu_1591_p2;
wire   [0:0] carry_9_fu_1597_p2;
wire   [0:0] Range1_all_ones_3_fu_1616_p2;
wire   [0:0] Range1_all_zeros_3_fu_1621_p2;
wire   [0:0] tmp_29_fu_1634_p3;
wire   [0:0] Range2_all_ones_3_fu_1611_p2;
wire   [0:0] xor_ln779_3_fu_1641_p2;
wire   [0:0] and_ln779_3_fu_1647_p2;
wire   [0:0] deleted_zeros_3_fu_1626_p3;
wire   [0:0] p_Result_15_fu_1603_p3;
wire   [0:0] xor_ln785_6_fu_1667_p2;
wire   [0:0] or_ln785_4_fu_1673_p2;
wire   [0:0] deleted_ones_3_fu_1653_p3;
wire   [0:0] or_ln786_5_fu_1696_p2;
wire   [0:0] xor_ln786_3_fu_1702_p2;
wire   [0:0] overflow_5_fu_1684_p2;
wire   [0:0] or_ln340_10_fu_1719_p2;
wire   [0:0] or_ln340_11_fu_1723_p2;
wire   [17:0] select_ln340_8_fu_1728_p3;
wire   [17:0] select_ln388_3_fu_1734_p3;
wire  signed [17:0] p_Val2_22_fu_1740_p3;
wire  signed [18:0] lhs_V_fu_1748_p1;
wire   [18:0] ret_V_8_fu_1752_p2;
wire   [17:0] p_Val2_25_fu_1765_p2;
wire   [0:0] p_Result_17_fu_1770_p3;
wire   [0:0] p_Result_16_fu_1757_p3;
wire   [0:0] xor_ln786_4_fu_1778_p2;
wire   [0:0] xor_ln340_1_fu_1796_p2;
wire   [0:0] xor_ln340_fu_1790_p2;
wire   [0:0] underflow_4_fu_1784_p2;
wire   [0:0] or_ln340_12_fu_1802_p2;
wire   [17:0] select_ln340_10_fu_1808_p3;
wire   [17:0] select_ln388_4_fu_1816_p3;
wire  signed [18:0] rhs_V_1_fu_1855_p1;
wire  signed [18:0] lhs_V_4_fu_1851_p1;
wire   [18:0] ret_V_fu_1859_p2;
wire   [1:0] tmp_32_fu_1865_p4;
wire  signed [18:0] ret_V_9_fu_1881_p2;
wire  signed [19:0] lhs_V_2_fu_1891_p1;
wire   [19:0] ret_V_10_fu_1895_p2;
wire   [17:0] trunc_ln1192_fu_1887_p1;
wire   [1:0] p_Result_112_i_i_i_fu_1921_p4;
wire   [0:0] p_Result_19_fu_1913_p3;
wire   [0:0] icmp_ln785_2_fu_1931_p2;
wire   [0:0] p_Result_18_fu_1900_p3;
wire   [0:0] or_ln785_5_fu_1937_p2;
wire   [0:0] xor_ln785_8_fu_1943_p2;
wire   [0:0] icmp_ln786_fu_1961_p2;
wire   [0:0] xor_ln786_5_fu_1955_p2;
wire   [0:0] or_ln786_6_fu_1967_p2;
wire   [0:0] or_ln340_13_fu_1979_p2;
wire  signed [18:0] sext_ln703_6_fu_1993_p1;
wire   [18:0] ret_V_11_fu_1997_p2;
wire  signed [19:0] lhs_V_3_fu_2003_p1;
wire  signed [19:0] sext_ln703_8_fu_2007_p1;
wire   [19:0] ret_V_12_fu_2011_p2;
wire   [19:0] ret_V_13_fu_2021_p2;
wire   [17:0] trunc_ln1192_1_fu_2017_p1;
wire   [1:0] tmp_9_i_fu_2047_p4;
wire   [0:0] p_Result_21_fu_2039_p3;
wire   [0:0] icmp_ln785_3_fu_2057_p2;
wire   [0:0] p_Result_20_fu_2026_p3;
wire   [0:0] or_ln785_6_fu_2063_p2;
wire   [0:0] xor_ln785_9_fu_2069_p2;
wire   [0:0] icmp_ln786_1_fu_2087_p2;
wire   [0:0] xor_ln786_6_fu_2081_p2;
wire   [0:0] or_ln786_7_fu_2093_p2;
wire   [0:0] xor_ln340_2_fu_2105_p2;
wire   [0:0] or_ln340_14_fu_2110_p2;
wire   [17:0] select_ln388_5_fu_2115_p3;
wire   [0:0] xor_ln340_3_fu_2132_p2;
wire   [0:0] or_ln340_15_fu_2128_p2;
wire   [0:0] or_ln340_16_fu_2137_p2;
wire   [17:0] select_ln340_14_fu_2142_p3;
wire   [17:0] select_ln388_6_fu_2149_p3;
wire  signed [17:0] x_V_fu_2121_p3;
wire  signed [18:0] sext_ln703_9_fu_2195_p1;
wire  signed [18:0] sext_ln703_10_fu_2199_p1;
wire   [0:0] icmp_ln414_6_fu_2225_p2;
wire   [0:0] and_ln700_2_fu_2230_p2;
wire   [17:0] p_Val2_39_fu_2209_p4;
wire   [17:0] zext_ln415_5_fu_2235_p1;
wire   [0:0] tmp_40_fu_2245_p3;
wire   [0:0] p_Result_23_fu_2218_p3;
wire   [0:0] xor_ln416_5_fu_2253_p2;
wire   [0:0] tmp_42_fu_2288_p3;
wire   [0:0] Range2_all_ones_4_fu_2273_p2;
wire   [0:0] xor_ln779_4_fu_2295_p2;
wire   [0:0] and_ln779_4_fu_2301_p2;
wire   [0:0] deleted_ones_5_fu_2307_p3;
wire   [0:0] icmp_ln414_7_fu_2404_p2;
wire   [0:0] and_ln700_3_fu_2409_p2;
wire   [17:0] p_Val2_42_fu_2388_p4;
wire   [17:0] zext_ln415_6_fu_2414_p1;
wire   [0:0] tmp_45_fu_2424_p3;
wire   [0:0] p_Result_26_fu_2397_p3;
wire   [0:0] xor_ln416_6_fu_2432_p2;
wire   [0:0] tmp_47_fu_2467_p3;
wire   [0:0] Range2_all_ones_5_fu_2452_p2;
wire   [0:0] xor_ln779_5_fu_2474_p2;
wire   [0:0] and_ln779_5_fu_2480_p2;
wire   [0:0] deleted_ones_6_fu_2486_p3;
wire   [0:0] icmp_ln414_8_fu_2521_p2;
wire   [0:0] and_ln700_4_fu_2526_p2;
wire   [17:0] p_Val2_47_fu_2505_p4;
wire   [17:0] zext_ln415_7_fu_2531_p1;
wire   [0:0] tmp_50_fu_2541_p3;
wire   [0:0] p_Result_29_fu_2514_p3;
wire   [0:0] xor_ln416_7_fu_2549_p2;
wire   [0:0] tmp_52_fu_2584_p3;
wire   [0:0] Range2_all_ones_6_fu_2569_p2;
wire   [0:0] xor_ln779_6_fu_2591_p2;
wire   [0:0] and_ln779_6_fu_2597_p2;
wire   [0:0] deleted_ones_7_fu_2603_p3;
wire   [0:0] deleted_zeros_4_fu_2617_p3;
wire   [0:0] xor_ln785_10_fu_2626_p2;
wire   [0:0] or_ln785_7_fu_2632_p2;
wire   [0:0] and_ln781_4_fu_2622_p2;
wire   [0:0] or_ln786_8_fu_2642_p2;
wire   [0:0] xor_ln786_7_fu_2647_p2;
wire   [0:0] underflow_7_fu_2653_p2;
wire   [0:0] overflow_8_fu_2637_p2;
wire   [0:0] or_ln340_18_fu_2664_p2;
wire   [0:0] or_ln340_17_fu_2658_p2;
wire   [0:0] or_ln340_19_fu_2668_p2;
wire   [17:0] select_ln340_16_fu_2674_p3;
wire   [17:0] select_ln388_7_fu_2681_p3;
wire   [0:0] deleted_zeros_5_fu_2696_p3;
wire   [0:0] xor_ln785_12_fu_2705_p2;
wire   [0:0] or_ln785_8_fu_2711_p2;
wire   [0:0] and_ln781_5_fu_2701_p2;
wire   [0:0] or_ln786_9_fu_2721_p2;
wire   [0:0] xor_ln786_8_fu_2726_p2;
wire   [0:0] underflow_8_fu_2732_p2;
wire   [0:0] overflow_9_fu_2716_p2;
wire   [0:0] or_ln340_21_fu_2743_p2;
wire   [0:0] or_ln340_20_fu_2737_p2;
wire   [0:0] or_ln340_22_fu_2747_p2;
wire   [17:0] select_ln340_18_fu_2753_p3;
wire   [17:0] select_ln388_8_fu_2760_p3;
wire   [0:0] deleted_zeros_6_fu_2775_p3;
wire   [0:0] xor_ln785_14_fu_2784_p2;
wire   [0:0] or_ln785_9_fu_2790_p2;
wire   [0:0] xor_ln785_15_fu_2795_p2;
wire   [0:0] and_ln781_6_fu_2780_p2;
wire   [0:0] or_ln786_10_fu_2806_p2;
wire   [0:0] xor_ln786_9_fu_2811_p2;
wire   [0:0] underflow_9_fu_2817_p2;
wire   [0:0] overflow_10_fu_2800_p2;
wire   [0:0] or_ln340_24_fu_2828_p2;
wire   [0:0] or_ln340_23_fu_2822_p2;
wire   [0:0] or_ln340_25_fu_2833_p2;
wire   [17:0] select_ln340_20_fu_2839_p3;
wire   [17:0] select_ln388_9_fu_2846_p3;
wire   [16:0] r_V_9_fu_2866_p0;
wire   [6:0] r_V_9_fu_2866_p1;
wire  signed [17:0] r_V_12_fu_2891_p0;
wire  signed [35:0] r_V_fu_2163_p1;
wire  signed [17:0] r_V_12_fu_2891_p1;
wire  signed [17:0] r_V_13_fu_2901_p0;
wire  signed [35:0] r_V_2_fu_2326_p1;
wire  signed [17:0] r_V_13_fu_2901_p1;
wire  signed [18:0] r_V_14_fu_2911_p0;
wire  signed [37:0] r_V_4_fu_2357_p1;
wire  signed [18:0] r_V_14_fu_2911_p1;
reg   [12:0] ap_NS_fsm;
wire   [23:0] r_V_9_fu_2866_p00;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 13'd1;
end

video_mandelbrot_generator_mul_mul_17ns_7ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 24 ))
video_mandelbrot_generator_mul_mul_17ns_7ns_24_1_1_U7(
    .din0(r_V_9_fu_2866_p0),
    .din1(r_V_9_fu_2866_p1),
    .dout(r_V_9_fu_2866_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U8(
    .din0(real_btm_V_reg_3072),
    .din1(real_top_V_reg_3067),
    .dout(r_V_8_fu_2874_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U9(
    .din0(imag_top_V_reg_3097),
    .din1(imag_btm_V_reg_3062),
    .dout(r_V_11_fu_2881_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U10(
    .din0(r_V_12_fu_2891_p0),
    .din1(r_V_12_fu_2891_p1),
    .dout(r_V_12_fu_2891_p2)
);

video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U11(
    .din0(r_V_13_fu_2901_p0),
    .din1(r_V_13_fu_2901_p1),
    .dout(r_V_13_fu_2901_p2)
);

video_mandelbrot_generator_mul_mul_19s_19s_38_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 38 ))
video_mandelbrot_generator_mul_mul_19s_19s_38_1_1_U12(
    .din0(r_V_14_fu_2911_p0),
    .din1(r_V_14_fu_2911_p1),
    .dout(r_V_14_fu_2911_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln26_fu_498_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((img_0_data_stream_V_2_full_n == 1'b0) | (img_0_data_stream_V_1_full_n == 1'b0) | (img_0_data_stream_V_s_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        indvar_flatten_i_reg_264 <= add_ln26_reg_3005;
    end else if ((~((ap_done_reg == 1'b1) | (zoom_factor_V_empty_n == 1'b0) | (re_V_empty_n == 1'b0) | (im_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_i_reg_264 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((img_0_data_stream_V_2_full_n == 1'b0) | (img_0_data_stream_V_1_full_n == 1'b0) | (img_0_data_stream_V_s_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        p_Val2_12_reg_275 <= select_ln26_reg_3015;
    end else if ((~((ap_done_reg == 1'b1) | (zoom_factor_V_empty_n == 1'b0) | (re_V_empty_n == 1'b0) | (im_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_12_reg_275 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln1497_reg_3233 == 1'd0) & (icmp_ln43_reg_3224 == 1'd0))) begin
        p_Val2_26_reg_297 <= rsquare_V_fu_2688_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_26_reg_297 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln1497_reg_3233 == 1'd0) & (icmp_ln43_reg_3224 == 1'd0))) begin
        p_Val2_27_reg_308 <= isquare_V_fu_2767_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_27_reg_308 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln1497_reg_3233 == 1'd0) & (icmp_ln43_reg_3224 == 1'd0))) begin
        p_Val2_32_reg_319 <= zsquare_V_fu_2853_p3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_32_reg_319 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((img_0_data_stream_V_2_full_n == 1'b0) | (img_0_data_stream_V_1_full_n == 1'b0) | (img_0_data_stream_V_s_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        p_Val2_s_reg_286 <= col_fu_2861_p2;
    end else if ((~((ap_done_reg == 1'b1) | (zoom_factor_V_empty_n == 1'b0) | (re_V_empty_n == 1'b0) | (im_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_reg_286 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln1497_reg_3233 == 1'd0) & (icmp_ln43_reg_3224 == 1'd0))) begin
        tmp_33_reg_330 <= iter_reg_3228;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_33_reg_330 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Range1_all_ones_1_reg_3125 <= Range1_all_ones_1_fu_1381_p2;
        Range1_all_zeros_1_reg_3131 <= Range1_all_zeros_1_fu_1387_p2;
        and_ln786_2_reg_3136 <= and_ln786_2_fu_1421_p2;
        carry_4_reg_3114 <= carry_4_fu_1341_p2;
        p_Result_106_i_i_i_reg_3161 <= {{r_V_11_fu_2881_p2[35:34]}};
        p_Result_107_i_i_i_reg_3166 <= {{r_V_11_fu_2881_p2[35:33]}};
        p_Result_13_reg_3149 <= r_V_11_fu_2881_p2[32'd35];
        p_Result_5_reg_3102 <= ret_V_7_fu_1276_p2[32'd35];
        p_Result_7_reg_3120 <= p_Val2_11_fu_1321_p2[32'd17];
        p_Val2_11_reg_3108 <= p_Val2_11_fu_1321_p2;
        r_V_11_reg_3142 <= r_V_11_fu_2881_p2;
        trunc_ln414_2_reg_3156 <= trunc_ln414_2_fu_1440_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln1497_reg_3233 == 1'd0) & (icmp_ln43_reg_3224 == 1'd0))) begin
        Range1_all_ones_5_reg_3334 <= Range1_all_ones_5_fu_2278_p2;
        Range1_all_zeros_4_reg_3340 <= Range1_all_zeros_4_fu_2283_p2;
        and_ln786_11_reg_3351 <= and_ln786_11_fu_2320_p2;
        carry_11_reg_3323 <= carry_11_fu_2259_p2;
        p_Result_124_i_i_i_reg_3376 <= {{r_V_13_fu_2901_p2[35:34]}};
        p_Result_125_i_i_i_reg_3381 <= {{r_V_13_fu_2901_p2[35:33]}};
        p_Result_129_i_i_i_reg_3406 <= {{r_V_14_fu_2911_p2[37:34]}};
        p_Result_130_i_i_i_reg_3411 <= {{r_V_14_fu_2911_p2[37:33]}};
        p_Result_24_reg_3329 <= p_Val2_40_fu_2239_p2[32'd17];
        p_Result_25_reg_3364 <= r_V_13_fu_2901_p2[32'd35];
        p_Result_28_reg_3394 <= r_V_14_fu_2911_p2[32'd37];
        p_Val2_40_reg_3317 <= p_Val2_40_fu_2239_p2;
        r_V_13_reg_3357 <= r_V_13_fu_2901_p2;
        r_V_14_reg_3387 <= r_V_14_fu_2911_p2;
        trunc_ln414_4_reg_3371 <= trunc_ln414_4_fu_2336_p1;
        trunc_ln414_5_reg_3401 <= trunc_ln414_5_fu_2367_p1;
        xor_ln785_11_reg_3345 <= xor_ln785_11_fu_2315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln1497_reg_3233 == 1'd0) & (icmp_ln43_reg_3224 == 1'd0))) begin
        Range1_all_ones_6_reg_3434 <= Range1_all_ones_6_fu_2457_p2;
        Range1_all_ones_7_reg_3474 <= Range1_all_ones_7_fu_2574_p2;
        Range1_all_zeros_5_reg_3440 <= Range1_all_zeros_5_fu_2462_p2;
        Range1_all_zeros_6_reg_3480 <= Range1_all_zeros_6_fu_2579_p2;
        and_ln786_13_reg_3451 <= and_ln786_13_fu_2499_p2;
        and_ln786_15_reg_3485 <= and_ln786_15_fu_2611_p2;
        carry_13_reg_3423 <= carry_13_fu_2438_p2;
        carry_15_reg_3463 <= carry_15_fu_2555_p2;
        p_Result_27_reg_3429 <= p_Val2_43_fu_2418_p2[32'd17];
        p_Result_30_reg_3469 <= p_Val2_48_fu_2535_p2[32'd17];
        p_Val2_43_reg_3417 <= p_Val2_43_fu_2418_p2;
        p_Val2_48_reg_3457 <= p_Val2_48_fu_2535_p2;
        xor_ln785_13_reg_3445 <= xor_ln785_13_fu_2494_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln26_reg_3005 <= add_ln26_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        and_ln781_3_reg_3184 <= and_ln781_3_fu_1661_p2;
        and_ln786_6_reg_3194 <= and_ln786_6_fu_1690_p2;
        or_ln340_9_reg_3204 <= or_ln340_9_fu_1713_p2;
        p_Val2_21_reg_3178 <= p_Val2_21_fu_1577_p2;
        underflow_3_reg_3199 <= underflow_3_fu_1708_p2;
        x0_V_reg_3172 <= x0_V_fu_1539_p3;
        xor_ln785_7_reg_3189 <= xor_ln785_7_fu_1679_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln26_fu_498_p2 == 1'd0))) begin
        and_ln781_reg_3037 <= and_ln781_fu_781_p2;
        and_ln786_reg_3042 <= and_ln786_fu_804_p2;
        imag_btm_V_reg_3062 <= imag_btm_V_fu_1040_p3;
        or_ln340_reg_3052 <= or_ln340_fu_827_p2;
        p_Val2_13_reg_3057 <= p_Val2_13_fu_855_p3;
        p_Val2_1_reg_3020 <= p_Val2_1_fu_628_p3;
        p_Val2_6_reg_3031 <= p_Val2_6_fu_692_p2;
        select_ln26_reg_3015 <= select_ln26_fu_578_p3;
        select_ln727_reg_3010 <= select_ln727_fu_516_p3;
        tmp_11_reg_3026 <= add_ln1193_fu_660_p2[32'd14];
        underflow_reg_3047 <= underflow_fu_822_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln43_fu_1839_p2 == 1'd0))) begin
        icmp_ln1497_reg_3233 <= icmp_ln1497_fu_1875_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        icmp_ln43_reg_3224 <= icmp_ln43_fu_1839_p2;
        iter_reg_3228 <= iter_fu_1845_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        imag_top_V_reg_3097 <= imag_top_V_fu_1268_p3;
        r_V_8_reg_3087 <= r_V_8_fu_2874_p2;
        trunc_ln414_reg_3092 <= trunc_ln414_fu_1215_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln1497_fu_1875_p2 == 1'd0) & (icmp_ln43_fu_1839_p2 == 1'd0))) begin
        overflow_6_reg_3242 <= overflow_6_fu_1949_p2;
        overflow_7_reg_3264 <= overflow_7_fu_2075_p2;
        p_Val2_31_reg_3237 <= p_Val2_31_fu_1908_p2;
        p_Val2_37_reg_3258 <= p_Val2_37_fu_2034_p2;
        select_ln340_12_reg_3253 <= select_ln340_12_fu_1985_p3;
        underflow_5_reg_3247 <= underflow_5_fu_1973_p2;
        underflow_6_reg_3270 <= underflow_6_fu_2099_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (zoom_factor_V_empty_n == 1'b0) | (re_V_empty_n == 1'b0) | (im_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Result_10_reg_2975 <= r_V_10_fu_451_p2[32'd34];
        p_Result_11_reg_2981 <= grp_fu_344_p1[32'd32];
        p_Result_2_reg_2933 <= r_V_7_fu_375_p2[32'd35];
        p_Result_3_reg_2944 <= r_V_7_fu_375_p2[32'd32];
        p_Val2_23_reg_2921 <= im_V_dout;
        p_Val2_5_reg_2939 <= {{r_V_7_fu_375_p2[32:15]}};
        r_V_10_reg_2965[34 : 16] <= r_V_10_fu_451_p2[34 : 16];
        r_V_7_reg_2926[35 : 15] <= r_V_7_fu_375_p2[35 : 15];
        sext_ln703_reg_2997 <= sext_ln703_fu_486_p1;
        sext_ln728_reg_2960[35 : 15] <= sext_ln728_fu_435_p1[35 : 15];
        xor_ln779_1_reg_2986 <= xor_ln779_1_fu_474_p2;
        xor_ln779_reg_2949 <= xor_ln779_fu_415_p2;
        xor_ln785_1_reg_2991 <= xor_ln785_1_fu_480_p2;
        xor_ln785_reg_2954 <= xor_ln785_fu_421_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln1497_reg_3233 == 1'd0) & (icmp_ln43_reg_3224 == 1'd0))) begin
        p_Result_119_i_i_i_reg_3301 <= {{r_V_12_fu_2891_p2[35:34]}};
        p_Result_120_i_i_i_reg_3306 <= {{r_V_12_fu_2891_p2[35:33]}};
        p_Result_22_reg_3289 <= r_V_12_fu_2891_p2[32'd35];
        r_V_12_reg_3282 <= r_V_12_fu_2891_p2;
        ret_V_6_reg_3312 <= ret_V_6_fu_2203_p2;
        trunc_ln414_3_reg_3296 <= trunc_ln414_3_fu_2174_p1;
        y_V_reg_3277 <= y_V_fu_2155_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        real_btm_V_reg_3072 <= real_btm_V_fu_1186_p3;
        real_top_V_reg_3067 <= real_top_V_fu_1157_p3;
        tmp_20_i_reg_3077 <= {{r_V_9_fu_2866_p2[23:15]}};
        trunc_ln414_1_reg_3082 <= trunc_ln414_1_fu_1206_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        rhs_V_2_reg_3219 <= rhs_V_2_fu_1836_p1;
        sext_ln43_reg_3214 <= sext_ln43_fu_1832_p1;
        y0_V_reg_3209 <= y0_V_fu_1824_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln26_fu_498_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_344_p1 = r_V_10_reg_2965;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_344_p1 = r_V_10_fu_451_p2;
    end else begin
        grp_fu_344_p1 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        im_V_blk_n = im_V_empty_n;
    end else begin
        im_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (zoom_factor_V_empty_n == 1'b0) | (re_V_empty_n == 1'b0) | (im_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        im_V_read = 1'b1;
    end else begin
        im_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        img_0_data_stream_V_1_blk_n = img_0_data_stream_V_1_full_n;
    end else begin
        img_0_data_stream_V_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_0_data_stream_V_2_full_n == 1'b0) | (img_0_data_stream_V_1_full_n == 1'b0) | (img_0_data_stream_V_s_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        img_0_data_stream_V_1_write = 1'b1;
    end else begin
        img_0_data_stream_V_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        img_0_data_stream_V_2_blk_n = img_0_data_stream_V_2_full_n;
    end else begin
        img_0_data_stream_V_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_0_data_stream_V_2_full_n == 1'b0) | (img_0_data_stream_V_1_full_n == 1'b0) | (img_0_data_stream_V_s_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        img_0_data_stream_V_2_write = 1'b1;
    end else begin
        img_0_data_stream_V_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        img_0_data_stream_V_s_blk_n = img_0_data_stream_V_s_full_n;
    end else begin
        img_0_data_stream_V_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_0_data_stream_V_2_full_n == 1'b0) | (img_0_data_stream_V_1_full_n == 1'b0) | (img_0_data_stream_V_s_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
        img_0_data_stream_V_s_write = 1'b1;
    end else begin
        img_0_data_stream_V_s_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln26_fu_498_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        re_V_blk_n = re_V_empty_n;
    end else begin
        re_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (zoom_factor_V_empty_n == 1'b0) | (re_V_empty_n == 1'b0) | (im_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        re_V_read = 1'b1;
    end else begin
        re_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        zoom_factor_V_blk_n = zoom_factor_V_empty_n;
    end else begin
        zoom_factor_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (zoom_factor_V_empty_n == 1'b0) | (re_V_empty_n == 1'b0) | (im_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        zoom_factor_V_read = 1'b1;
    end else begin
        zoom_factor_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (zoom_factor_V_empty_n == 1'b0) | (re_V_empty_n == 1'b0) | (im_V_empty_n == 1'b0) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln26_fu_498_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln1497_fu_1875_p2 == 1'd0) & (icmp_ln43_fu_1839_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state13 : begin
            if ((~((img_0_data_stream_V_2_full_n == 1'b0) | (img_0_data_stream_V_1_full_n == 1'b0) | (img_0_data_stream_V_s_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_1_fu_1381_p2 = ((tmp_5_i_fu_1371_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_fu_928_p2 = ((tmp_8_i_fu_919_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_3_fu_1616_p2 = ((p_Result_107_i_i_i_reg_3166 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_5_fu_2278_p2 = ((p_Result_120_i_i_i_reg_3306 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_6_fu_2457_p2 = ((p_Result_125_i_i_i_reg_3381 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_ones_7_fu_2574_p2 = ((p_Result_130_i_i_i_reg_3411 == 5'd31) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_748_p2 = ((p_Result_85_i_i_i_fu_739_p4 == 3'd7) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_1387_p2 = ((tmp_5_i_fu_1371_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_934_p2 = ((tmp_8_i_fu_919_p4 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_3_fu_1621_p2 = ((p_Result_107_i_i_i_reg_3166 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_4_fu_2283_p2 = ((p_Result_120_i_i_i_reg_3306 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_5_fu_2462_p2 = ((p_Result_125_i_i_i_reg_3381 == 3'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_6_fu_2579_p2 = ((p_Result_130_i_i_i_reg_3411 == 5'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_754_p2 = ((p_Result_85_i_i_i_fu_739_p4 == 3'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_1_fu_1365_p2 = ((tmp_4_i_fu_1355_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_2_fu_912_p3 = r_V_10_reg_2965[32'd34];

assign Range2_all_ones_3_fu_1611_p2 = ((p_Result_106_i_i_i_reg_3161 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_4_fu_2273_p2 = ((p_Result_119_i_i_i_reg_3301 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_5_fu_2452_p2 = ((p_Result_124_i_i_i_reg_3376 == 2'd3) ? 1'b1 : 1'b0);

assign Range2_all_ones_6_fu_2569_p2 = ((p_Result_129_i_i_i_reg_3406 == 4'd15) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_733_p2 = ((p_Result_84_i_i_i_fu_724_p4 == 2'd3) ? 1'b1 : 1'b0);

assign add_ln1193_fu_660_p2 = (trunc_ln1118_2_i_fu_640_p3 + trunc_ln1118_3_i_fu_652_p3);

assign add_ln26_1_fu_524_p2 = (p_Val2_12_reg_275 + 10'd1);

assign add_ln26_fu_504_p2 = (indvar_flatten_i_reg_264 + 19'd1);

assign and_ln414_1_fu_872_p2 = (p_Result_10_reg_2975 & icmp_ln414_4_fu_866_p2);

assign and_ln414_fu_683_p2 = (p_Result_2_reg_2933 & icmp_ln414_1_fu_677_p2);

assign and_ln700_1_fu_1568_p2 = (p_Result_13_reg_3149 & icmp_ln414_5_fu_1563_p2);

assign and_ln700_2_fu_2230_p2 = (p_Result_22_reg_3289 & icmp_ln414_6_fu_2225_p2);

assign and_ln700_3_fu_2409_p2 = (p_Result_25_reg_3364 & icmp_ln414_7_fu_2404_p2);

assign and_ln700_4_fu_2526_p2 = (p_Result_28_reg_3394 & icmp_ln414_8_fu_2521_p2);

assign and_ln700_fu_1311_p2 = (p_Result_5_fu_1280_p3 & icmp_ln414_2_fu_1306_p2);

assign and_ln779_1_fu_1407_p2 = (xor_ln779_2_fu_1401_p2 & Range2_all_ones_1_fu_1365_p2);

assign and_ln779_2_fu_948_p2 = (xor_ln779_1_reg_2986 & Range2_all_ones_2_fu_912_p3);

assign and_ln779_3_fu_1647_p2 = (xor_ln779_3_fu_1641_p2 & Range2_all_ones_3_fu_1611_p2);

assign and_ln779_4_fu_2301_p2 = (xor_ln779_4_fu_2295_p2 & Range2_all_ones_4_fu_2273_p2);

assign and_ln779_5_fu_2480_p2 = (xor_ln779_5_fu_2474_p2 & Range2_all_ones_5_fu_2452_p2);

assign and_ln779_6_fu_2597_p2 = (xor_ln779_6_fu_2591_p2 & Range2_all_ones_6_fu_2569_p2);

assign and_ln779_fu_768_p2 = (xor_ln779_reg_2949 & Range2_all_ones_fu_733_p2);

assign and_ln781_1_fu_1466_p2 = (carry_4_reg_3114 & Range1_all_ones_1_reg_3125);

assign and_ln781_2_fu_961_p2 = (carry_7_fu_907_p2 & Range1_all_ones_2_fu_928_p2);

assign and_ln781_3_fu_1661_p2 = (carry_9_fu_1597_p2 & Range1_all_ones_3_fu_1616_p2);

assign and_ln781_4_fu_2622_p2 = (carry_11_reg_3323 & Range1_all_ones_5_reg_3334);

assign and_ln781_5_fu_2701_p2 = (carry_13_reg_3423 & Range1_all_ones_6_reg_3434);

assign and_ln781_6_fu_2780_p2 = (carry_15_reg_3463 & Range1_all_ones_7_reg_3474);

assign and_ln781_fu_781_p2 = (carry_2_fu_711_p2 & Range1_all_ones_fu_748_p2);

assign and_ln786_11_fu_2320_p2 = (p_Result_24_fu_2265_p3 & deleted_ones_5_fu_2307_p3);

assign and_ln786_13_fu_2499_p2 = (p_Result_27_fu_2444_p3 & deleted_ones_6_fu_2486_p3);

assign and_ln786_15_fu_2611_p2 = (p_Result_30_fu_2561_p3 & deleted_ones_7_fu_2603_p3);

assign and_ln786_2_fu_1421_p2 = (p_Result_7_fu_1347_p3 & deleted_ones_1_fu_1413_p3);

assign and_ln786_4_fu_984_p2 = (grp_fu_344_p3 & deleted_ones_2_fu_953_p3);

assign and_ln786_6_fu_1690_p2 = (p_Result_15_fu_1603_p3 & deleted_ones_3_fu_1653_p3);

assign and_ln786_fu_804_p2 = (p_Result_4_fu_716_p3 & deleted_ones_fu_773_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (zoom_factor_V_empty_n == 1'b0) | (re_V_empty_n == 1'b0) | (im_V_empty_n == 1'b0) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state13 = ((img_0_data_stream_V_2_full_n == 1'b0) | (img_0_data_stream_V_1_full_n == 1'b0) | (img_0_data_stream_V_s_full_n == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign carry_11_fu_2259_p2 = (xor_ln416_5_fu_2253_p2 & p_Result_23_fu_2218_p3);

assign carry_13_fu_2438_p2 = (xor_ln416_6_fu_2432_p2 & p_Result_26_fu_2397_p3);

assign carry_15_fu_2555_p2 = (xor_ln416_7_fu_2549_p2 & p_Result_29_fu_2514_p3);

assign carry_2_fu_711_p2 = (xor_ln416_fu_705_p2 & p_Result_3_reg_2944);

assign carry_4_fu_1341_p2 = (xor_ln416_1_fu_1335_p2 & p_Result_6_fu_1298_p3);

assign carry_5_fu_1248_p2 = (tmp_20_fu_1240_p3 ^ 1'd1);

assign carry_7_fu_907_p2 = (xor_ln416_3_fu_901_p2 & p_Result_11_reg_2981);

assign carry_9_fu_1597_p2 = (xor_ln416_4_fu_1591_p2 & p_Result_14_fu_1556_p3);

assign carry_fu_1137_p2 = (tmp_12_fu_1129_p3 ^ 1'd1);

assign col_fu_2861_p2 = (select_ln727_reg_3010 + 10'd1);

assign deleted_ones_1_fu_1413_p3 = ((carry_4_fu_1341_p2[0:0] === 1'b1) ? and_ln779_1_fu_1407_p2 : Range1_all_ones_1_fu_1381_p2);

assign deleted_ones_2_fu_953_p3 = ((carry_7_fu_907_p2[0:0] === 1'b1) ? and_ln779_2_fu_948_p2 : Range1_all_ones_2_fu_928_p2);

assign deleted_ones_3_fu_1653_p3 = ((carry_9_fu_1597_p2[0:0] === 1'b1) ? and_ln779_3_fu_1647_p2 : Range1_all_ones_3_fu_1616_p2);

assign deleted_ones_5_fu_2307_p3 = ((carry_11_fu_2259_p2[0:0] === 1'b1) ? and_ln779_4_fu_2301_p2 : Range1_all_ones_5_fu_2278_p2);

assign deleted_ones_6_fu_2486_p3 = ((carry_13_fu_2438_p2[0:0] === 1'b1) ? and_ln779_5_fu_2480_p2 : Range1_all_ones_6_fu_2457_p2);

assign deleted_ones_7_fu_2603_p3 = ((carry_15_fu_2555_p2[0:0] === 1'b1) ? and_ln779_6_fu_2597_p2 : Range1_all_ones_7_fu_2574_p2);

assign deleted_ones_fu_773_p3 = ((carry_2_fu_711_p2[0:0] === 1'b1) ? and_ln779_fu_768_p2 : Range1_all_ones_fu_748_p2);

assign deleted_zeros_1_fu_1461_p3 = ((carry_4_reg_3114[0:0] === 1'b1) ? Range1_all_ones_1_reg_3125 : Range1_all_zeros_1_reg_3131);

assign deleted_zeros_2_fu_940_p3 = ((carry_7_fu_907_p2[0:0] === 1'b1) ? Range1_all_ones_2_fu_928_p2 : Range1_all_zeros_2_fu_934_p2);

assign deleted_zeros_3_fu_1626_p3 = ((carry_9_fu_1597_p2[0:0] === 1'b1) ? Range1_all_ones_3_fu_1616_p2 : Range1_all_zeros_3_fu_1621_p2);

assign deleted_zeros_4_fu_2617_p3 = ((carry_11_reg_3323[0:0] === 1'b1) ? Range1_all_ones_5_reg_3334 : Range1_all_zeros_4_reg_3340);

assign deleted_zeros_5_fu_2696_p3 = ((carry_13_reg_3423[0:0] === 1'b1) ? Range1_all_ones_6_reg_3434 : Range1_all_zeros_5_reg_3440);

assign deleted_zeros_6_fu_2775_p3 = ((carry_15_reg_3463[0:0] === 1'b1) ? Range1_all_ones_7_reg_3474 : Range1_all_zeros_6_reg_3480);

assign deleted_zeros_fu_760_p3 = ((carry_2_fu_711_p2[0:0] === 1'b1) ? Range1_all_ones_fu_748_p2 : Range1_all_zeros_fu_754_p2);

assign grp_fu_344_p3 = grp_fu_344_p1[32'd32];

assign icmp_ln1497_fu_1875_p2 = ((tmp_32_fu_1865_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_498_p2 = ((indvar_flatten_i_reg_264 == 19'd480000) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_510_p2 = ((p_Val2_s_reg_286 == 10'd800) ? 1'b1 : 1'b0);

assign icmp_ln414_1_fu_677_p2 = ((trunc_ln718_1_fu_674_p1 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_2_fu_1306_p2 = ((trunc_ln414_reg_3092 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_3_fu_1225_p2 = ((trunc_ln414_1_reg_3082 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_4_fu_866_p2 = ((trunc_ln718_2_fu_863_p1 != 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_5_fu_1563_p2 = ((trunc_ln414_2_reg_3156 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_6_fu_2225_p2 = ((trunc_ln414_3_reg_3296 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_7_fu_2404_p2 = ((trunc_ln414_4_reg_3371 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_8_fu_2521_p2 = ((trunc_ln414_5_reg_3401 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_1109_p2 = ((tmp_4_i_i_fu_1102_p3 != 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln43_fu_1839_p2 = ((tmp_33_reg_330 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln785_1_fu_843_p2 = ((tmp_6_i_fu_833_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_2_fu_1931_p2 = ((p_Result_112_i_i_i_fu_1921_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_3_fu_2057_p2 = ((tmp_9_i_fu_2047_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln785_fu_616_p2 = ((tmp_2_i_fu_606_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln786_1_fu_2087_p2 = ((tmp_9_i_fu_2047_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln786_fu_1961_p2 = ((p_Result_112_i_i_i_fu_1921_p4 != 2'd3) ? 1'b1 : 1'b0);

assign imag_btm_V_fu_1040_p3 = ((or_ln340_8_fu_1018_p2[0:0] === 1'b1) ? select_ln340_6_fu_1024_p3 : select_ln388_2_fu_1032_p3);

assign imag_top_V_fu_1268_p3 = ((or_ln786_3_fu_1262_p2[0:0] === 1'b1) ? p_Val2_16_fu_1234_p2 : 18'd131072);

assign img_0_data_stream_V_1_din = tmp_33_reg_330;

assign img_0_data_stream_V_2_din = tmp_33_reg_330;

assign img_0_data_stream_V_s_din = 8'd255;

assign isquare_V_fu_2767_p3 = ((or_ln340_22_fu_2747_p2[0:0] === 1'b1) ? select_ln340_18_fu_2753_p3 : select_ln388_8_fu_2760_p3);

assign iter_fu_1845_p2 = (tmp_33_reg_330 + 8'd1);

assign lhs_V_2_fu_1891_p1 = ret_V_9_fu_1881_p2;

assign lhs_V_3_fu_2003_p1 = $signed(ret_V_11_fu_1997_p2);

assign lhs_V_4_fu_1851_p1 = $signed(p_Val2_26_reg_297);

assign lhs_V_fu_1748_p1 = p_Val2_22_fu_1740_p3;

assign or_ln340_10_fu_1719_p2 = (xor_ln785_7_reg_3189 | and_ln786_6_reg_3194);

assign or_ln340_11_fu_1723_p2 = (or_ln340_10_fu_1719_p2 | and_ln781_3_reg_3184);

assign or_ln340_12_fu_1802_p2 = (xor_ln340_1_fu_1796_p2 | p_Result_17_fu_1770_p3);

assign or_ln340_13_fu_1979_p2 = (underflow_5_fu_1973_p2 | overflow_6_fu_1949_p2);

assign or_ln340_14_fu_2110_p2 = (xor_ln340_2_fu_2105_p2 | overflow_6_reg_3242);

assign or_ln340_15_fu_2128_p2 = (underflow_6_reg_3270 | overflow_7_reg_3264);

assign or_ln340_16_fu_2137_p2 = (xor_ln340_3_fu_2132_p2 | overflow_7_reg_3264);

assign or_ln340_17_fu_2658_p2 = (underflow_7_fu_2653_p2 | overflow_8_fu_2637_p2);

assign or_ln340_18_fu_2664_p2 = (xor_ln785_11_reg_3345 | and_ln786_11_reg_3351);

assign or_ln340_19_fu_2668_p2 = (or_ln340_18_fu_2664_p2 | and_ln781_4_fu_2622_p2);

assign or_ln340_1_fu_1165_p2 = (xor_ln785_reg_2954 | and_ln786_reg_3042);

assign or_ln340_20_fu_2737_p2 = (underflow_8_fu_2732_p2 | overflow_9_fu_2716_p2);

assign or_ln340_21_fu_2743_p2 = (xor_ln785_13_reg_3445 | and_ln786_13_reg_3451);

assign or_ln340_22_fu_2747_p2 = (or_ln340_21_fu_2743_p2 | and_ln781_5_fu_2701_p2);

assign or_ln340_23_fu_2822_p2 = (underflow_9_fu_2817_p2 | overflow_10_fu_2800_p2);

assign or_ln340_24_fu_2828_p2 = (xor_ln785_15_fu_2795_p2 | and_ln786_15_reg_3485);

assign or_ln340_25_fu_2833_p2 = (or_ln340_24_fu_2828_p2 | and_ln781_6_fu_2780_p2);

assign or_ln340_2_fu_1169_p2 = (or_ln340_1_fu_1165_p2 | and_ln781_reg_3037);

assign or_ln340_3_fu_1508_p2 = (underflow_1_fu_1503_p2 | overflow_2_fu_1486_p2);

assign or_ln340_4_fu_1514_p2 = (xor_ln785_4_fu_1481_p2 | and_ln786_2_reg_3136);

assign or_ln340_5_fu_1519_p2 = (or_ln340_4_fu_1514_p2 | and_ln781_1_fu_1466_p2);

assign or_ln340_6_fu_1007_p2 = (underflow_2_fu_1002_p2 | overflow_4_fu_979_p2);

assign or_ln340_7_fu_1013_p2 = (xor_ln785_1_reg_2991 | and_ln786_4_fu_984_p2);

assign or_ln340_8_fu_1018_p2 = (or_ln340_7_fu_1013_p2 | and_ln781_2_fu_961_p2);

assign or_ln340_9_fu_1713_p2 = (underflow_3_fu_1708_p2 | overflow_5_fu_1684_p2);

assign or_ln340_fu_827_p2 = (underflow_fu_822_p2 | overflow_1_fu_799_p2);

assign or_ln785_1_fu_1476_p2 = (xor_ln785_3_fu_1470_p2 | p_Result_7_reg_3120);

assign or_ln785_3_fu_973_p2 = (xor_ln785_5_fu_967_p2 | grp_fu_344_p3);

assign or_ln785_4_fu_1673_p2 = (xor_ln785_6_fu_1667_p2 | p_Result_15_fu_1603_p3);

assign or_ln785_5_fu_1937_p2 = (p_Result_19_fu_1913_p3 | icmp_ln785_2_fu_1931_p2);

assign or_ln785_6_fu_2063_p2 = (p_Result_21_fu_2039_p3 | icmp_ln785_3_fu_2057_p2);

assign or_ln785_7_fu_2632_p2 = (xor_ln785_10_fu_2626_p2 | p_Result_24_reg_3329);

assign or_ln785_8_fu_2711_p2 = (xor_ln785_12_fu_2705_p2 | p_Result_27_reg_3429);

assign or_ln785_9_fu_2790_p2 = (xor_ln785_14_fu_2784_p2 | p_Result_30_reg_3469);

assign or_ln785_fu_793_p2 = (xor_ln785_2_fu_787_p2 | p_Result_4_fu_716_p3);

assign or_ln786_10_fu_2806_p2 = (and_ln786_15_reg_3485 | and_ln781_6_fu_2780_p2);

assign or_ln786_1_fu_810_p2 = (and_ln786_fu_804_p2 | and_ln781_fu_781_p2);

assign or_ln786_2_fu_1492_p2 = (and_ln786_2_reg_3136 | and_ln781_1_fu_1466_p2);

assign or_ln786_3_fu_1262_p2 = (p_Result_9_fu_1254_p3 | carry_5_fu_1248_p2);

assign or_ln786_4_fu_990_p2 = (and_ln786_4_fu_984_p2 | and_ln781_2_fu_961_p2);

assign or_ln786_5_fu_1696_p2 = (and_ln786_6_fu_1690_p2 | and_ln781_3_fu_1661_p2);

assign or_ln786_6_fu_1967_p2 = (xor_ln786_5_fu_1955_p2 | icmp_ln786_fu_1961_p2);

assign or_ln786_7_fu_2093_p2 = (xor_ln786_6_fu_2081_p2 | icmp_ln786_1_fu_2087_p2);

assign or_ln786_8_fu_2642_p2 = (and_ln786_11_reg_3351 | and_ln781_4_fu_2622_p2);

assign or_ln786_9_fu_2721_p2 = (and_ln786_13_reg_3451 | and_ln781_5_fu_2701_p2);

assign or_ln786_fu_1151_p2 = (p_Result_1_fu_1143_p3 | carry_fu_1137_p2);

assign overflow_10_fu_2800_p2 = (xor_ln785_15_fu_2795_p2 & or_ln785_9_fu_2790_p2);

assign overflow_1_fu_799_p2 = (xor_ln785_reg_2954 & or_ln785_fu_793_p2);

assign overflow_2_fu_1486_p2 = (xor_ln785_4_fu_1481_p2 & or_ln785_1_fu_1476_p2);

assign overflow_3_fu_849_p2 = (select_ln727_2_fu_570_p3 | icmp_ln785_1_fu_843_p2);

assign overflow_4_fu_979_p2 = (xor_ln785_1_reg_2991 & or_ln785_3_fu_973_p2);

assign overflow_5_fu_1684_p2 = (xor_ln785_7_fu_1679_p2 & or_ln785_4_fu_1673_p2);

assign overflow_6_fu_1949_p2 = (xor_ln785_8_fu_1943_p2 & or_ln785_5_fu_1937_p2);

assign overflow_7_fu_2075_p2 = (xor_ln785_9_fu_2069_p2 & or_ln785_6_fu_2063_p2);

assign overflow_8_fu_2637_p2 = (xor_ln785_11_reg_3345 & or_ln785_7_fu_2632_p2);

assign overflow_9_fu_2716_p2 = (xor_ln785_13_reg_3445 & or_ln785_8_fu_2711_p2);

assign overflow_fu_622_p2 = (p_Result_s_fu_598_p3 | icmp_ln785_fu_616_p2);

assign p_Result_10_fu_458_p3 = r_V_10_fu_451_p2[32'd34];

assign p_Result_112_i_i_i_fu_1921_p4 = {{ret_V_10_fu_1895_p2[19:18]}};

assign p_Result_14_fu_1556_p3 = r_V_11_reg_3142[32'd32];

assign p_Result_15_fu_1603_p3 = p_Val2_21_fu_1577_p2[32'd17];

assign p_Result_16_fu_1757_p3 = ret_V_8_fu_1752_p2[32'd18];

assign p_Result_17_fu_1770_p3 = p_Val2_25_fu_1765_p2[32'd17];

assign p_Result_18_fu_1900_p3 = ret_V_10_fu_1895_p2[32'd19];

assign p_Result_19_fu_1913_p3 = p_Val2_31_fu_1908_p2[32'd17];

assign p_Result_1_fu_1143_p3 = p_Val2_3_fu_1119_p2[32'd15];

assign p_Result_20_fu_2026_p3 = ret_V_13_fu_2021_p2[32'd19];

assign p_Result_21_fu_2039_p3 = p_Val2_37_fu_2034_p2[32'd17];

assign p_Result_23_fu_2218_p3 = r_V_12_reg_3282[32'd32];

assign p_Result_24_fu_2265_p3 = p_Val2_40_fu_2239_p2[32'd17];

assign p_Result_26_fu_2397_p3 = r_V_13_reg_3357[32'd32];

assign p_Result_27_fu_2444_p3 = p_Val2_43_fu_2418_p2[32'd17];

assign p_Result_29_fu_2514_p3 = r_V_14_reg_3387[32'd32];

assign p_Result_2_fu_381_p3 = r_V_7_fu_375_p2[32'd35];

assign p_Result_30_fu_2561_p3 = p_Val2_48_fu_2535_p2[32'd17];

assign p_Result_4_fu_716_p3 = p_Val2_6_fu_692_p2[32'd17];

assign p_Result_5_fu_1280_p3 = ret_V_7_fu_1276_p2[32'd35];

assign p_Result_6_fu_1298_p3 = ret_V_7_fu_1276_p2[32'd32];

assign p_Result_7_fu_1347_p3 = p_Val2_11_fu_1321_p2[32'd17];

assign p_Result_84_i_i_i_fu_724_p4 = {{r_V_7_reg_2926[35:34]}};

assign p_Result_85_i_i_i_fu_739_p4 = {{r_V_7_reg_2926[35:33]}};

assign p_Result_8_fu_490_p3 = p_Val2_12_reg_275[32'd2];

assign p_Result_9_fu_1254_p3 = p_Val2_16_fu_1234_p2[32'd17];

assign p_Result_s_fu_598_p3 = select_ln727_fu_516_p3[32'd2];

assign p_Val2_10_fu_1288_p4 = {{ret_V_7_fu_1276_p2[32:15]}};

assign p_Val2_11_fu_1321_p2 = (p_Val2_10_fu_1288_p4 + zext_ln415_2_fu_1317_p1);

assign p_Val2_13_fu_855_p3 = ((overflow_3_fu_849_p2[0:0] === 1'b1) ? 17'd131071 : select_ln727_1_fu_554_p3);

assign p_Val2_15_fu_1218_p3 = {{9'd480}, {tmp_20_i_reg_3077}};

assign p_Val2_16_fu_1234_p2 = (p_Val2_15_fu_1218_p3 + zext_ln415_3_fu_1230_p1);

assign p_Val2_18_fu_886_p3 = {{tmp_9_i_i_fu_877_p4}, {and_ln414_1_fu_872_p2}};

assign p_Val2_1_fu_628_p3 = ((overflow_fu_622_p2[0:0] === 1'b1) ? 17'd131071 : trunc_ln746_1_i_fu_590_p3);

assign p_Val2_20_fu_1547_p4 = {{r_V_11_reg_3142[32:15]}};

assign p_Val2_21_fu_1577_p2 = (p_Val2_20_fu_1547_p4 + zext_ln415_4_fu_1573_p1);

assign p_Val2_22_fu_1740_p3 = ((or_ln340_11_fu_1723_p2[0:0] === 1'b1) ? select_ln340_8_fu_1728_p3 : select_ln388_3_fu_1734_p3);

assign p_Val2_25_fu_1765_p2 = ($signed(p_Val2_22_fu_1740_p3) + $signed(p_Val2_23_reg_2921));

assign p_Val2_31_fu_1908_p2 = ($signed(x0_V_reg_3172) + $signed(trunc_ln1192_fu_1887_p1));

assign p_Val2_37_fu_2034_p2 = ($signed(trunc_ln1192_1_fu_2017_p1) + $signed(y0_V_reg_3209));

assign p_Val2_39_fu_2209_p4 = {{r_V_12_reg_3282[32:15]}};

assign p_Val2_3_fu_1119_p2 = ($signed(sext_ln713_fu_1094_p1) + $signed(zext_ln415_fu_1115_p1));

assign p_Val2_40_fu_2239_p2 = (p_Val2_39_fu_2209_p4 + zext_ln415_5_fu_2235_p1);

assign p_Val2_42_fu_2388_p4 = {{r_V_13_reg_3357[32:15]}};

assign p_Val2_43_fu_2418_p2 = (p_Val2_42_fu_2388_p4 + zext_ln415_6_fu_2414_p1);

assign p_Val2_47_fu_2505_p4 = {{r_V_14_reg_3387[32:15]}};

assign p_Val2_48_fu_2535_p2 = (p_Val2_47_fu_2505_p4 + zext_ln415_7_fu_2531_p1);

assign p_Val2_6_fu_692_p2 = (p_Val2_5_reg_2939 + zext_ln415_1_fu_688_p1);

assign r_V_10_fu_451_p2 = ($signed(35'd0) - $signed(sext_ln1118_2_fu_447_p1));

assign r_V_12_fu_2891_p0 = r_V_fu_2163_p1;

assign r_V_12_fu_2891_p1 = r_V_fu_2163_p1;

assign r_V_13_fu_2901_p0 = r_V_2_fu_2326_p1;

assign r_V_13_fu_2901_p1 = r_V_2_fu_2326_p1;

assign r_V_14_fu_2911_p0 = r_V_4_fu_2357_p1;

assign r_V_14_fu_2911_p1 = r_V_4_fu_2357_p1;

assign r_V_2_fu_2326_p1 = y_V_reg_3277;

assign r_V_4_fu_2357_p1 = $signed(ret_V_6_reg_3312);

assign r_V_6_fu_1070_p2 = (zext_ln1118_fu_1055_p1 + zext_ln1118_1_fu_1066_p1);

assign r_V_7_fu_375_p2 = ($signed(sext_ln1118_fu_359_p1) - $signed(sext_ln1118_1_fu_371_p1));

assign r_V_9_fu_2866_p0 = r_V_9_fu_2866_p00;

assign r_V_9_fu_2866_p00 = p_Val2_13_reg_3057;

assign r_V_9_fu_2866_p1 = 24'd54;

assign r_V_fu_2163_p1 = x_V_fu_2121_p3;

assign real_btm_V_fu_1186_p3 = ((or_ln340_2_fu_1169_p2[0:0] === 1'b1) ? select_ln340_fu_1174_p3 : select_ln388_fu_1180_p3);

assign real_top_V_fu_1157_p3 = ((or_ln786_fu_1151_p2[0:0] === 1'b1) ? sext_ln415_fu_1125_p1 : 18'd131072);

assign ret_V_10_fu_1895_p2 = ($signed(lhs_V_2_fu_1891_p1) + $signed(rhs_V_2_reg_3219));

assign ret_V_11_fu_1997_p2 = ($signed(sext_ln703_6_fu_1993_p1) - $signed(lhs_V_4_fu_1851_p1));

assign ret_V_12_fu_2011_p2 = ($signed(lhs_V_3_fu_2003_p1) - $signed(sext_ln703_8_fu_2007_p1));

assign ret_V_13_fu_2021_p2 = ($signed(ret_V_12_fu_2011_p2) + $signed(sext_ln43_reg_3214));

assign ret_V_6_fu_2203_p2 = ($signed(sext_ln703_9_fu_2195_p1) + $signed(sext_ln703_10_fu_2199_p1));

assign ret_V_7_fu_1276_p2 = ($signed(r_V_8_reg_3087) + $signed(sext_ln728_reg_2960));

assign ret_V_8_fu_1752_p2 = ($signed(sext_ln703_reg_2997) + $signed(lhs_V_fu_1748_p1));

assign ret_V_9_fu_1881_p2 = ($signed(lhs_V_4_fu_1851_p1) - $signed(rhs_V_1_fu_1855_p1));

assign ret_V_fu_1859_p2 = ($signed(rhs_V_1_fu_1855_p1) + $signed(lhs_V_4_fu_1851_p1));

assign rhs_V_1_fu_1855_p1 = p_Val2_27_reg_308;

assign rhs_V_2_fu_1836_p1 = x0_V_reg_3172;

assign rhs_V_fu_427_p3 = {{re_V_dout}, {15'd0}};

assign rsquare_V_fu_2688_p3 = ((or_ln340_19_fu_2668_p2[0:0] === 1'b1) ? select_ln340_16_fu_2674_p3 : select_ln388_7_fu_2681_p3);

assign select_ln26_fu_578_p3 = ((icmp_ln28_fu_510_p2[0:0] === 1'b1) ? add_ln26_1_fu_524_p2 : p_Val2_12_reg_275);

assign select_ln340_10_fu_1808_p3 = ((xor_ln340_fu_1790_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_25_fu_1765_p2);

assign select_ln340_12_fu_1985_p3 = ((or_ln340_13_fu_1979_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_31_fu_1908_p2);

assign select_ln340_14_fu_2142_p3 = ((or_ln340_15_fu_2128_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_37_reg_3258);

assign select_ln340_16_fu_2674_p3 = ((or_ln340_17_fu_2658_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_40_reg_3317);

assign select_ln340_18_fu_2753_p3 = ((or_ln340_20_fu_2737_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_43_reg_3417);

assign select_ln340_20_fu_2839_p3 = ((or_ln340_23_fu_2822_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_48_reg_3457);

assign select_ln340_2_fu_1525_p3 = ((or_ln340_3_fu_1508_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_11_reg_3108);

assign select_ln340_6_fu_1024_p3 = ((or_ln340_6_fu_1007_p2[0:0] === 1'b1) ? 18'd131071 : p_Val2_18_fu_886_p3);

assign select_ln340_8_fu_1728_p3 = ((or_ln340_9_reg_3204[0:0] === 1'b1) ? 18'd131071 : p_Val2_21_reg_3178);

assign select_ln340_fu_1174_p3 = ((or_ln340_reg_3052[0:0] === 1'b1) ? 18'd131071 : p_Val2_6_reg_3031);

assign select_ln388_1_fu_1532_p3 = ((underflow_1_fu_1503_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_11_reg_3108);

assign select_ln388_2_fu_1032_p3 = ((underflow_2_fu_1002_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_18_fu_886_p3);

assign select_ln388_3_fu_1734_p3 = ((underflow_3_reg_3199[0:0] === 1'b1) ? 18'd131072 : p_Val2_21_reg_3178);

assign select_ln388_4_fu_1816_p3 = ((underflow_4_fu_1784_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_25_fu_1765_p2);

assign select_ln388_5_fu_2115_p3 = ((underflow_5_reg_3247[0:0] === 1'b1) ? 18'd131072 : p_Val2_31_reg_3237);

assign select_ln388_6_fu_2149_p3 = ((underflow_6_reg_3270[0:0] === 1'b1) ? 18'd131072 : p_Val2_37_reg_3258);

assign select_ln388_7_fu_2681_p3 = ((underflow_7_fu_2653_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_40_reg_3317);

assign select_ln388_8_fu_2760_p3 = ((underflow_8_fu_2732_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_43_reg_3417);

assign select_ln388_9_fu_2846_p3 = ((underflow_9_fu_2817_p2[0:0] === 1'b1) ? 18'd131072 : p_Val2_48_reg_3457);

assign select_ln388_fu_1180_p3 = ((underflow_reg_3047[0:0] === 1'b1) ? 18'd131072 : p_Val2_6_reg_3031);

assign select_ln727_1_fu_554_p3 = ((icmp_ln28_fu_510_p2[0:0] === 1'b1) ? tmp_11_i_fu_534_p3 : tmp_13_i_fu_546_p3);

assign select_ln727_2_fu_570_p3 = ((icmp_ln28_fu_510_p2[0:0] === 1'b1) ? tmp_9_fu_562_p3 : p_Result_8_fu_490_p3);

assign select_ln727_fu_516_p3 = ((icmp_ln28_fu_510_p2[0:0] === 1'b1) ? 10'd0 : p_Val2_s_reg_286);

assign sext_ln1118_1_fu_371_p1 = $signed(shl_ln1118_1_i_fu_363_p3);

assign sext_ln1118_2_fu_447_p1 = $signed(shl_ln1118_2_i_fu_439_p3);

assign sext_ln1118_fu_359_p1 = $signed(shl_ln_i_fu_351_p3);

assign sext_ln415_fu_1125_p1 = p_Val2_3_fu_1119_p2;

assign sext_ln43_fu_1832_p1 = y0_V_fu_1824_p3;

assign sext_ln703_10_fu_2199_p1 = y_V_fu_2155_p3;

assign sext_ln703_6_fu_1993_p1 = $signed(p_Val2_32_reg_319);

assign sext_ln703_8_fu_2007_p1 = p_Val2_27_reg_308;

assign sext_ln703_9_fu_2195_p1 = x_V_fu_2121_p3;

assign sext_ln703_fu_486_p0 = im_V_dout;

assign sext_ln703_fu_486_p1 = sext_ln703_fu_486_p0;

assign sext_ln713_fu_1094_p1 = $signed(trunc_ln708_2_i_fu_1086_p3);

assign sext_ln728_fu_435_p1 = $signed(rhs_V_fu_427_p3);

assign shl_ln1118_1_i_fu_363_p3 = {{zoom_factor_V_dout}, {15'd0}};

assign shl_ln1118_2_i_fu_439_p3 = {{zoom_factor_V_dout}, {16'd0}};

assign shl_ln1118_3_i_fu_1048_p3 = {{p_Val2_1_reg_3020}, {5'd0}};

assign shl_ln1118_4_i_fu_1059_p3 = {{p_Val2_1_reg_3020}, {3'd0}};

assign shl_ln_i_fu_351_p3 = {{zoom_factor_V_dout}, {17'd0}};

assign start_out = real_start;

assign tmp_11_i_fu_534_p3 = {{trunc_ln727_fu_530_p1}, {15'd0}};

assign tmp_12_fu_1129_p3 = p_Val2_3_fu_1119_p2[32'd15];

assign tmp_13_i_fu_546_p3 = {{trunc_ln727_1_fu_542_p1}, {15'd0}};

assign tmp_17_fu_1327_p3 = p_Val2_11_fu_1321_p2[32'd17];

assign tmp_18_i_fu_1076_p4 = {{r_V_6_fu_1070_p2[22:15]}};

assign tmp_19_fu_1393_p3 = ret_V_7_fu_1276_p2[32'd33];

assign tmp_20_fu_1240_p3 = p_Val2_16_fu_1234_p2[32'd17];

assign tmp_22_fu_894_p3 = r_V_10_reg_2965[32'd32];

assign tmp_27_fu_1583_p3 = p_Val2_21_fu_1577_p2[32'd17];

assign tmp_29_fu_1634_p3 = r_V_11_reg_3142[32'd33];

assign tmp_2_i_fu_606_p4 = {{select_ln727_fu_516_p3[9:3]}};

assign tmp_32_fu_1865_p4 = {{ret_V_fu_1859_p2[18:17]}};

assign tmp_40_fu_2245_p3 = p_Val2_40_fu_2239_p2[32'd17];

assign tmp_42_fu_2288_p3 = r_V_12_reg_3282[32'd33];

assign tmp_45_fu_2424_p3 = p_Val2_43_fu_2418_p2[32'd17];

assign tmp_47_fu_2467_p3 = r_V_13_reg_3357[32'd33];

assign tmp_4_fu_407_p3 = r_V_7_fu_375_p2[32'd33];

assign tmp_4_i_fu_1355_p4 = {{ret_V_7_fu_1276_p2[35:34]}};

assign tmp_4_i_i_fu_1102_p3 = {{tmp_11_reg_3026}, {trunc_ln718_fu_1098_p1}};

assign tmp_50_fu_2541_p3 = p_Val2_48_fu_2535_p2[32'd17];

assign tmp_52_fu_2584_p3 = r_V_14_reg_3387[32'd33];

assign tmp_5_i_fu_1371_p4 = {{ret_V_7_fu_1276_p2[35:33]}};

assign tmp_6_i_fu_833_p4 = {{select_ln26_fu_578_p3[9:3]}};

assign tmp_7_fu_466_p3 = r_V_10_fu_451_p2[32'd33];

assign tmp_8_i_fu_919_p4 = {{r_V_10_reg_2965[34:33]}};

assign tmp_9_fu_562_p3 = add_ln26_1_fu_524_p2[32'd2];

assign tmp_9_i_fu_2047_p4 = {{ret_V_13_fu_2021_p2[19:18]}};

assign tmp_9_i_i_fu_877_p4 = {{r_V_10_reg_2965[32:16]}};

assign tmp_fu_697_p3 = p_Val2_6_fu_692_p2[32'd17];

assign trunc_ln1118_1_fu_648_p1 = p_Val2_1_fu_628_p3[11:0];

assign trunc_ln1118_2_i_fu_640_p3 = {{trunc_ln1118_fu_636_p1}, {5'd0}};

assign trunc_ln1118_3_i_fu_652_p3 = {{trunc_ln1118_1_fu_648_p1}, {3'd0}};

assign trunc_ln1118_fu_636_p1 = p_Val2_1_fu_628_p3[9:0];

assign trunc_ln1192_1_fu_2017_p1 = ret_V_12_fu_2011_p2[17:0];

assign trunc_ln1192_fu_1887_p1 = ret_V_9_fu_1881_p2[17:0];

assign trunc_ln414_1_fu_1206_p1 = r_V_9_fu_2866_p2[14:0];

assign trunc_ln414_2_fu_1440_p1 = r_V_11_fu_2881_p2[14:0];

assign trunc_ln414_3_fu_2174_p1 = r_V_12_fu_2891_p2[14:0];

assign trunc_ln414_4_fu_2336_p1 = r_V_13_fu_2901_p2[14:0];

assign trunc_ln414_5_fu_2367_p1 = r_V_14_fu_2911_p2[14:0];

assign trunc_ln414_fu_1215_p1 = r_V_8_fu_2874_p2[14:0];

assign trunc_ln708_2_i_fu_1086_p3 = {{7'd64}, {tmp_18_i_fu_1076_p4}};

assign trunc_ln718_1_fu_674_p1 = r_V_7_reg_2926[13:0];

assign trunc_ln718_2_fu_863_p1 = r_V_10_reg_2965[13:0];

assign trunc_ln718_fu_1098_p1 = r_V_6_fu_1070_p2[13:0];

assign trunc_ln727_1_fu_542_p1 = p_Val2_12_reg_275[1:0];

assign trunc_ln727_fu_530_p1 = add_ln26_1_fu_524_p2[1:0];

assign trunc_ln746_1_i_fu_590_p3 = {{trunc_ln746_fu_586_p1}, {15'd0}};

assign trunc_ln746_fu_586_p1 = select_ln727_fu_516_p3[1:0];

assign underflow_1_fu_1503_p2 = (xor_ln786_1_fu_1497_p2 & p_Result_5_reg_3102);

assign underflow_2_fu_1002_p2 = (xor_ln786_2_fu_996_p2 & p_Result_10_reg_2975);

assign underflow_3_fu_1708_p2 = (xor_ln786_3_fu_1702_p2 & p_Result_13_reg_3149);

assign underflow_4_fu_1784_p2 = (xor_ln786_4_fu_1778_p2 & p_Result_16_fu_1757_p3);

assign underflow_5_fu_1973_p2 = (p_Result_18_fu_1900_p3 & or_ln786_6_fu_1967_p2);

assign underflow_6_fu_2099_p2 = (p_Result_20_fu_2026_p3 & or_ln786_7_fu_2093_p2);

assign underflow_7_fu_2653_p2 = (xor_ln786_7_fu_2647_p2 & p_Result_22_reg_3289);

assign underflow_8_fu_2732_p2 = (xor_ln786_8_fu_2726_p2 & p_Result_25_reg_3364);

assign underflow_9_fu_2817_p2 = (xor_ln786_9_fu_2811_p2 & p_Result_28_reg_3394);

assign underflow_fu_822_p2 = (xor_ln786_fu_816_p2 & p_Result_2_reg_2933);

assign x0_V_fu_1539_p3 = ((or_ln340_5_fu_1519_p2[0:0] === 1'b1) ? select_ln340_2_fu_1525_p3 : select_ln388_1_fu_1532_p3);

assign x_V_fu_2121_p3 = ((or_ln340_14_fu_2110_p2[0:0] === 1'b1) ? select_ln340_12_reg_3253 : select_ln388_5_fu_2115_p3);

assign xor_ln340_1_fu_1796_p2 = (p_Result_16_fu_1757_p3 ^ 1'd1);

assign xor_ln340_2_fu_2105_p2 = (underflow_5_reg_3247 ^ 1'd1);

assign xor_ln340_3_fu_2132_p2 = (underflow_6_reg_3270 ^ 1'd1);

assign xor_ln340_fu_1790_p2 = (p_Result_17_fu_1770_p3 ^ p_Result_16_fu_1757_p3);

assign xor_ln416_1_fu_1335_p2 = (tmp_17_fu_1327_p3 ^ 1'd1);

assign xor_ln416_3_fu_901_p2 = (tmp_22_fu_894_p3 ^ 1'd1);

assign xor_ln416_4_fu_1591_p2 = (tmp_27_fu_1583_p3 ^ 1'd1);

assign xor_ln416_5_fu_2253_p2 = (tmp_40_fu_2245_p3 ^ 1'd1);

assign xor_ln416_6_fu_2432_p2 = (tmp_45_fu_2424_p3 ^ 1'd1);

assign xor_ln416_7_fu_2549_p2 = (tmp_50_fu_2541_p3 ^ 1'd1);

assign xor_ln416_fu_705_p2 = (tmp_fu_697_p3 ^ 1'd1);

assign xor_ln779_1_fu_474_p2 = (tmp_7_fu_466_p3 ^ 1'd1);

assign xor_ln779_2_fu_1401_p2 = (tmp_19_fu_1393_p3 ^ 1'd1);

assign xor_ln779_3_fu_1641_p2 = (tmp_29_fu_1634_p3 ^ 1'd1);

assign xor_ln779_4_fu_2295_p2 = (tmp_42_fu_2288_p3 ^ 1'd1);

assign xor_ln779_5_fu_2474_p2 = (tmp_47_fu_2467_p3 ^ 1'd1);

assign xor_ln779_6_fu_2591_p2 = (tmp_52_fu_2584_p3 ^ 1'd1);

assign xor_ln779_fu_415_p2 = (tmp_4_fu_407_p3 ^ 1'd1);

assign xor_ln785_10_fu_2626_p2 = (deleted_zeros_4_fu_2617_p3 ^ 1'd1);

assign xor_ln785_11_fu_2315_p2 = (p_Result_22_reg_3289 ^ 1'd1);

assign xor_ln785_12_fu_2705_p2 = (deleted_zeros_5_fu_2696_p3 ^ 1'd1);

assign xor_ln785_13_fu_2494_p2 = (p_Result_25_reg_3364 ^ 1'd1);

assign xor_ln785_14_fu_2784_p2 = (deleted_zeros_6_fu_2775_p3 ^ 1'd1);

assign xor_ln785_15_fu_2795_p2 = (p_Result_28_reg_3394 ^ 1'd1);

assign xor_ln785_1_fu_480_p2 = (p_Result_10_fu_458_p3 ^ 1'd1);

assign xor_ln785_2_fu_787_p2 = (deleted_zeros_fu_760_p3 ^ 1'd1);

assign xor_ln785_3_fu_1470_p2 = (deleted_zeros_1_fu_1461_p3 ^ 1'd1);

assign xor_ln785_4_fu_1481_p2 = (p_Result_5_reg_3102 ^ 1'd1);

assign xor_ln785_5_fu_967_p2 = (deleted_zeros_2_fu_940_p3 ^ 1'd1);

assign xor_ln785_6_fu_1667_p2 = (deleted_zeros_3_fu_1626_p3 ^ 1'd1);

assign xor_ln785_7_fu_1679_p2 = (p_Result_13_reg_3149 ^ 1'd1);

assign xor_ln785_8_fu_1943_p2 = (p_Result_18_fu_1900_p3 ^ 1'd1);

assign xor_ln785_9_fu_2069_p2 = (p_Result_20_fu_2026_p3 ^ 1'd1);

assign xor_ln785_fu_421_p2 = (p_Result_2_fu_381_p3 ^ 1'd1);

assign xor_ln786_1_fu_1497_p2 = (or_ln786_2_fu_1492_p2 ^ 1'd1);

assign xor_ln786_2_fu_996_p2 = (or_ln786_4_fu_990_p2 ^ 1'd1);

assign xor_ln786_3_fu_1702_p2 = (or_ln786_5_fu_1696_p2 ^ 1'd1);

assign xor_ln786_4_fu_1778_p2 = (p_Result_17_fu_1770_p3 ^ 1'd1);

assign xor_ln786_5_fu_1955_p2 = (p_Result_19_fu_1913_p3 ^ 1'd1);

assign xor_ln786_6_fu_2081_p2 = (p_Result_21_fu_2039_p3 ^ 1'd1);

assign xor_ln786_7_fu_2647_p2 = (or_ln786_8_fu_2642_p2 ^ 1'd1);

assign xor_ln786_8_fu_2726_p2 = (or_ln786_9_fu_2721_p2 ^ 1'd1);

assign xor_ln786_9_fu_2811_p2 = (or_ln786_10_fu_2806_p2 ^ 1'd1);

assign xor_ln786_fu_816_p2 = (or_ln786_1_fu_810_p2 ^ 1'd1);

assign y0_V_fu_1824_p3 = ((or_ln340_12_fu_1802_p2[0:0] === 1'b1) ? select_ln340_10_fu_1808_p3 : select_ln388_4_fu_1816_p3);

assign y_V_fu_2155_p3 = ((or_ln340_16_fu_2137_p2[0:0] === 1'b1) ? select_ln340_14_fu_2142_p3 : select_ln388_6_fu_2149_p3);

assign zext_ln1118_1_fu_1066_p1 = shl_ln1118_4_i_fu_1059_p3;

assign zext_ln1118_fu_1055_p1 = shl_ln1118_3_i_fu_1048_p3;

assign zext_ln415_1_fu_688_p1 = and_ln414_fu_683_p2;

assign zext_ln415_2_fu_1317_p1 = and_ln700_fu_1311_p2;

assign zext_ln415_3_fu_1230_p1 = icmp_ln414_3_fu_1225_p2;

assign zext_ln415_4_fu_1573_p1 = and_ln700_1_fu_1568_p2;

assign zext_ln415_5_fu_2235_p1 = and_ln700_2_fu_2230_p2;

assign zext_ln415_6_fu_2414_p1 = and_ln700_3_fu_2409_p2;

assign zext_ln415_7_fu_2531_p1 = and_ln700_4_fu_2526_p2;

assign zext_ln415_fu_1115_p1 = icmp_ln414_fu_1109_p2;

assign zsquare_V_fu_2853_p3 = ((or_ln340_25_fu_2833_p2[0:0] === 1'b1) ? select_ln340_20_fu_2839_p3 : select_ln388_9_fu_2846_p3);

always @ (posedge ap_clk) begin
    r_V_7_reg_2926[14:0] <= 15'b000000000000000;
    sext_ln728_reg_2960[14:0] <= 15'b000000000000000;
    r_V_10_reg_2965[15:0] <= 16'b0000000000000000;
end

endmodule //Loop_out_proc28
