$comment
	File created using the following command:
		vcd file lab3.msim.vcd -direction
$end
$date
	Mon Oct 25 16:10:10 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module ASU_vlg_vec_tst $end
$var reg 1 ! Cin $end
$var reg 4 " X [3:0] $end
$var reg 4 # Y [3:0] $end
$var wire 1 $ Cout $end
$var wire 1 % neg $end
$var wire 1 & S [3] $end
$var wire 1 ' S [2] $end
$var wire 1 ( S [1] $end
$var wire 1 ) S [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 Cin~combout $end
$var wire 1 2 Add1|auto_generated|_~0_combout $end
$var wire 1 3 Add1|auto_generated|result_int[0]~1_cout $end
$var wire 1 4 Add1|auto_generated|result_int[1]~2_combout $end
$var wire 1 5 Add1|auto_generated|_~1_combout $end
$var wire 1 6 Add1|auto_generated|result_int[1]~3 $end
$var wire 1 7 Add1|auto_generated|result_int[2]~4_combout $end
$var wire 1 8 Add1|auto_generated|_~2_combout $end
$var wire 1 9 Add1|auto_generated|result_int[2]~5 $end
$var wire 1 : Add1|auto_generated|result_int[3]~6_combout $end
$var wire 1 ; Add1|auto_generated|_~3_combout $end
$var wire 1 < Add1|auto_generated|result_int[3]~7 $end
$var wire 1 = Add1|auto_generated|result_int[4]~8_combout $end
$var wire 1 > Add1|auto_generated|result_int[4]~9 $end
$var wire 1 ? Add1|auto_generated|result_int[5]~10_combout $end
$var wire 1 @ Y~combout [3] $end
$var wire 1 A Y~combout [2] $end
$var wire 1 B Y~combout [1] $end
$var wire 1 C Y~combout [0] $end
$var wire 1 D X~combout [3] $end
$var wire 1 E X~combout [2] $end
$var wire 1 F X~combout [1] $end
$var wire 1 G X~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b101 "
b1010 #
0$
0%
1)
1(
1'
1&
x*
0+
1,
x-
1.
1/
10
01
02
03
14
15
16
17
08
09
1:
1;
1<
1=
0>
0?
0C
1B
0A
1@
1G
0F
1E
0D
$end
#510000
1!
11
0*
1?
0;
18
05
13
12
1%
0=
0<
0:
07
06
1$
1=
17
0&
0'
0(
1&
1(
#1000000
