Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Mar  9 23:12:56 2022
| Host         : DESKTOP-C406UL4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: medclock/M_ctr_q_reg[20]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.708        0.000                      0                   69        0.168        0.000                      0                   69        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.708        0.000                      0                   69        0.168        0.000                      0                   69        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 medclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.614     5.198    medclock/CLK
    SLICE_X61Y68         FDRE                                         r  medclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  medclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.134    medclock/M_ctr_q_reg_n_0_[1]
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.808 r  medclock/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.808    medclock/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  medclock/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.922    medclock/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  medclock/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.036    medclock/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  medclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    medclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  medclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    medclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.487 r  medclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.487    medclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X61Y73         FDRE                                         r  medclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.493    14.897    medclock/CLK
    SLICE_X61Y73         FDRE                                         r  medclock/M_ctr_q_reg[20]/C
                         clock pessimism              0.272    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X61Y73         FDRE (Setup_fdre_C_D)        0.062    15.196    medclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 medclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.614     5.198    medclock/CLK
    SLICE_X61Y68         FDRE                                         r  medclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  medclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.134    medclock/M_ctr_q_reg_n_0_[1]
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.808 r  medclock/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.808    medclock/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  medclock/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.922    medclock/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  medclock/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.036    medclock/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  medclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    medclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.484 r  medclock/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.484    medclock/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.494    14.898    medclock/CLK
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X61Y72         FDRE (Setup_fdre_C_D)        0.062    15.197    medclock/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 medclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.614     5.198    medclock/CLK
    SLICE_X61Y68         FDRE                                         r  medclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  medclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.134    medclock/M_ctr_q_reg_n_0_[1]
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.808 r  medclock/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.808    medclock/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  medclock/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.922    medclock/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  medclock/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.036    medclock/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  medclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    medclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.463 r  medclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.463    medclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.494    14.898    medclock/CLK
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[19]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X61Y72         FDRE (Setup_fdre_C_D)        0.062    15.197    medclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.456ns (26.326%)  route 1.276ns (73.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.614     5.198    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.456     5.654 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          1.276     6.930    medclock/Q[0]
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.494    14.898    medclock/CLK
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[16]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X61Y72         FDRE (Setup_fdre_C_R)       -0.429    14.692    medclock/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.456ns (26.326%)  route 1.276ns (73.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.614     5.198    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.456     5.654 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          1.276     6.930    medclock/Q[0]
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.494    14.898    medclock/CLK
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[17]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X61Y72         FDRE (Setup_fdre_C_R)       -0.429    14.692    medclock/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.456ns (26.326%)  route 1.276ns (73.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.614     5.198    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.456     5.654 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          1.276     6.930    medclock/Q[0]
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.494    14.898    medclock/CLK
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[18]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X61Y72         FDRE (Setup_fdre_C_R)       -0.429    14.692    medclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.762ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.456ns (26.326%)  route 1.276ns (73.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.614     5.198    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.456     5.654 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          1.276     6.930    medclock/Q[0]
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.494    14.898    medclock/CLK
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[19]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X61Y72         FDRE (Setup_fdre_C_R)       -0.429    14.692    medclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  7.762    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 medclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.614     5.198    medclock/CLK
    SLICE_X61Y68         FDRE                                         r  medclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  medclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.134    medclock/M_ctr_q_reg_n_0_[1]
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.808 r  medclock/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.808    medclock/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  medclock/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.922    medclock/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  medclock/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.036    medclock/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  medclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    medclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.389 r  medclock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.389    medclock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.494    14.898    medclock/CLK
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[18]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X61Y72         FDRE (Setup_fdre_C_D)        0.062    15.197    medclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 segment_counter/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_counter/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.578ns (72.249%)  route 0.606ns (27.751%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.615     5.199    segment_counter/CLK
    SLICE_X62Y68         FDRE                                         r  segment_counter/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  segment_counter/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.606     6.261    segment_counter/M_ctr_q_reg_n_0_[1]
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.935 r  segment_counter/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.935    segment_counter/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  segment_counter/M_ctr_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.049    segment_counter/M_ctr_q_reg[4]_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.383 r  segment_counter/M_ctr_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.383    segment_counter/M_ctr_q_reg[8]_i_1_n_6
    SLICE_X62Y70         FDRE                                         r  segment_counter/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.498    14.902    segment_counter/CLK
    SLICE_X62Y70         FDRE                                         r  segment_counter/M_ctr_q_reg[9]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X62Y70         FDRE (Setup_fdre_C_D)        0.062    15.201    segment_counter/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 medclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.198ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.614     5.198    medclock/CLK
    SLICE_X61Y68         FDRE                                         r  medclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  medclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.134    medclock/M_ctr_q_reg_n_0_[1]
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.808 r  medclock/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.808    medclock/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.922 r  medclock/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.922    medclock/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  medclock/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.036    medclock/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  medclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    medclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.373 r  medclock/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.373    medclock/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.494    14.898    medclock/CLK
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[16]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X61Y72         FDRE (Setup_fdre_C_D)        0.062    15.197    medclock/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.373    
  -------------------------------------------------------------------
                         slack                                  7.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.586     1.530    reset_cond/CLK
    SLICE_X63Y68         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDSE (Prop_fdse_C_Q)         0.141     1.671 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.110     1.781    reset_cond/M_stage_d[2]
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.853     2.043    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X63Y69         FDSE (Hold_fdse_C_D)         0.070     1.613    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.582     1.526    medclock/CLK
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  medclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.775    medclock/M_ctr_q_reg_n_0_[19]
    SLICE_X61Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  medclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    medclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.849     2.038    medclock/CLK
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X61Y72         FDRE (Hold_fdre_C_D)         0.105     1.631    medclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.583     1.527    medclock/CLK
    SLICE_X61Y70         FDRE                                         r  medclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  medclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.776    medclock/M_ctr_q_reg_n_0_[11]
    SLICE_X61Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.884 r  medclock/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.884    medclock/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X61Y70         FDRE                                         r  medclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.850     2.040    medclock/CLK
    SLICE_X61Y70         FDRE                                         r  medclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.105     1.632    medclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.582     1.526    medclock/CLK
    SLICE_X61Y71         FDRE                                         r  medclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  medclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.775    medclock/M_ctr_q_reg_n_0_[15]
    SLICE_X61Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  medclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    medclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X61Y71         FDRE                                         r  medclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.850     2.039    medclock/CLK
    SLICE_X61Y71         FDRE                                         r  medclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.105     1.631    medclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.529    medclock/CLK
    SLICE_X61Y68         FDRE                                         r  medclock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  medclock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.778    medclock/M_ctr_q_reg_n_0_[3]
    SLICE_X61Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  medclock/M_ctr_q_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.886    medclock/M_ctr_q_reg[0]_i_1__0_n_4
    SLICE_X61Y68         FDRE                                         r  medclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.853     2.042    medclock/CLK
    SLICE_X61Y68         FDRE                                         r  medclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X61Y68         FDRE (Hold_fdre_C_D)         0.105     1.634    medclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.528    medclock/CLK
    SLICE_X61Y69         FDRE                                         r  medclock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  medclock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.777    medclock/M_ctr_q_reg_n_0_[7]
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.885 r  medclock/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.885    medclock/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X61Y69         FDRE                                         r  medclock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.851     2.041    medclock/CLK
    SLICE_X61Y69         FDRE                                         r  medclock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.105     1.633    medclock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.582     1.526    medclock/CLK
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  medclock/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.772    medclock/M_ctr_q_reg_n_0_[16]
    SLICE_X61Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  medclock/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    medclock/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.849     2.038    medclock/CLK
    SLICE_X61Y72         FDRE                                         r  medclock/M_ctr_q_reg[16]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X61Y72         FDRE (Hold_fdre_C_D)         0.105     1.631    medclock/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.528    medclock/CLK
    SLICE_X61Y69         FDRE                                         r  medclock/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  medclock/M_ctr_q_reg[4]/Q
                         net (fo=1, routed)           0.105     1.774    medclock/M_ctr_q_reg_n_0_[4]
    SLICE_X61Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.889 r  medclock/M_ctr_q_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.889    medclock/M_ctr_q_reg[4]_i_1__0_n_7
    SLICE_X61Y69         FDRE                                         r  medclock/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.851     2.041    medclock/CLK
    SLICE_X61Y69         FDRE                                         r  medclock/M_ctr_q_reg[4]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.105     1.633    medclock/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.583     1.527    medclock/CLK
    SLICE_X61Y70         FDRE                                         r  medclock/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  medclock/M_ctr_q_reg[8]/Q
                         net (fo=1, routed)           0.105     1.773    medclock/M_ctr_q_reg_n_0_[8]
    SLICE_X61Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.888 r  medclock/M_ctr_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.888    medclock/M_ctr_q_reg[8]_i_1__0_n_7
    SLICE_X61Y70         FDRE                                         r  medclock/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.850     2.040    medclock/CLK
    SLICE_X61Y70         FDRE                                         r  medclock/M_ctr_q_reg[8]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X61Y70         FDRE (Hold_fdre_C_D)         0.105     1.632    medclock/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.582     1.526    medclock/CLK
    SLICE_X61Y71         FDRE                                         r  medclock/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  medclock/M_ctr_q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.772    medclock/M_ctr_q_reg_n_0_[12]
    SLICE_X61Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.887 r  medclock/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    medclock/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X61Y71         FDRE                                         r  medclock/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.850     2.039    medclock/CLK
    SLICE_X61Y71         FDRE                                         r  medclock/M_ctr_q_reg[12]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.105     1.631    medclock/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y68   medclock/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70   medclock/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70   medclock/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y71   medclock/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y71   medclock/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y71   medclock/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y71   medclock/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y72   medclock/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y72   medclock/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68   medclock/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68   medclock/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   medclock/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   medclock/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   medclock/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   medclock/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   medclock/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   medclock/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   medclock/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   medclock/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68   medclock/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68   medclock/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   medclock/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   medclock/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   medclock/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y70   medclock/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   medclock/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   medclock/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   medclock/M_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   medclock/M_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.036ns  (logic 6.654ns (30.198%)  route 15.381ns (69.802%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=15, routed)          1.981     3.468    reg_a/io_led_OBUF[14]_inst_i_1_0[0]
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  reg_a/M_register_q[9]_i_2/O
                         net (fo=6, routed)           0.716     4.308    reg_a/M_register_q[9]_i_2_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.432 r  reg_a/M_register_q[14]_i_2/O
                         net (fo=9, routed)           1.396     5.828    reg_a/M_register_q[14]_i_2_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.152     5.980 r  reg_a/M_register_q[13]_i_1/O
                         net (fo=9, routed)           1.464     7.445    reg_a/M_register_q[13]_i_1_n_0
    SLICE_X62Y76         LUT4 (Prop_lut4_I0_O)        0.376     7.821 r  reg_a/io_led_OBUF[9]_inst_i_6/O
                         net (fo=4, routed)           1.147     8.968    reg_a/io_led_OBUF[9]_inst_i_6_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I3_O)        0.332     9.300 r  reg_a/io_led_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.815    10.115    reg_a/io_led_OBUF[7]_inst_i_5_n_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.239 r  reg_a/io_led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.870    11.110    reg_a/io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    11.234 r  reg_a/io_led_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.845    12.079    reg_a/io_led_OBUF[7]
    SLICE_X63Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.203 r  reg_a/io_seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.810    13.012    reg_a/io_seg_OBUF[1]_inst_i_2_n_0
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124    13.136 r  reg_a/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.335    18.472    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    22.036 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.036    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.855ns  (logic 6.658ns (30.464%)  route 15.197ns (69.536%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=15, routed)          1.981     3.468    reg_a/io_led_OBUF[14]_inst_i_1_0[0]
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  reg_a/M_register_q[9]_i_2/O
                         net (fo=6, routed)           0.716     4.308    reg_a/M_register_q[9]_i_2_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.432 r  reg_a/M_register_q[14]_i_2/O
                         net (fo=9, routed)           1.396     5.828    reg_a/M_register_q[14]_i_2_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.152     5.980 r  reg_a/M_register_q[13]_i_1/O
                         net (fo=9, routed)           1.464     7.445    reg_a/M_register_q[13]_i_1_n_0
    SLICE_X62Y76         LUT4 (Prop_lut4_I0_O)        0.376     7.821 r  reg_a/io_led_OBUF[9]_inst_i_6/O
                         net (fo=4, routed)           1.147     8.968    reg_a/io_led_OBUF[9]_inst_i_6_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I3_O)        0.332     9.300 r  reg_a/io_led_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.815    10.115    reg_a/io_led_OBUF[7]_inst_i_5_n_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.239 r  reg_a/io_led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.870    11.110    reg_a/io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    11.234 r  reg_a/io_led_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.869    12.102    reg_a/io_led_OBUF[7]
    SLICE_X64Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.226 r  reg_a/io_seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.689    12.916    reg_a/io_seg_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y72         LUT4 (Prop_lut4_I0_O)        0.124    13.040 r  reg_a/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.248    18.287    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    21.855 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.855    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.770ns  (logic 6.661ns (30.598%)  route 15.109ns (69.402%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=15, routed)          1.981     3.468    reg_a/io_led_OBUF[14]_inst_i_1_0[0]
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  reg_a/M_register_q[9]_i_2/O
                         net (fo=6, routed)           0.716     4.308    reg_a/M_register_q[9]_i_2_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.432 r  reg_a/M_register_q[14]_i_2/O
                         net (fo=9, routed)           1.396     5.828    reg_a/M_register_q[14]_i_2_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.152     5.980 r  reg_a/M_register_q[13]_i_1/O
                         net (fo=9, routed)           1.464     7.445    reg_a/M_register_q[13]_i_1_n_0
    SLICE_X62Y76         LUT4 (Prop_lut4_I0_O)        0.376     7.821 r  reg_a/io_led_OBUF[9]_inst_i_6/O
                         net (fo=4, routed)           1.147     8.968    reg_a/io_led_OBUF[9]_inst_i_6_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I3_O)        0.332     9.300 r  reg_a/io_led_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.815    10.115    reg_a/io_led_OBUF[7]_inst_i_5_n_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.239 r  reg_a/io_led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.870    11.110    reg_a/io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    11.234 r  reg_a/io_led_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.856    12.089    reg_a/io_led_OBUF[7]
    SLICE_X65Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.213 r  reg_a/io_seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.819    13.032    reg_a/io_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X64Y71         LUT4 (Prop_lut4_I0_O)        0.124    13.156 r  reg_a/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.043    18.199    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    21.770 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.770    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.703ns  (logic 6.669ns (30.729%)  route 15.034ns (69.271%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=15, routed)          1.981     3.468    reg_a/io_led_OBUF[14]_inst_i_1_0[0]
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  reg_a/M_register_q[9]_i_2/O
                         net (fo=6, routed)           0.716     4.308    reg_a/M_register_q[9]_i_2_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.432 r  reg_a/M_register_q[14]_i_2/O
                         net (fo=9, routed)           1.396     5.828    reg_a/M_register_q[14]_i_2_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.152     5.980 r  reg_a/M_register_q[13]_i_1/O
                         net (fo=9, routed)           1.464     7.445    reg_a/M_register_q[13]_i_1_n_0
    SLICE_X62Y76         LUT4 (Prop_lut4_I0_O)        0.376     7.821 r  reg_a/io_led_OBUF[9]_inst_i_6/O
                         net (fo=4, routed)           1.147     8.968    reg_a/io_led_OBUF[9]_inst_i_6_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I3_O)        0.332     9.300 r  reg_a/io_led_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.815    10.115    reg_a/io_led_OBUF[7]_inst_i_5_n_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.239 r  reg_a/io_led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.870    11.110    reg_a/io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    11.234 r  reg_a/io_led_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.680    11.914    reg_a/io_led_OBUF[7]
    SLICE_X63Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.038 r  reg_a/io_seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.645    12.683    reg_a/io_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X63Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.807 r  reg_a/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.317    18.124    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    21.703 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.703    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.683ns  (logic 6.658ns (30.708%)  route 15.024ns (69.292%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=15, routed)          1.981     3.468    reg_a/io_led_OBUF[14]_inst_i_1_0[0]
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  reg_a/M_register_q[9]_i_2/O
                         net (fo=6, routed)           0.716     4.308    reg_a/M_register_q[9]_i_2_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.432 r  reg_a/M_register_q[14]_i_2/O
                         net (fo=9, routed)           1.396     5.828    reg_a/M_register_q[14]_i_2_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.152     5.980 r  reg_a/M_register_q[13]_i_1/O
                         net (fo=9, routed)           1.464     7.445    reg_a/M_register_q[13]_i_1_n_0
    SLICE_X62Y76         LUT4 (Prop_lut4_I0_O)        0.376     7.821 r  reg_a/io_led_OBUF[9]_inst_i_6/O
                         net (fo=4, routed)           1.147     8.968    reg_a/io_led_OBUF[9]_inst_i_6_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I3_O)        0.332     9.300 r  reg_a/io_led_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.815    10.115    reg_a/io_led_OBUF[7]_inst_i_5_n_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.239 r  reg_a/io_led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.870    11.110    reg_a/io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    11.234 r  reg_a/io_led_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.847    12.081    reg_a/io_led_OBUF[7]
    SLICE_X62Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.205 r  reg_a/io_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.853    13.057    reg_a/io_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124    13.181 r  reg_a/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.933    18.115    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    21.683 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.683    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.599ns  (logic 6.659ns (30.830%)  route 14.940ns (69.170%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=15, routed)          1.981     3.468    reg_a/io_led_OBUF[14]_inst_i_1_0[0]
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  reg_a/M_register_q[9]_i_2/O
                         net (fo=6, routed)           0.716     4.308    reg_a/M_register_q[9]_i_2_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.432 r  reg_a/M_register_q[14]_i_2/O
                         net (fo=9, routed)           1.396     5.828    reg_a/M_register_q[14]_i_2_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.152     5.980 r  reg_a/M_register_q[13]_i_1/O
                         net (fo=9, routed)           1.464     7.445    reg_a/M_register_q[13]_i_1_n_0
    SLICE_X62Y76         LUT4 (Prop_lut4_I0_O)        0.376     7.821 r  reg_a/io_led_OBUF[9]_inst_i_6/O
                         net (fo=4, routed)           1.147     8.968    reg_a/io_led_OBUF[9]_inst_i_6_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I3_O)        0.332     9.300 r  reg_a/io_led_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.815    10.115    reg_a/io_led_OBUF[7]_inst_i_5_n_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.239 r  reg_a/io_led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.870    11.110    reg_a/io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    11.234 r  reg_a/io_led_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.452    11.685    reg_a/io_led_OBUF[7]
    SLICE_X65Y72         LUT6 (Prop_lut6_I3_O)        0.124    11.809 r  reg_a/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.645    12.455    reg_a/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.579 r  reg_a/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.452    18.030    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    21.599 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.599    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.340ns  (logic 6.669ns (31.251%)  route 14.671ns (68.749%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=15, routed)          1.981     3.468    reg_a/io_led_OBUF[14]_inst_i_1_0[0]
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  reg_a/M_register_q[9]_i_2/O
                         net (fo=6, routed)           0.716     4.308    reg_a/M_register_q[9]_i_2_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.432 r  reg_a/M_register_q[14]_i_2/O
                         net (fo=9, routed)           1.396     5.828    reg_a/M_register_q[14]_i_2_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.152     5.980 f  reg_a/M_register_q[13]_i_1/O
                         net (fo=9, routed)           1.464     7.445    reg_a/M_register_q[13]_i_1_n_0
    SLICE_X62Y76         LUT4 (Prop_lut4_I0_O)        0.376     7.821 f  reg_a/io_led_OBUF[9]_inst_i_6/O
                         net (fo=4, routed)           1.147     8.968    reg_a/io_led_OBUF[9]_inst_i_6_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I3_O)        0.332     9.300 f  reg_a/io_led_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.815    10.115    reg_a/io_led_OBUF[7]_inst_i_5_n_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.239 f  reg_a/io_led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.870    11.110    reg_a/io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    11.234 f  reg_a/io_led_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.682    11.915    reg_a/io_led_OBUF[7]
    SLICE_X62Y72         LUT6 (Prop_lut6_I3_O)        0.124    12.039 r  reg_a/io_seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.574    12.614    reg_a/io_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X62Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.738 r  reg_a/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.024    17.762    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    21.340 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.340    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.766ns  (logic 6.384ns (38.076%)  route 10.382ns (61.924%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=15, routed)          1.981     3.468    reg_a/io_led_OBUF[14]_inst_i_1_0[0]
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  reg_a/M_register_q[9]_i_2/O
                         net (fo=6, routed)           0.716     4.308    reg_a/M_register_q[9]_i_2_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.432 r  reg_a/M_register_q[14]_i_2/O
                         net (fo=9, routed)           1.396     5.828    reg_a/M_register_q[14]_i_2_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.152     5.980 r  reg_a/M_register_q[13]_i_1/O
                         net (fo=9, routed)           1.464     7.445    reg_a/M_register_q[13]_i_1_n_0
    SLICE_X62Y76         LUT4 (Prop_lut4_I0_O)        0.376     7.821 r  reg_a/io_led_OBUF[9]_inst_i_6/O
                         net (fo=4, routed)           1.147     8.968    reg_a/io_led_OBUF[9]_inst_i_6_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I3_O)        0.332     9.300 r  reg_a/io_led_OBUF[7]_inst_i_5/O
                         net (fo=2, routed)           0.815    10.115    reg_a/io_led_OBUF[7]_inst_i_5_n_0
    SLICE_X63Y73         LUT6 (Prop_lut6_I5_O)        0.124    10.239 r  reg_a/io_led_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.870    11.110    reg_a/io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I0_O)        0.124    11.234 r  reg_a/io_led_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.991    13.225    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542    16.766 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.766    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.335ns  (logic 6.149ns (37.641%)  route 10.187ns (62.359%))
  Logic Levels:           9  (IBUF=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=15, routed)          1.981     3.468    reg_a/io_led_OBUF[14]_inst_i_1_0[0]
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  reg_a/M_register_q[9]_i_2/O
                         net (fo=6, routed)           0.716     4.308    reg_a/M_register_q[9]_i_2_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.432 r  reg_a/M_register_q[14]_i_2/O
                         net (fo=9, routed)           1.008     5.440    reg_a/M_register_q[14]_i_2_n_0
    SLICE_X60Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.564 r  reg_a/M_register_q[14]_i_1/O
                         net (fo=11, routed)          1.520     7.084    reg_a/M_register_q[14]_i_1_n_0
    SLICE_X59Y73         LUT5 (Prop_lut5_I0_O)        0.152     7.236 r  reg_a/io_led_OBUF[12]_inst_i_5/O
                         net (fo=3, routed)           0.996     8.232    reg_a/io_led_OBUF[12]_inst_i_5_n_0
    SLICE_X59Y75         LUT5 (Prop_lut5_I0_O)        0.332     8.564 r  reg_a/io_led_OBUF[11]_inst_i_5/O
                         net (fo=2, routed)           0.799     9.363    reg_a/io_led_OBUF[11]_inst_i_5_n_0
    SLICE_X60Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.487 r  reg_a/io_led_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.858    10.345    reg_a/io_led_OBUF[11]_inst_i_3_n_0
    SLICE_X60Y75         LUT5 (Prop_lut5_I4_O)        0.124    10.469 r  reg_a/io_led_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           2.308    12.777    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    16.335 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.335    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.223ns  (logic 6.154ns (37.937%)  route 10.068ns (62.063%))
  Logic Levels:           9  (IBUF=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[16]_inst/O
                         net (fo=15, routed)          1.981     3.468    reg_a/io_led_OBUF[14]_inst_i_1_0[0]
    SLICE_X65Y74         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  reg_a/M_register_q[9]_i_2/O
                         net (fo=6, routed)           0.716     4.308    reg_a/M_register_q[9]_i_2_n_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.124     4.432 r  reg_a/M_register_q[14]_i_2/O
                         net (fo=9, routed)           1.396     5.828    reg_a/M_register_q[14]_i_2_n_0
    SLICE_X60Y76         LUT5 (Prop_lut5_I0_O)        0.152     5.980 r  reg_a/M_register_q[13]_i_1/O
                         net (fo=9, routed)           1.464     7.445    reg_a/M_register_q[13]_i_1_n_0
    SLICE_X62Y76         LUT5 (Prop_lut5_I2_O)        0.348     7.793 r  reg_a/io_led_OBUF[2]_inst_i_5/O
                         net (fo=4, routed)           0.595     8.387    reg_a/io_led_OBUF[2]_inst_i_5_n_0
    SLICE_X63Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.511 r  reg_a/io_led_OBUF[5]_inst_i_5/O
                         net (fo=2, routed)           0.770     9.281    reg_a/io_led_OBUF[5]_inst_i_5_n_0
    SLICE_X62Y72         LUT6 (Prop_lut6_I1_O)        0.124     9.405 r  reg_a/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.670    10.075    reg_a/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y72         LUT5 (Prop_lut5_I4_O)        0.124    10.199 r  reg_a/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           2.475    12.675    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    16.223 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.223    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_a/M_register_q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[6]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_a/M_register_q_reg[6]/Q
                         net (fo=5, routed)           0.087     0.228    reg_a/M_reg_a_out[6]
    SLICE_X64Y75         LUT6 (Prop_lut6_I2_O)        0.045     0.273 r  reg_a/M_register_q[9]_i_1/O
                         net (fo=8, routed)           0.000     0.273    reg_a/M_register_q[9]_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  reg_a/M_register_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[5]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_a/M_register_q_reg[5]/Q
                         net (fo=6, routed)           0.120     0.261    reg_a/M_reg_a_out[5]
    SLICE_X64Y75         LUT4 (Prop_lut4_I1_O)        0.045     0.306 r  reg_a/M_register_q[7]_i_1/O
                         net (fo=9, routed)           0.000     0.306    reg_a/M_register_q[7]_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  reg_a/M_register_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[10]/C
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_a/M_register_q_reg[10]/Q
                         net (fo=9, routed)           0.121     0.262    reg_a/M_reg_a_out[10]
    SLICE_X60Y76         LUT3 (Prop_lut3_I1_O)        0.048     0.310 r  reg_a/M_register_q[11]_i_1/O
                         net (fo=5, routed)           0.000     0.310    reg_a/M_register_q[11]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  reg_a/M_register_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[1]/C
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  reg_a/M_register_q_reg[1]/Q
                         net (fo=7, routed)           0.128     0.292    reg_a/M_reg_a_out[1]
    SLICE_X65Y74         LUT4 (Prop_lut4_I2_O)        0.048     0.340 r  reg_a/M_register_q[2]_i_1/O
                         net (fo=9, routed)           0.000     0.340    reg_a/M_register_q[2]_i_1_n_0
    SLICE_X65Y74         FDRE                                         r  reg_a/M_register_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[5]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_a/M_register_q_reg[5]/Q
                         net (fo=6, routed)           0.189     0.330    reg_a/M_reg_a_out[5]
    SLICE_X65Y75         LUT2 (Prop_lut2_I1_O)        0.042     0.372 r  reg_a/M_register_q[5]_i_1/O
                         net (fo=9, routed)           0.000     0.372    reg_a/M_register_q[5]_i_1_n_0
    SLICE_X65Y75         FDRE                                         r  reg_a/M_register_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.207ns (49.813%)  route 0.209ns (50.187%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[1]/C
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  reg_a/M_register_q_reg[1]/Q
                         net (fo=7, routed)           0.209     0.373    reg_a/M_reg_a_out[1]
    SLICE_X64Y74         LUT3 (Prop_lut3_I2_O)        0.043     0.416 r  reg_a/M_register_q[1]_i_1/O
                         net (fo=9, routed)           0.000     0.416    reg_a/M_register_q[1]_i_1_n_0
    SLICE_X64Y74         FDRE                                         r  reg_a/M_register_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.189ns (41.120%)  route 0.271ns (58.880%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[5]/C
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_a/M_register_q_reg[5]/Q
                         net (fo=6, routed)           0.120     0.261    reg_a/M_reg_a_out[5]
    SLICE_X64Y75         LUT5 (Prop_lut5_I1_O)        0.048     0.309 r  reg_a/M_register_q[8]_i_1/O
                         net (fo=7, routed)           0.150     0.460    reg_a/M_register_q[8]_i_1_n_0
    SLICE_X64Y75         FDRE                                         r  reg_a/M_register_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.189ns (40.509%)  route 0.278ns (59.491%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[10]/C
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_a/M_register_q_reg[10]/Q
                         net (fo=9, routed)           0.125     0.266    reg_a/M_reg_a_out[10]
    SLICE_X60Y76         LUT5 (Prop_lut5_I1_O)        0.048     0.314 r  reg_a/M_register_q[13]_i_1/O
                         net (fo=9, routed)           0.152     0.467    reg_a/M_register_q[13]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  reg_a/M_register_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.209ns (39.093%)  route 0.326ns (60.907%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[1]/C
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  reg_a/M_register_q_reg[1]/Q
                         net (fo=7, routed)           0.128     0.292    reg_a/M_reg_a_out[1]
    SLICE_X65Y74         LUT5 (Prop_lut5_I2_O)        0.045     0.337 r  reg_a/M_register_q[3]_i_1/O
                         net (fo=9, routed)           0.198     0.535    reg_a/M_register_q[3]_i_1_n_0
    SLICE_X65Y74         FDRE                                         r  reg_a/M_register_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.209ns (34.973%)  route 0.389ns (65.027%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y76         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[13]/C
    SLICE_X60Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  reg_a/M_register_q_reg[13]/Q
                         net (fo=4, routed)           0.137     0.301    reg_a/M_reg_a_out[13]
    SLICE_X60Y76         LUT6 (Prop_lut6_I4_O)        0.045     0.346 r  reg_a/M_register_q[14]_i_1/O
                         net (fo=11, routed)          0.251     0.598    reg_a/M_register_q[14]_i_1_n_0
    SLICE_X60Y76         FDRE                                         r  reg_a/M_register_q_reg[14]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.642ns  (logic 4.272ns (36.693%)  route 7.370ns (63.307%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.613     5.197    segment_counter/CLK
    SLICE_X62Y70         FDRE                                         r  segment_counter/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  segment_counter/M_ctr_q_reg[10]/Q
                         net (fo=33, routed)          1.241     6.894    reg_a/M_segment_counter_value[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I4_O)        0.124     7.018 r  reg_a/io_seg_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.881     7.899    reg_a/io_seg_OBUF[0]_inst_i_5_n_0
    SLICE_X64Y72         LUT4 (Prop_lut4_I3_O)        0.124     8.023 r  reg_a/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.248    13.271    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    16.839 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.839    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.610ns  (logic 4.273ns (36.800%)  route 7.338ns (63.200%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.613     5.197    segment_counter/CLK
    SLICE_X62Y70         FDRE                                         r  segment_counter/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  segment_counter/M_ctr_q_reg[10]/Q
                         net (fo=33, routed)          1.241     6.894    reg_a/M_segment_counter_value[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.018 r  reg_a/io_seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.645     7.663    reg_a/io_seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y71         LUT4 (Prop_lut4_I0_O)        0.124     7.787 r  reg_a/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.452    13.239    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    16.807 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.807    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.376ns  (logic 4.275ns (37.577%)  route 7.102ns (62.423%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.613     5.197    segment_counter/CLK
    SLICE_X62Y70         FDRE                                         r  segment_counter/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  segment_counter/M_ctr_q_reg[10]/Q
                         net (fo=33, routed)          1.240     6.893    reg_a/M_segment_counter_value[0]
    SLICE_X65Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.017 r  reg_a/io_seg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.819     7.836    reg_a/io_seg_OBUF[5]_inst_i_2_n_0
    SLICE_X64Y71         LUT4 (Prop_lut4_I0_O)        0.124     7.960 r  reg_a/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.043    13.003    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    16.573 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.573    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.331ns  (logic 4.268ns (37.668%)  route 7.063ns (62.332%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.613     5.197    segment_counter/CLK
    SLICE_X62Y70         FDRE                                         r  segment_counter/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  segment_counter/M_ctr_q_reg[11]/Q
                         net (fo=33, routed)          0.918     6.571    reg_a/M_segment_counter_value[1]
    SLICE_X63Y72         LUT6 (Prop_lut6_I4_O)        0.124     6.695 r  reg_a/io_seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.810     7.504    reg_a/io_seg_OBUF[1]_inst_i_2_n_0
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124     7.628 r  reg_a/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.335    12.964    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    16.528 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.528    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.299ns  (logic 4.283ns (37.904%)  route 7.016ns (62.096%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.613     5.197    segment_counter/CLK
    SLICE_X62Y70         FDRE                                         r  segment_counter/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  segment_counter/M_ctr_q_reg[10]/Q
                         net (fo=33, routed)          1.077     6.730    reg_a/M_segment_counter_value[0]
    SLICE_X62Y71         LUT6 (Prop_lut6_I5_O)        0.124     6.854 r  reg_a/io_seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.622     7.476    reg_a/io_seg_OBUF[3]_inst_i_4_n_0
    SLICE_X63Y71         LUT4 (Prop_lut4_I2_O)        0.124     7.600 r  reg_a/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.317    12.917    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    16.496 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.496    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.111ns  (logic 4.283ns (38.543%)  route 6.829ns (61.457%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.613     5.197    segment_counter/CLK
    SLICE_X62Y70         FDRE                                         r  segment_counter/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  segment_counter/M_ctr_q_reg[10]/Q
                         net (fo=33, routed)          1.231     6.884    reg_a/M_segment_counter_value[0]
    SLICE_X62Y72         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  reg_a/io_seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.574     7.582    reg_a/io_seg_OBUF[4]_inst_i_2_n_0
    SLICE_X62Y71         LUT4 (Prop_lut4_I0_O)        0.124     7.706 r  reg_a/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.024    12.730    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    16.308 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.308    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.981ns  (logic 4.272ns (38.904%)  route 6.709ns (61.096%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.613     5.197    segment_counter/CLK
    SLICE_X62Y70         FDRE                                         r  segment_counter/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  segment_counter/M_ctr_q_reg[11]/Q
                         net (fo=33, routed)          0.923     6.576    reg_a/M_segment_counter_value[1]
    SLICE_X62Y72         LUT6 (Prop_lut6_I4_O)        0.124     6.700 r  reg_a/io_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.853     7.553    reg_a/io_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124     7.677 r  reg_a/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.933    12.610    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    16.178 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.178    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.548ns  (logic 4.156ns (39.400%)  route 6.392ns (60.600%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.613     5.197    segment_counter/CLK
    SLICE_X62Y70         FDRE                                         r  segment_counter/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  segment_counter/M_ctr_q_reg[11]/Q
                         net (fo=33, routed)          1.168     6.821    segment_counter/M_segment_counter_value[1]
    SLICE_X58Y66         LUT2 (Prop_lut2_I0_O)        0.124     6.945 r  segment_counter/io_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.225    12.169    io_sel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.576    15.745 r  io_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.745    io_sel[1]
    R8                                                                r  io_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.502ns  (logic 4.390ns (41.800%)  route 6.112ns (58.200%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.613     5.197    segment_counter/CLK
    SLICE_X62Y70         FDRE                                         r  segment_counter/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  segment_counter/M_ctr_q_reg[11]/Q
                         net (fo=33, routed)          1.168     6.821    segment_counter/M_segment_counter_value[1]
    SLICE_X58Y66         LUT2 (Prop_lut2_I0_O)        0.150     6.971 r  segment_counter/io_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.944    11.915    io_sel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.784    15.699 r  io_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.699    io_sel[0]
    P8                                                                r  io_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.218ns  (logic 4.380ns (42.863%)  route 5.838ns (57.137%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.613     5.197    segment_counter/CLK
    SLICE_X62Y70         FDRE                                         r  segment_counter/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.456     5.653 f  segment_counter/M_ctr_q_reg[11]/Q
                         net (fo=33, routed)          1.156     6.809    segment_counter/M_segment_counter_value[1]
    SLICE_X58Y66         LUT2 (Prop_lut2_I0_O)        0.150     6.959 r  segment_counter/io_sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.682    11.641    io_sel_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         3.774    15.415 r  io_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.415    io_sel[3]
    P9                                                                r  io_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.141ns (27.934%)  route 0.364ns (72.066%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.529    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.364     2.034    reg_a/Q[0]
    SLICE_X60Y73         FDRE                                         r  reg_a/M_register_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[15]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.141ns (24.821%)  route 0.427ns (75.179%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.529    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.427     2.097    reg_a/Q[0]
    SLICE_X60Y74         FDRE                                         r  reg_a/M_register_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.141ns (22.184%)  route 0.495ns (77.816%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.529    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.495     2.164    reg_a/Q[0]
    SLICE_X64Y74         FDRE                                         r  reg_a/M_register_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.141ns (22.184%)  route 0.495ns (77.816%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.529    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.495     2.164    reg_a/Q[0]
    SLICE_X65Y74         FDRE                                         r  reg_a/M_register_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.141ns (22.184%)  route 0.495ns (77.816%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.529    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.495     2.164    reg_a/Q[0]
    SLICE_X65Y74         FDRE                                         r  reg_a/M_register_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.141ns (22.184%)  route 0.495ns (77.816%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.529    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.495     2.164    reg_a/Q[0]
    SLICE_X65Y74         FDRE                                         r  reg_a/M_register_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.141ns (19.797%)  route 0.571ns (80.203%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.529    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.571     2.241    reg_a/Q[0]
    SLICE_X61Y76         FDRE                                         r  reg_a/M_register_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[11]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.141ns (19.797%)  route 0.571ns (80.203%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.529    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.571     2.241    reg_a/Q[0]
    SLICE_X60Y76         FDRE                                         r  reg_a/M_register_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[12]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.141ns (19.797%)  route 0.571ns (80.203%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.529    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.571     2.241    reg_a/Q[0]
    SLICE_X60Y76         FDRE                                         r  reg_a/M_register_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[13]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.141ns (19.797%)  route 0.571ns (80.203%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.529    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=49, routed)          0.571     2.241    reg_a/Q[0]
    SLICE_X60Y76         FDRE                                         r  reg_a/M_register_q_reg[13]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.201ns  (logic 1.634ns (22.690%)  route 5.567ns (77.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.694     6.204    reset_cond/rst_n_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.328 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.873     7.201    reset_cond/M_reset_cond_in
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.498     4.902    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.201ns  (logic 1.634ns (22.690%)  route 5.567ns (77.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.694     6.204    reset_cond/rst_n_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.328 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.873     7.201    reset_cond/M_reset_cond_in
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.498     4.902    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.061ns  (logic 1.634ns (23.139%)  route 5.427ns (76.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.694     6.204    reset_cond/rst_n_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.328 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.733     7.061    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.499     4.903    reset_cond/CLK
    SLICE_X63Y68         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.061ns  (logic 1.634ns (23.139%)  route 5.427ns (76.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.694     6.204    reset_cond/rst_n_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.124     6.328 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.733     7.061    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.499     4.903    reset_cond/CLK
    SLICE_X63Y68         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.709ns  (logic 0.322ns (11.899%)  route 2.387ns (88.101%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.122     2.400    reset_cond/rst_n_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.445 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.265     2.709    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     2.044    reset_cond/CLK
    SLICE_X63Y68         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.709ns  (logic 0.322ns (11.899%)  route 2.387ns (88.101%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.122     2.400    reset_cond/rst_n_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.445 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.265     2.709    reset_cond/M_reset_cond_in
    SLICE_X63Y68         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.854     2.044    reset_cond/CLK
    SLICE_X63Y68         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.764ns  (logic 0.322ns (11.663%)  route 2.442ns (88.337%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.122     2.400    reset_cond/rst_n_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.445 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.320     2.764    reset_cond/M_reset_cond_in
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.853     2.043    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.764ns  (logic 0.322ns (11.663%)  route 2.442ns (88.337%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.122     2.400    reset_cond/rst_n_IBUF
    SLICE_X62Y62         LUT1 (Prop_lut1_I0_O)        0.045     2.445 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.320     2.764    reset_cond/M_reset_cond_in
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.853     2.043    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





