#--  Synopsys, Inc.
#--  Version I-2014.03LC 
#--  Project file C:\users\zane\documents\github\cram\cpld\run_options.txt
#--  Written on Sun May 24 23:37:51 2020


#project files
add_file -verilog "$LIB/cpld/lattice.v"
add_file -verilog "C:/ispLEVER_Classic2_0/ispcpld/generic/verilog/synplify/generic.v"
add_file -verilog "./c64ram.h"
add_file -verilog "./cram.v"



#implementation: "cpld"
impl -add cpld -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology mach
set_option -part M5LV-256
set_option -package ""
set_option -speed_grade ""
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "CRAM"

# mapper_options
set_option -frequency 1
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# Lattice ispMACH4000
set_option -maxfanin 20
set_option -RWCheckOnRam 1
set_option -maxterms 16
set_option -areadelay 0
set_option -disable_io_insertion 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./CRAM.edi"

#set log file 
set_option log_file "C:/users/zane/documents/github/cram/cpld/cram.srf" 
impl -active "cpld"
