{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614371992523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614371992524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 17:39:52 2021 " "Processing started: Fri Feb 26 17:39:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614371992524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614371992524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614371992524 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1614371995893 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pratica2.v(102) " "Verilog HDL information at pratica2.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1614371996092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica2.v 12 12 " "Found 12 design units, including 12 entities, in source file pratica2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica2 " "Found entity 1: pratica2" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614371996095 ""} { "Info" "ISGN_ENTITY_NAME" "2 CounterPC " "Found entity 2: CounterPC" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614371996095 ""} { "Info" "ISGN_ENTITY_NAME" "3 proc " "Found entity 3: proc" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614371996095 ""} { "Info" "ISGN_ENTITY_NAME" "4 RegUpcode " "Found entity 4: RegUpcode" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614371996095 ""} { "Info" "ISGN_ENTITY_NAME" "5 ControlUnit " "Found entity 5: ControlUnit" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614371996095 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALU " "Found entity 6: ALU" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614371996095 ""} { "Info" "ISGN_ENTITY_NAME" "7 Counter " "Found entity 7: Counter" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614371996095 ""} { "Info" "ISGN_ENTITY_NAME" "8 RegN " "Found entity 8: RegN" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614371996095 ""} { "Info" "ISGN_ENTITY_NAME" "9 Reg0 " "Found entity 9: Reg0" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614371996095 ""} { "Info" "ISGN_ENTITY_NAME" "10 Reg1 " "Found entity 10: Reg1" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614371996095 ""} { "Info" "ISGN_ENTITY_NAME" "11 Reg2 " "Found entity 11: Reg2" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614371996095 ""} { "Info" "ISGN_ENTITY_NAME" "12 RegIR " "Found entity 12: RegIR" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614371996095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614371996095 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "addsub.v " "Can't analyze file -- file addsub.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1614371996103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file romlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 romLPM " "Found entity 1: romLPM" {  } { { "romLPM.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/romLPM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614371996108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614371996108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romlpm2.v 1 1 " "Found 1 design units, including 1 entities, in source file romlpm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 romLPM2 " "Found entity 1: romLPM2" {  } { { "romLPM2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/romLPM2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614371996121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614371996121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica2 " "Elaborating entity \"pratica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614371996710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterPC CounterPC:PC " "Elaborating entity \"CounterPC\" for hierarchy \"CounterPC:PC\"" {  } { { "pratica2.v" "PC" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371996746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romLPM2 romLPM2:Memoria " "Elaborating entity \"romLPM2\" for hierarchy \"romLPM2:Memoria\"" {  } { { "pratica2.v" "Memoria" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371996774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romLPM2:Memoria\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romLPM2:Memoria\|altsyncram:altsyncram_component\"" {  } { { "romLPM2.v" "altsyncram_component" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/romLPM2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371997615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romLPM2:Memoria\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romLPM2:Memoria\|altsyncram:altsyncram_component\"" {  } { { "romLPM2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/romLPM2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614371997650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romLPM2:Memoria\|altsyncram:altsyncram_component " "Instantiated megafunction \"romLPM2:Memoria\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371997651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371997651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./romLPM.mif " "Parameter \"init_file\" = \"./romLPM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371997651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371997651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371997651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371997651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371997651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371997651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371997651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371997651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371997651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371997651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371997651 ""}  } { { "romLPM2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/romLPM2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614371997651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jt71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jt71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jt71 " "Found entity 1: altsyncram_jt71" {  } { { "db/altsyncram_jt71.tdf" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/db/altsyncram_jt71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614371997877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614371997877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jt71 romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated " "Elaborating entity \"altsyncram_jt71\" for hierarchy \"romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371997880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:processador " "Elaborating entity \"proc\" for hierarchy \"proc:processador\"" {  } { { "pratica2.v" "processador" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371998090 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN pratica2.v(104) " "Verilog HDL Always Construct warning at pratica2.v(104): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998093 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G_output pratica2.v(105) " "Verilog HDL Always Construct warning at pratica2.v(105): variable \"G_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998093 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0_output pratica2.v(106) " "Verilog HDL Always Construct warning at pratica2.v(106): variable \"R0_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998093 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1_output pratica2.v(107) " "Verilog HDL Always Construct warning at pratica2.v(107): variable \"R1_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998093 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2_output pratica2.v(108) " "Verilog HDL Always Construct warning at pratica2.v(108): variable \"R2_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998094 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3_output pratica2.v(109) " "Verilog HDL Always Construct warning at pratica2.v(109): variable \"R3_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998094 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4_output pratica2.v(110) " "Verilog HDL Always Construct warning at pratica2.v(110): variable \"R4_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998094 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5_output pratica2.v(111) " "Verilog HDL Always Construct warning at pratica2.v(111): variable \"R5_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998094 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6_output pratica2.v(112) " "Verilog HDL Always Construct warning at pratica2.v(112): variable \"R6_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998094 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7_output pratica2.v(113) " "Verilog HDL Always Construct warning at pratica2.v(113): variable \"R7_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998094 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(103) " "Verilog HDL Case Statement warning at pratica2.v(103): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 103 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1614371998094 "|pratica2|proc:processador"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pratica2.v(103) " "Verilog HDL Case Statement information at pratica2.v(103): all case item expressions in this case statement are onehot" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 103 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1614371998095 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusWires pratica2.v(102) " "Verilog HDL Always Construct warning at pratica2.v(102): inferring latch(es) for variable \"BusWires\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614371998095 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[0\] pratica2.v(102) " "Inferred latch for \"BusWires\[0\]\" at pratica2.v(102)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998096 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[1\] pratica2.v(102) " "Inferred latch for \"BusWires\[1\]\" at pratica2.v(102)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998096 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[2\] pratica2.v(102) " "Inferred latch for \"BusWires\[2\]\" at pratica2.v(102)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998096 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[3\] pratica2.v(102) " "Inferred latch for \"BusWires\[3\]\" at pratica2.v(102)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998097 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[4\] pratica2.v(102) " "Inferred latch for \"BusWires\[4\]\" at pratica2.v(102)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998097 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[5\] pratica2.v(102) " "Inferred latch for \"BusWires\[5\]\" at pratica2.v(102)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998097 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[6\] pratica2.v(102) " "Inferred latch for \"BusWires\[6\]\" at pratica2.v(102)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998097 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[7\] pratica2.v(102) " "Inferred latch for \"BusWires\[7\]\" at pratica2.v(102)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998097 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[8\] pratica2.v(102) " "Inferred latch for \"BusWires\[8\]\" at pratica2.v(102)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998097 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[9\] pratica2.v(102) " "Inferred latch for \"BusWires\[9\]\" at pratica2.v(102)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998097 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[10\] pratica2.v(102) " "Inferred latch for \"BusWires\[10\]\" at pratica2.v(102)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998098 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[11\] pratica2.v(102) " "Inferred latch for \"BusWires\[11\]\" at pratica2.v(102)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998098 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[12\] pratica2.v(102) " "Inferred latch for \"BusWires\[12\]\" at pratica2.v(102)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998098 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[13\] pratica2.v(102) " "Inferred latch for \"BusWires\[13\]\" at pratica2.v(102)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998098 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[14\] pratica2.v(102) " "Inferred latch for \"BusWires\[14\]\" at pratica2.v(102)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998098 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[15\] pratica2.v(102) " "Inferred latch for \"BusWires\[15\]\" at pratica2.v(102)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998098 "|pratica2|proc:processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter proc:processador\|Counter:C " "Elaborating entity \"Counter\" for hierarchy \"proc:processador\|Counter:C\"" {  } { { "pratica2.v" "C" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371998150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegUpcode proc:processador\|RegUpcode:X " "Elaborating entity \"RegUpcode\" for hierarchy \"proc:processador\|RegUpcode:X\"" {  } { { "pratica2.v" "X" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371998200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit proc:processador\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"proc:processador\|ControlUnit:CU\"" {  } { { "pratica2.v" "CU" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371998233 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADD pratica2.v(178) " "Verilog HDL Always Construct warning at pratica2.v(178): variable \"ADD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998235 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SUB pratica2.v(178) " "Verilog HDL Always Construct warning at pratica2.v(178): variable \"SUB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998235 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OR pratica2.v(178) " "Verilog HDL Always Construct warning at pratica2.v(178): variable \"OR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998235 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLT pratica2.v(178) " "Verilog HDL Always Construct warning at pratica2.v(178): variable \"SLT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998235 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLL pratica2.v(182) " "Verilog HDL Always Construct warning at pratica2.v(182): variable \"SLL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998236 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRL pratica2.v(187) " "Verilog HDL Always Construct warning at pratica2.v(187): variable \"SRL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998236 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MV pratica2.v(192) " "Verilog HDL Always Construct warning at pratica2.v(192): variable \"MV\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998236 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "pratica2.v(177) " "Verilog HDL warning at pratica2.v(177): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 177 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1614371998236 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(177) " "Verilog HDL Case Statement warning at pratica2.v(177): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 177 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1614371998237 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADD pratica2.v(200) " "Verilog HDL Always Construct warning at pratica2.v(200): variable \"ADD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998237 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SUB pratica2.v(205) " "Verilog HDL Always Construct warning at pratica2.v(205): variable \"SUB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998237 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OR pratica2.v(210) " "Verilog HDL Always Construct warning at pratica2.v(210): variable \"OR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998238 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLT pratica2.v(215) " "Verilog HDL Always Construct warning at pratica2.v(215): variable \"SLT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998238 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLL pratica2.v(220) " "Verilog HDL Always Construct warning at pratica2.v(220): variable \"SLL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998238 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRL pratica2.v(220) " "Verilog HDL Always Construct warning at pratica2.v(220): variable \"SRL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998239 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MV pratica2.v(224) " "Verilog HDL Always Construct warning at pratica2.v(224): variable \"MV\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998239 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MVI pratica2.v(227) " "Verilog HDL Always Construct warning at pratica2.v(227): variable \"MVI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998239 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "pratica2.v(199) " "Verilog HDL warning at pratica2.v(199): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 199 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1614371998239 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(199) " "Verilog HDL Case Statement warning at pratica2.v(199): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 199 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1614371998239 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADD pratica2.v(235) " "Verilog HDL Always Construct warning at pratica2.v(235): variable \"ADD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998240 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SUB pratica2.v(235) " "Verilog HDL Always Construct warning at pratica2.v(235): variable \"SUB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998240 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OR pratica2.v(235) " "Verilog HDL Always Construct warning at pratica2.v(235): variable \"OR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998241 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLT pratica2.v(235) " "Verilog HDL Always Construct warning at pratica2.v(235): variable \"SLT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 235 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998241 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRL pratica2.v(240) " "Verilog HDL Always Construct warning at pratica2.v(240): variable \"SRL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998241 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLL pratica2.v(240) " "Verilog HDL Always Construct warning at pratica2.v(240): variable \"SLL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998241 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MVI pratica2.v(245) " "Verilog HDL Always Construct warning at pratica2.v(245): variable \"MVI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614371998242 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "pratica2.v(234) " "Verilog HDL warning at pratica2.v(234): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 234 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1614371998242 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(234) " "Verilog HDL Case Statement warning at pratica2.v(234): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 234 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1614371998242 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(172) " "Verilog HDL Case Statement warning at pratica2.v(172): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 172 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1614371998242 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp pratica2.v(160) " "Verilog HDL Always Construct warning at pratica2.v(160): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614371998243 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] pratica2.v(160) " "Inferred latch for \"ALUOp\[0\]\" at pratica2.v(160)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998244 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] pratica2.v(160) " "Inferred latch for \"ALUOp\[1\]\" at pratica2.v(160)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998245 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] pratica2.v(160) " "Inferred latch for \"ALUOp\[2\]\" at pratica2.v(160)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998245 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU proc:processador\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"proc:processador\|ALU:alu\"" {  } { { "pratica2.v" "alu" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371998281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pratica2.v(265) " "Verilog HDL assignment warning at pratica2.v(265): truncated value with size 32 to match size of target (16)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614371998282 "|pratica2|proc:processador|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(261) " "Verilog HDL Case Statement warning at pratica2.v(261): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 261 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1614371998282 "|pratica2|proc:processador|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_output pratica2.v(260) " "Verilog HDL Always Construct warning at pratica2.v(260): inferring latch(es) for variable \"ALU_output\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614371998282 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[0\] pratica2.v(260) " "Inferred latch for \"ALU_output\[0\]\" at pratica2.v(260)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998283 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[1\] pratica2.v(260) " "Inferred latch for \"ALU_output\[1\]\" at pratica2.v(260)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998283 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[2\] pratica2.v(260) " "Inferred latch for \"ALU_output\[2\]\" at pratica2.v(260)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998283 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[3\] pratica2.v(260) " "Inferred latch for \"ALU_output\[3\]\" at pratica2.v(260)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998283 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[4\] pratica2.v(260) " "Inferred latch for \"ALU_output\[4\]\" at pratica2.v(260)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998284 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[5\] pratica2.v(260) " "Inferred latch for \"ALU_output\[5\]\" at pratica2.v(260)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998284 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[6\] pratica2.v(260) " "Inferred latch for \"ALU_output\[6\]\" at pratica2.v(260)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998284 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[7\] pratica2.v(260) " "Inferred latch for \"ALU_output\[7\]\" at pratica2.v(260)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998284 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[8\] pratica2.v(260) " "Inferred latch for \"ALU_output\[8\]\" at pratica2.v(260)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998284 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[9\] pratica2.v(260) " "Inferred latch for \"ALU_output\[9\]\" at pratica2.v(260)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998284 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[10\] pratica2.v(260) " "Inferred latch for \"ALU_output\[10\]\" at pratica2.v(260)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998284 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[11\] pratica2.v(260) " "Inferred latch for \"ALU_output\[11\]\" at pratica2.v(260)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998285 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[12\] pratica2.v(260) " "Inferred latch for \"ALU_output\[12\]\" at pratica2.v(260)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998285 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[13\] pratica2.v(260) " "Inferred latch for \"ALU_output\[13\]\" at pratica2.v(260)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998285 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[14\] pratica2.v(260) " "Inferred latch for \"ALU_output\[14\]\" at pratica2.v(260)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998285 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[15\] pratica2.v(260) " "Inferred latch for \"ALU_output\[15\]\" at pratica2.v(260)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614371998285 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegN proc:processador\|RegN:G " "Elaborating entity \"RegN\" for hierarchy \"proc:processador\|RegN:G\"" {  } { { "pratica2.v" "G" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371998330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg0 proc:processador\|Reg0:R0 " "Elaborating entity \"Reg0\" for hierarchy \"proc:processador\|Reg0:R0\"" {  } { { "pratica2.v" "R0" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371998358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg1 proc:processador\|Reg1:R1 " "Elaborating entity \"Reg1\" for hierarchy \"proc:processador\|Reg1:R1\"" {  } { { "pratica2.v" "R1" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371998385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg2 proc:processador\|Reg2:R2 " "Elaborating entity \"Reg2\" for hierarchy \"proc:processador\|Reg2:R2\"" {  } { { "pratica2.v" "R2" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371998410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegIR proc:processador\|RegIR:IR " "Elaborating entity \"RegIR\" for hierarchy \"proc:processador\|RegIR:IR\"" {  } { { "pratica2.v" "IR" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614371998447 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "proc:processador\|ControlUnit:CU\|Mux14 " "Found clock multiplexer proc:processador\|ControlUnit:CU\|Mux14" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 172 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1614371999095 "|pratica2|proc:processador|ControlUnit:CU|Mux14"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1614371999095 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1614372000586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[0\] " "Latch proc:processador\|BusWires\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_jt71.tdf" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/db/altsyncram_jt71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000688 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[1\] " "Latch proc:processador\|BusWires\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|q_a\[1\] " "Ports D and ENA on the latch are fed by the same signal romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_jt71.tdf" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/db/altsyncram_jt71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000688 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[2\] " "Latch proc:processador\|BusWires\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_jt71.tdf" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/db/altsyncram_jt71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000688 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[3\] " "Latch proc:processador\|BusWires\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000689 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[4\] " "Latch proc:processador\|BusWires\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000689 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[5\] " "Latch proc:processador\|BusWires\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000689 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[6\] " "Latch proc:processador\|BusWires\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000689 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[7\] " "Latch proc:processador\|BusWires\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000689 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[8\] " "Latch proc:processador\|BusWires\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000689 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[9\] " "Latch proc:processador\|BusWires\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000690 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[10\] " "Latch proc:processador\|BusWires\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000690 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[11\] " "Latch proc:processador\|BusWires\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000690 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[12\] " "Latch proc:processador\|BusWires\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000690 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[13\] " "Latch proc:processador\|BusWires\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000690 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[14\] " "Latch proc:processador\|BusWires\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000691 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[15\] " "Latch proc:processador\|BusWires\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000691 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[0\] " "Latch proc:processador\|ALU:alu\|ALU_output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000691 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[1\] " "Latch proc:processador\|ALU:alu\|ALU_output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000691 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[2\] " "Latch proc:processador\|ALU:alu\|ALU_output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000691 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[3\] " "Latch proc:processador\|ALU:alu\|ALU_output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000692 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[4\] " "Latch proc:processador\|ALU:alu\|ALU_output\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000692 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[5\] " "Latch proc:processador\|ALU:alu\|ALU_output\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000692 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[6\] " "Latch proc:processador\|ALU:alu\|ALU_output\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000692 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[7\] " "Latch proc:processador\|ALU:alu\|ALU_output\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000692 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[8\] " "Latch proc:processador\|ALU:alu\|ALU_output\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000692 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[9\] " "Latch proc:processador\|ALU:alu\|ALU_output\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000693 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[10\] " "Latch proc:processador\|ALU:alu\|ALU_output\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000693 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[11\] " "Latch proc:processador\|ALU:alu\|ALU_output\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000693 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[12\] " "Latch proc:processador\|ALU:alu\|ALU_output\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000693 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[13\] " "Latch proc:processador\|ALU:alu\|ALU_output\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000693 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[14\] " "Latch proc:processador\|ALU:alu\|ALU_output\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000694 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[15\] " "Latch proc:processador\|ALU:alu\|ALU_output\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000694 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ControlUnit:CU\|ALUOp\[0\] " "Latch proc:processador\|ControlUnit:CU\|ALUOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[1\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[1\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000694 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ControlUnit:CU\|ALUOp\[1\] " "Latch proc:processador\|ControlUnit:CU\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[1\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[1\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000694 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Latch proc:processador\|ControlUnit:CU\|ALUOp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372000694 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372000694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabri/Documents/LAOC2/pratica2/output_files/pratica2.map.smsg " "Generated suppressed messages file C:/Users/gabri/Documents/LAOC2/pratica2/output_files/pratica2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1614372002272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1614372003192 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614372003192 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ResetIn2 " "No output dependent on input pin \"ResetIn2\"" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614372004668 "|pratica2|ResetIn2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614372004668 "|pratica2|Run"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1614372004668 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "784 " "Implemented 784 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1614372004669 ""} { "Info" "ICUT_CUT_TM_OPINS" "144 " "Implemented 144 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1614372004669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "620 " "Implemented 620 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1614372004669 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1614372004669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1614372004669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 122 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614372005069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 17:40:05 2021 " "Processing ended: Fri Feb 26 17:40:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614372005069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614372005069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614372005069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614372005069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614372008672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614372008673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 17:40:07 2021 " "Processing started: Fri Feb 26 17:40:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614372008673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1614372008673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1614372008674 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1614372009448 ""}
{ "Info" "0" "" "Project  = pratica2" {  } {  } 0 0 "Project  = pratica2" 0 0 "Fitter" 0 0 1614372009448 ""}
{ "Info" "0" "" "Revision = pratica2" {  } {  } 0 0 "Revision = pratica2" 0 0 "Fitter" 0 0 1614372009449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1614372009998 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pratica2 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"pratica2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1614372010036 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614372010084 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1614372010084 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1614372011519 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1614372011540 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1614372012747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1614372012747 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1614372012747 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 1093 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1614372012750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 1094 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1614372012750 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 1095 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1614372012750 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1614372012750 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1614372012753 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "148 148 " "No exact pin location assignment(s) for 148 pins of 148 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResetIn2 " "Pin ResetIn2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResetIn2 } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResetIn2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Run " "Pin Run not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Run } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[0\] " "Pin bus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus[0] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[1\] " "Pin bus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus[1] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[2\] " "Pin bus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus[2] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[3\] " "Pin bus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus[3] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[4\] " "Pin bus\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus[4] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[5\] " "Pin bus\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus[5] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[6\] " "Pin bus\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus[6] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[7\] " "Pin bus\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus[7] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[8\] " "Pin bus\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus[8] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[9\] " "Pin bus\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus[9] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[10\] " "Pin bus\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus[10] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[11\] " "Pin bus\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus[11] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[12\] " "Pin bus\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus[12] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[13\] " "Pin bus\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus[13] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[14\] " "Pin bus\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus[14] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bus\[15\] " "Pin bus\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bus[15] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bus[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg0\[0\] " "Pin Reg0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg0[0] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg0\[1\] " "Pin Reg0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg0[1] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg0\[2\] " "Pin Reg0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg0[2] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg0\[3\] " "Pin Reg0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg0[3] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg0\[4\] " "Pin Reg0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg0[4] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg0\[5\] " "Pin Reg0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg0[5] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg0\[6\] " "Pin Reg0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg0[6] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg0\[7\] " "Pin Reg0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg0[7] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg0\[8\] " "Pin Reg0\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg0[8] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg0\[9\] " "Pin Reg0\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg0[9] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg0\[10\] " "Pin Reg0\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg0[10] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg0\[11\] " "Pin Reg0\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg0[11] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg0\[12\] " "Pin Reg0\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg0[12] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg0\[13\] " "Pin Reg0\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg0[13] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg0\[14\] " "Pin Reg0\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg0[14] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg0\[15\] " "Pin Reg0\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg0[15] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[0\] " "Pin Reg1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg1[0] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[1\] " "Pin Reg1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg1[1] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[2\] " "Pin Reg1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg1[2] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[3\] " "Pin Reg1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg1[3] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[4\] " "Pin Reg1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg1[4] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[5\] " "Pin Reg1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg1[5] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[6\] " "Pin Reg1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg1[6] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[7\] " "Pin Reg1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg1[7] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[8\] " "Pin Reg1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg1[8] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[9\] " "Pin Reg1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg1[9] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[10\] " "Pin Reg1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg1[10] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[11\] " "Pin Reg1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg1[11] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[12\] " "Pin Reg1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg1[12] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[13\] " "Pin Reg1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg1[13] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[14\] " "Pin Reg1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg1[14] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg1\[15\] " "Pin Reg1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg1[15] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[0\] " "Pin Reg2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg2[0] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[1\] " "Pin Reg2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg2[1] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[2\] " "Pin Reg2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg2[2] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[3\] " "Pin Reg2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg2[3] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[4\] " "Pin Reg2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg2[4] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[5\] " "Pin Reg2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg2[5] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[6\] " "Pin Reg2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg2[6] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[7\] " "Pin Reg2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg2[7] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[8\] " "Pin Reg2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg2[8] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[9\] " "Pin Reg2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg2[9] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[10\] " "Pin Reg2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg2[10] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[11\] " "Pin Reg2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg2[11] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[12\] " "Pin Reg2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg2[12] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[13\] " "Pin Reg2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg2[13] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[14\] " "Pin Reg2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg2[14] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg2\[15\] " "Pin Reg2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg2[15] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg3\[0\] " "Pin Reg3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg3[0] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg3\[1\] " "Pin Reg3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg3[1] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg3\[2\] " "Pin Reg3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg3[2] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg3\[3\] " "Pin Reg3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg3[3] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg3\[4\] " "Pin Reg3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg3[4] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg3\[5\] " "Pin Reg3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg3[5] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg3\[6\] " "Pin Reg3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg3[6] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg3\[7\] " "Pin Reg3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg3[7] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg3\[8\] " "Pin Reg3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg3[8] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg3\[9\] " "Pin Reg3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg3[9] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg3\[10\] " "Pin Reg3\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg3[10] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg3\[11\] " "Pin Reg3\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg3[11] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg3\[12\] " "Pin Reg3\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg3[12] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg3\[13\] " "Pin Reg3\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg3[13] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg3\[14\] " "Pin Reg3\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg3[14] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg3\[15\] " "Pin Reg3\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg3[15] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg4\[0\] " "Pin Reg4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg4[0] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg4\[1\] " "Pin Reg4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg4[1] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg4\[2\] " "Pin Reg4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg4[2] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg4\[3\] " "Pin Reg4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg4[3] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg4\[4\] " "Pin Reg4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg4[4] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg4\[5\] " "Pin Reg4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg4[5] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg4\[6\] " "Pin Reg4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg4[6] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg4\[7\] " "Pin Reg4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg4[7] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg4\[8\] " "Pin Reg4\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg4[8] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg4\[9\] " "Pin Reg4\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg4[9] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg4\[10\] " "Pin Reg4\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg4[10] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg4\[11\] " "Pin Reg4\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg4[11] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg4\[12\] " "Pin Reg4\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg4[12] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg4\[13\] " "Pin Reg4\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg4[13] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg4\[14\] " "Pin Reg4\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg4[14] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg4\[15\] " "Pin Reg4\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg4[15] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg4[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg5\[0\] " "Pin Reg5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg5[0] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg5\[1\] " "Pin Reg5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg5[1] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg5\[2\] " "Pin Reg5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg5[2] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg5\[3\] " "Pin Reg5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg5[3] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg5\[4\] " "Pin Reg5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg5[4] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg5\[5\] " "Pin Reg5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg5[5] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg5\[6\] " "Pin Reg5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg5[6] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg5\[7\] " "Pin Reg5\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg5[7] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg5\[8\] " "Pin Reg5\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg5[8] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg5[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg5\[9\] " "Pin Reg5\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg5[9] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg5[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg5\[10\] " "Pin Reg5\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg5[10] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg5[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg5\[11\] " "Pin Reg5\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg5[11] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg5[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg5\[12\] " "Pin Reg5\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg5[12] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg5[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg5\[13\] " "Pin Reg5\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg5[13] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg5[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg5\[14\] " "Pin Reg5\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg5[14] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg5[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg5\[15\] " "Pin Reg5\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg5[15] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg5[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg6\[0\] " "Pin Reg6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg6[0] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg6\[1\] " "Pin Reg6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg6[1] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg6\[2\] " "Pin Reg6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg6[2] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg6\[3\] " "Pin Reg6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg6[3] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg6\[4\] " "Pin Reg6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg6[4] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg6\[5\] " "Pin Reg6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg6[5] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg6\[6\] " "Pin Reg6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg6[6] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg6\[7\] " "Pin Reg6\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg6[7] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg6\[8\] " "Pin Reg6\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg6[8] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg6[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg6\[9\] " "Pin Reg6\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg6[9] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg6[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg6\[10\] " "Pin Reg6\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg6[10] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg6[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg6\[11\] " "Pin Reg6\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg6[11] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg6[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg6\[12\] " "Pin Reg6\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg6[12] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg6[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg6\[13\] " "Pin Reg6\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg6[13] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg6[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg6\[14\] " "Pin Reg6\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg6[14] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg6[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg6\[15\] " "Pin Reg6\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg6[15] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg6[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg7\[0\] " "Pin Reg7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg7[0] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg7\[1\] " "Pin Reg7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg7[1] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg7\[2\] " "Pin Reg7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg7[2] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg7\[3\] " "Pin Reg7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg7[3] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg7\[4\] " "Pin Reg7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg7[4] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg7\[5\] " "Pin Reg7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg7[5] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg7\[6\] " "Pin Reg7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg7[6] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg7\[7\] " "Pin Reg7\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg7[7] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg7\[8\] " "Pin Reg7\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg7[8] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg7[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg7\[9\] " "Pin Reg7\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg7[9] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg7[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg7\[10\] " "Pin Reg7\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg7[10] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg7[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg7\[11\] " "Pin Reg7\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg7[11] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg7[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg7\[12\] " "Pin Reg7\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg7[12] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg7[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg7\[13\] " "Pin Reg7\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg7[13] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg7[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg7\[14\] " "Pin Reg7\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg7[14] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg7[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reg7\[15\] " "Pin Reg7\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reg7[15] } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reg7[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PClock " "Pin PClock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PClock } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ResetIn " "Pin ResetIn not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ResetIn } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ResetIn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1614372012953 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1614372012953 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "35 " "TimeQuest Timing Analyzer is analyzing 35 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1614372014168 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pratica2.sdc " "Synopsys Design Constraints File file not found: 'pratica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1614372014169 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1614372014170 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|CU\|Mux14~3  from: datac  to: combout " "Cell: processador\|CU\|Mux14~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1614372014177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|CU\|Mux15~0  from: dataa  to: combout " "Cell: processador\|CU\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1614372014177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|CU\|Mux4~0  from: datac  to: combout " "Cell: processador\|CU\|Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1614372014177 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|Equal2~0  from: datab  to: combout " "Cell: processador\|Equal2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1614372014177 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1614372014177 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1614372014182 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PClock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node PClock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1614372014234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:processador\|Counter:C\|Counter\[1\] " "Destination node proc:processador\|Counter:C\|Counter\[1\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:processador|Counter:C|Counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614372014234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:processador\|Counter:C\|Counter\[2\] " "Destination node proc:processador\|Counter:C\|Counter\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 277 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:processador|Counter:C|Counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614372014234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:processador\|RegIR:IR\|R_output\[6\] " "Destination node proc:processador\|RegIR:IR\|R_output\[6\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 359 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:processador|RegIR:IR|R_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614372014234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:processador\|RegIR:IR\|R_output\[7\] " "Destination node proc:processador\|RegIR:IR\|R_output\[7\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 359 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:processador|RegIR:IR|R_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614372014234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:processador\|RegIR:IR\|R_output\[8\] " "Destination node proc:processador\|RegIR:IR\|R_output\[8\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 359 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:processador|RegIR:IR|R_output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614372014234 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1614372014234 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PClock } } } { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614372014234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "proc:processador\|ALU:alu\|Mux16~0  " "Automatically promoted node proc:processador\|ALU:alu\|Mux16~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1614372014234 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 261 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:processador|ALU:alu|Mux16~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 751 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614372014234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "proc:processador\|WideNor0~2  " "Automatically promoted node proc:processador\|WideNor0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1614372014235 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 103 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:processador|WideNor0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614372014235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "proc:processador\|ControlUnit:CU\|Mux14  " "Automatically promoted node proc:processador\|ControlUnit:CU\|Mux14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1614372014235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|ram_block1a0 " "Destination node romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_jt71.tdf" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/db/altsyncram_jt71.tdf" 34 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romLPM2:Memoria|altsyncram:altsyncram_component|altsyncram_jt71:auto_generated|q_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614372014235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|ram_block1a1 " "Destination node romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_jt71.tdf" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/db/altsyncram_jt71.tdf" 54 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romLPM2:Memoria|altsyncram:altsyncram_component|altsyncram_jt71:auto_generated|q_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614372014235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|ram_block1a2 " "Destination node romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_jt71.tdf" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/db/altsyncram_jt71.tdf" 74 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romLPM2:Memoria|altsyncram:altsyncram_component|altsyncram_jt71:auto_generated|q_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614372014235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|ram_block1a3 " "Destination node romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_jt71.tdf" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/db/altsyncram_jt71.tdf" 94 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romLPM2:Memoria|altsyncram:altsyncram_component|altsyncram_jt71:auto_generated|q_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614372014235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|ram_block1a4 " "Destination node romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_jt71.tdf" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/db/altsyncram_jt71.tdf" 114 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romLPM2:Memoria|altsyncram:altsyncram_component|altsyncram_jt71:auto_generated|q_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614372014235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|ram_block1a5 " "Destination node romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_jt71.tdf" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/db/altsyncram_jt71.tdf" 134 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { romLPM2:Memoria|altsyncram:altsyncram_component|altsyncram_jt71:auto_generated|q_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614372014235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:processador\|Counter:C\|Counter~1 " "Destination node proc:processador\|Counter:C\|Counter~1" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:processador|Counter:C|Counter~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 685 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614372014235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:processador\|Counter:C\|Counter~2 " "Destination node proc:processador\|Counter:C\|Counter~2" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:processador|Counter:C|Counter~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 687 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614372014235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:processador\|Counter:C\|Counter~0 " "Destination node proc:processador\|Counter:C\|Counter~0" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:processador|Counter:C|Counter~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 684 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614372014235 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1614372014235 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:processador|ControlUnit:CU|Mux14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614372014235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "proc:processador\|ControlUnit:CU\|Mux4~1  " "Automatically promoted node proc:processador\|ControlUnit:CU\|Mux4~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1614372014237 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Destination node proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 160 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:processador|ControlUnit:CU|ALUOp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1614372014237 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1614372014237 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc:processador|ControlUnit:CU|Mux4~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 0 { 0 ""} 0 951 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1614372014237 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1614372014494 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614372014496 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1614372014496 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614372014498 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1614372014500 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1614372014501 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1614372014501 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1614372014502 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1614372014505 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1614372014507 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1614372014507 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "147 unused 3.3V 3 144 0 " "Number of I/O pins in group: 147 (unused VREF, 3.3V VCCIO, 3 input, 144 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1614372014510 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1614372014510 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1614372014510 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614372014512 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614372014512 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614372014512 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614372014512 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614372014512 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614372014512 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614372014512 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1614372014512 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1614372014512 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1614372014512 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614372014590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1614372016640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614372017199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1614372017254 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1614372020827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614372020828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1614372020991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "C:/Users/gabri/Documents/LAOC2/pratica2/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1614372023047 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1614372023047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614372026018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1614372026021 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1614372026021 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.41 " "Total time spent on timing analysis during the Fitter is 1.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1614372026152 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614372026173 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "144 " "Found 144 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[0\] 0 " "Pin \"bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[1\] 0 " "Pin \"bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[2\] 0 " "Pin \"bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[3\] 0 " "Pin \"bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[4\] 0 " "Pin \"bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[5\] 0 " "Pin \"bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[6\] 0 " "Pin \"bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[7\] 0 " "Pin \"bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[8\] 0 " "Pin \"bus\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[9\] 0 " "Pin \"bus\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[10\] 0 " "Pin \"bus\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[11\] 0 " "Pin \"bus\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[12\] 0 " "Pin \"bus\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[13\] 0 " "Pin \"bus\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[14\] 0 " "Pin \"bus\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bus\[15\] 0 " "Pin \"bus\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg0\[0\] 0 " "Pin \"Reg0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg0\[1\] 0 " "Pin \"Reg0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg0\[2\] 0 " "Pin \"Reg0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg0\[3\] 0 " "Pin \"Reg0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg0\[4\] 0 " "Pin \"Reg0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg0\[5\] 0 " "Pin \"Reg0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg0\[6\] 0 " "Pin \"Reg0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg0\[7\] 0 " "Pin \"Reg0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg0\[8\] 0 " "Pin \"Reg0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg0\[9\] 0 " "Pin \"Reg0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg0\[10\] 0 " "Pin \"Reg0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg0\[11\] 0 " "Pin \"Reg0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg0\[12\] 0 " "Pin \"Reg0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg0\[13\] 0 " "Pin \"Reg0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg0\[14\] 0 " "Pin \"Reg0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg0\[15\] 0 " "Pin \"Reg0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[0\] 0 " "Pin \"Reg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[1\] 0 " "Pin \"Reg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[2\] 0 " "Pin \"Reg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[3\] 0 " "Pin \"Reg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[4\] 0 " "Pin \"Reg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[5\] 0 " "Pin \"Reg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[6\] 0 " "Pin \"Reg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[7\] 0 " "Pin \"Reg1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[8\] 0 " "Pin \"Reg1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[9\] 0 " "Pin \"Reg1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[10\] 0 " "Pin \"Reg1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[11\] 0 " "Pin \"Reg1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[12\] 0 " "Pin \"Reg1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[13\] 0 " "Pin \"Reg1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[14\] 0 " "Pin \"Reg1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg1\[15\] 0 " "Pin \"Reg1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[0\] 0 " "Pin \"Reg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[1\] 0 " "Pin \"Reg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[2\] 0 " "Pin \"Reg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[3\] 0 " "Pin \"Reg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[4\] 0 " "Pin \"Reg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[5\] 0 " "Pin \"Reg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[6\] 0 " "Pin \"Reg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[7\] 0 " "Pin \"Reg2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[8\] 0 " "Pin \"Reg2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[9\] 0 " "Pin \"Reg2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[10\] 0 " "Pin \"Reg2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[11\] 0 " "Pin \"Reg2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[12\] 0 " "Pin \"Reg2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[13\] 0 " "Pin \"Reg2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[14\] 0 " "Pin \"Reg2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg2\[15\] 0 " "Pin \"Reg2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg3\[0\] 0 " "Pin \"Reg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg3\[1\] 0 " "Pin \"Reg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg3\[2\] 0 " "Pin \"Reg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg3\[3\] 0 " "Pin \"Reg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg3\[4\] 0 " "Pin \"Reg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg3\[5\] 0 " "Pin \"Reg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg3\[6\] 0 " "Pin \"Reg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg3\[7\] 0 " "Pin \"Reg3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg3\[8\] 0 " "Pin \"Reg3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg3\[9\] 0 " "Pin \"Reg3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg3\[10\] 0 " "Pin \"Reg3\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg3\[11\] 0 " "Pin \"Reg3\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg3\[12\] 0 " "Pin \"Reg3\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg3\[13\] 0 " "Pin \"Reg3\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg3\[14\] 0 " "Pin \"Reg3\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg3\[15\] 0 " "Pin \"Reg3\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg4\[0\] 0 " "Pin \"Reg4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg4\[1\] 0 " "Pin \"Reg4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg4\[2\] 0 " "Pin \"Reg4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg4\[3\] 0 " "Pin \"Reg4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg4\[4\] 0 " "Pin \"Reg4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg4\[5\] 0 " "Pin \"Reg4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg4\[6\] 0 " "Pin \"Reg4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg4\[7\] 0 " "Pin \"Reg4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg4\[8\] 0 " "Pin \"Reg4\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg4\[9\] 0 " "Pin \"Reg4\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg4\[10\] 0 " "Pin \"Reg4\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg4\[11\] 0 " "Pin \"Reg4\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg4\[12\] 0 " "Pin \"Reg4\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg4\[13\] 0 " "Pin \"Reg4\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg4\[14\] 0 " "Pin \"Reg4\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg4\[15\] 0 " "Pin \"Reg4\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg5\[0\] 0 " "Pin \"Reg5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg5\[1\] 0 " "Pin \"Reg5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg5\[2\] 0 " "Pin \"Reg5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg5\[3\] 0 " "Pin \"Reg5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg5\[4\] 0 " "Pin \"Reg5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg5\[5\] 0 " "Pin \"Reg5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg5\[6\] 0 " "Pin \"Reg5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg5\[7\] 0 " "Pin \"Reg5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg5\[8\] 0 " "Pin \"Reg5\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg5\[9\] 0 " "Pin \"Reg5\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg5\[10\] 0 " "Pin \"Reg5\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg5\[11\] 0 " "Pin \"Reg5\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg5\[12\] 0 " "Pin \"Reg5\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg5\[13\] 0 " "Pin \"Reg5\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg5\[14\] 0 " "Pin \"Reg5\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg5\[15\] 0 " "Pin \"Reg5\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg6\[0\] 0 " "Pin \"Reg6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg6\[1\] 0 " "Pin \"Reg6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg6\[2\] 0 " "Pin \"Reg6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg6\[3\] 0 " "Pin \"Reg6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg6\[4\] 0 " "Pin \"Reg6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg6\[5\] 0 " "Pin \"Reg6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg6\[6\] 0 " "Pin \"Reg6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg6\[7\] 0 " "Pin \"Reg6\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg6\[8\] 0 " "Pin \"Reg6\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg6\[9\] 0 " "Pin \"Reg6\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg6\[10\] 0 " "Pin \"Reg6\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg6\[11\] 0 " "Pin \"Reg6\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg6\[12\] 0 " "Pin \"Reg6\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg6\[13\] 0 " "Pin \"Reg6\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg6\[14\] 0 " "Pin \"Reg6\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg6\[15\] 0 " "Pin \"Reg6\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg7\[0\] 0 " "Pin \"Reg7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg7\[1\] 0 " "Pin \"Reg7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg7\[2\] 0 " "Pin \"Reg7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg7\[3\] 0 " "Pin \"Reg7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg7\[4\] 0 " "Pin \"Reg7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg7\[5\] 0 " "Pin \"Reg7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg7\[6\] 0 " "Pin \"Reg7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg7\[7\] 0 " "Pin \"Reg7\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg7\[8\] 0 " "Pin \"Reg7\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg7\[9\] 0 " "Pin \"Reg7\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg7\[10\] 0 " "Pin \"Reg7\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg7\[11\] 0 " "Pin \"Reg7\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg7\[12\] 0 " "Pin \"Reg7\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg7\[13\] 0 " "Pin \"Reg7\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg7\[14\] 0 " "Pin \"Reg7\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Reg7\[15\] 0 " "Pin \"Reg7\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1614372026193 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1614372026193 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614372026474 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1614372026534 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1614372026809 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1614372027279 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1614372027309 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1614372027539 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabri/Documents/LAOC2/pratica2/output_files/pratica2.fit.smsg " "Generated suppressed messages file C:/Users/gabri/Documents/LAOC2/pratica2/output_files/pratica2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1614372027798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5029 " "Peak virtual memory: 5029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614372028753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 17:40:28 2021 " "Processing ended: Fri Feb 26 17:40:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614372028753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614372028753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614372028753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1614372028753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1614372031309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614372031310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 17:40:31 2021 " "Processing started: Fri Feb 26 17:40:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614372031310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1614372031310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1614372031310 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1614372033146 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1614372033301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4579 " "Peak virtual memory: 4579 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614372034389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 17:40:34 2021 " "Processing ended: Fri Feb 26 17:40:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614372034389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614372034389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614372034389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1614372034389 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1614372035089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1614372036798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614372036799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 17:40:35 2021 " "Processing started: Fri Feb 26 17:40:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614372036799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614372036799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pratica2 -c pratica2 " "Command: quartus_sta pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614372036800 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1614372037000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1614372037362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1614372037411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1614372037411 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "35 " "TimeQuest Timing Analyzer is analyzing 35 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1614372037550 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pratica2.sdc " "Synopsys Design Constraints File file not found: 'pratica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1614372037612 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1614372037612 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name proc:processador\|Counter:C\|Counter\[0\] proc:processador\|Counter:C\|Counter\[0\] " "create_clock -period 1.000 -name proc:processador\|Counter:C\|Counter\[0\] proc:processador\|Counter:C\|Counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037616 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PClock PClock " "create_clock -period 1.000 -name PClock PClock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037616 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name proc:processador\|ControlUnit:CU\|ALUOp\[0\] proc:processador\|ControlUnit:CU\|ALUOp\[0\] " "create_clock -period 1.000 -name proc:processador\|ControlUnit:CU\|ALUOp\[0\] proc:processador\|ControlUnit:CU\|ALUOp\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037616 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037616 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|CU\|Mux14~3  from: datac  to: combout " "Cell: processador\|CU\|Mux14~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|CU\|Mux15~0  from: datac  to: combout " "Cell: processador\|CU\|Mux15~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|CU\|Mux4~0  from: datab  to: combout " "Cell: processador\|CU\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037620 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|Equal2~0  from: datac  to: combout " "Cell: processador\|Equal2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037620 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1614372037620 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1614372037624 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1614372037655 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1614372037688 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.689 " "Worst-case setup slack is -10.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.689      -164.173 proc:processador\|ControlUnit:CU\|ALUOp\[0\]  " "  -10.689      -164.173 proc:processador\|ControlUnit:CU\|ALUOp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.301      -159.490 proc:processador\|Counter:C\|Counter\[0\]  " "   -9.301      -159.490 proc:processador\|Counter:C\|Counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.563      -973.325 PClock  " "   -6.563      -973.325 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614372037698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.481 " "Worst-case hold slack is -5.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.481       -79.576 proc:processador\|Counter:C\|Counter\[0\]  " "   -5.481       -79.576 proc:processador\|Counter:C\|Counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.545       -22.387 PClock  " "   -2.545       -22.387 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.558       -12.009 proc:processador\|ControlUnit:CU\|ALUOp\[0\]  " "   -1.558       -12.009 proc:processador\|ControlUnit:CU\|ALUOp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614372037714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614372037726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614372037736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.530 " "Worst-case minimum pulse width slack is -2.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.530      -335.144 proc:processador\|Counter:C\|Counter\[0\]  " "   -2.530      -335.144 proc:processador\|Counter:C\|Counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -167.380 PClock  " "   -1.380      -167.380 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 proc:processador\|ControlUnit:CU\|ALUOp\[0\]  " "    0.500         0.000 proc:processador\|ControlUnit:CU\|ALUOp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372037748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614372037748 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1614372038153 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1614372038155 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|CU\|Mux14~3  from: datac  to: combout " "Cell: processador\|CU\|Mux14~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|CU\|Mux15~0  from: datac  to: combout " "Cell: processador\|CU\|Mux15~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|CU\|Mux4~0  from: datab  to: combout " "Cell: processador\|CU\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: processador\|Equal2~0  from: datac  to: combout " "Cell: processador\|Equal2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038190 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1614372038190 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1614372038198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.433 " "Worst-case setup slack is -4.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.433       -67.791 proc:processador\|ControlUnit:CU\|ALUOp\[0\]  " "   -4.433       -67.791 proc:processador\|ControlUnit:CU\|ALUOp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.991       -65.894 proc:processador\|Counter:C\|Counter\[0\]  " "   -3.991       -65.894 proc:processador\|Counter:C\|Counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.970      -425.375 PClock  " "   -2.970      -425.375 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614372038212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.723 " "Worst-case hold slack is -2.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.723       -40.119 proc:processador\|Counter:C\|Counter\[0\]  " "   -2.723       -40.119 proc:processador\|Counter:C\|Counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.587       -62.085 PClock  " "   -1.587       -62.085 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.006       -10.271 proc:processador\|ControlUnit:CU\|ALUOp\[0\]  " "   -1.006       -10.271 proc:processador\|ControlUnit:CU\|ALUOp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614372038232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614372038246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1614372038259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -117.610 proc:processador\|Counter:C\|Counter\[0\]  " "   -1.423      -117.610 proc:processador\|Counter:C\|Counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -167.380 PClock  " "   -1.380      -167.380 PClock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 proc:processador\|ControlUnit:CU\|ALUOp\[0\]  " "    0.500         0.000 proc:processador\|ControlUnit:CU\|ALUOp\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1614372038274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1614372038274 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1614372038726 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1614372039481 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1614372039482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614372039936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 17:40:39 2021 " "Processing ended: Fri Feb 26 17:40:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614372039936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614372039936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614372039936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614372039936 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614372042079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614372042079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 17:40:41 2021 " "Processing started: Fri Feb 26 17:40:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614372042079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614372042079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614372042080 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "pratica2.vo\", \"pratica2_fast.vo pratica2_v.sdo pratica2_v_fast.sdo C:/Users/gabri/Documents/LAOC2/pratica2/simulation/modelsim/ simulation " "Generated files \"pratica2.vo\", \"pratica2_fast.vo\", \"pratica2_v.sdo\" and \"pratica2_v_fast.sdo\" in directory \"C:/Users/gabri/Documents/LAOC2/pratica2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1614372043253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614372043678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 17:40:43 2021 " "Processing ended: Fri Feb 26 17:40:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614372043678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614372043678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614372043678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614372043678 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 132 s " "Quartus II Full Compilation was successful. 0 errors, 132 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614372044402 ""}
