# Copyright 2023-2025 NXP
#
# SPDX-License-Identifier: BSD-3-Clause

revisions:
  a0: {}
  a1: {}
  a2: {}
latest: a2

# General MCU information
info:
  use_in_doc: True # Include this MCU in generated documentation
  purpose: i.MX Application Processors
  spsdk_predecessor_name: mx8ulp
  # Web page of MCU representative
  web: https://www.nxp.com/products/processors-and-microcontrollers/arm-processors/i-mx-applications-processors/i-mx-8-applications-processors/i-mx-8ulp-applications-processor-family:i.MX8ULP
  memory_map:
    code-tcm_ns:
      start_int: 0x0FFC0000
      size_int: 0x40000
      external: false
      non_xip_type: int_ram
    code-tcm_s:
      start_int: 0x1FFC0000
      size_int: 0x40000
      external: false
      non_xip_type: int_ram
    system-tcm_ns:
      start_int: 0x20000000
      size_int: 0x80000
      external: false
      non_xip_type: int_ram
    system-tcm_s:
      start_int: 0x30000000
      size_int: 0x80000
      external: false
      non_xip_type: int_ram
    ocram_ns:
      start_int: 0x22020000
      size_int: 0x40000
      external: false
      non_xip_type: int_ram
    ocram_s:
      start_int: 0x32020000
      size_int: 0x40000
      external: false
      non_xip_type: int_ram
    flexspi0_ns:
      start_int: 0x04000000
      size_int: 0x08000000
      external: true
      mirror_of: flexspi0_s
    flexspi0_s:
      start_int: 0x14000000
      size_int: 0x08000000
      external: true
    flexspi1_ns:
      start_int: 0x40000000
      size_int: 0x10000000
      external: true
      mirror_of: flexspi1_s
    flexspi1_s:
      start_int: 0x50000000
      size_int: 0x08000000
      external: true
    flexspi2_ns:
      start_int: 0x60000000
      size_int: 0x10000000
      external: true
      mirror_of: flexspi2_s
    flexspi2_s:
      start_int: 0x70000000
      size_int: 0x08000000
      external: true
    dram1_ns:
      start_int: 0x80000000
      size_int: 0x10000000
      external: true
      non_xip_type: ext_ram_ddr
    dram1_s:
      start_int: 0x90000000
      size_int: 0x10000000
      external: true
      non_xip_type: ext_ram_ddr
    dram2_ns:
      start_int: 0xA0000000
      size_int: 0x10000000
      external: true
      non_xip_type: ext_ram_ddr
    dram2_s:
      start_int: 0xB0000000
      size_int: 0x10000000
      external: true
      non_xip_type: ext_ram_ddr
    dram3_ns:
      start_int: 0xC0000000
      size_int: 0x10000000
      external: true
      non_xip_type: ext_ram_ddr
    dram3_s:
      start_int: 0xD0000000
      size_int: 0x10000000
      external: true
      non_xip_type: ext_ram_ddr
  isp:
    rom:
      protocol: sdps
      interfaces: ["usb"]
      usb:
        vid: 0x1FC9
        pid: 0x014B
      protocol_params:
        no_cmd: True
        hid_ep1: True
        hid_pack_size: 1020

features:
  # ======== Communication buffer section ========
  comm_buffer:
    address: 0x8000_0000
    size: 0x20000
    device: nxpele

  # ======== Certificate block section ========
  cert_block:
    sub_features: [based_on_srk]
    rot_type: "srk_table_ahab"

  # ======== DAT section ========
  dat:
    socc: 0x4D580008 # SOCC identification
    based_on_ele: True # Flag if the implementation of DAT is based on EdgeLock Enclave
    dat_is_using_sha256_always: True
    test_address: 0x22020000
    dmbox_ap_ix: 0

  # ======== AHAB section ========
  ahab:
    containers_max_cnt: 3
    valid_offset_minimal_alignment: 0x400
    container_types: [1] # Supported container types
    core_ids:
      CORTEX_M33: [1, "cortex-m33", "Cortex M33"]
      CORTEX_A55: [2, "cortex-a55", "Cortex A55"]
      CORTEX_A53: [4, "cortex-a53", "Cortex A53"]
      ELE: [6, "ele", "EdgeLock Enclave"]
      HDMI_TX: [7, "hdmi-tx", "HDMI Tx"]
      HDMI_RX: [8, "hdmi-rx", "HDMI Rx"]

    image_types:
      application:
        EXECUTABLE: [0x03, executable, Executable Image]
        DATA: [0x04, data, Data Image]
        PROVISIONING_IMAGE: [0x07, provisioning_image, Provisioning Image]
        DEK_VALIDATION_FCB_CHK:
          [0x08, dek_validation_fcb_chk, DEK validation FCB check Image]
      ele:
        ELE: [0x06, ele, EdgeLock Enclave Image]

    image_types_mapping:
      ele: [6]

    # AHAB extra images
    upower_load_address: 0x28300200
    upower_core_id: cortex-a53
    upower_meta_data_start_cpu_id: 0

    spl_load_address: 0x22020000
    spl_core_id: cortex-a55
    spl_meta_data_start_cpu_id: 2

    atf_load_address: 0x20040000
    atf_core_id: cortex-a55
    atf_meta_data_start_cpu_id: 0

    uboot_load_address: 0x80200000
    uboot_core_id: cortex-a55
    uboot_meta_data_start_cpu_id: 0

    tee_load_address: 0xa6000000
    tee_core_id: cortex-a55
    tee_meta_data_start_cpu_id: 0

    mcu_load_address: 0x1ffc2000
    mcu_core_id: cortex-m33
    mcu_meta_data_start_cpu_id: 0

    extra_images: [upower, spl, atf, uboot, tee, mcu]

  # ======== EdgeLock Enclave section ========
  ele: {}

  # ======== OTFAD section ========
  otfad:
    keyblob_byte_swap_cnt: 0
    sb_21_supported: False
    has_kek_fuses: False
    supports_key_scrambling: True
    # TODO add fuses
    additional_template: ["otfad_scramble"]

  # ======== Bootable image section ========
  bootable_image:
    mem_types:
      serial_downloader:
        segments:
          primary_image_container_set: 0x0
          secondary_image_container_set: -1 # Just behind previous segment
      flexspi_nor:
        note: "
          Connected FlexSPI0.\n
          - Real time core images only\n
          Connected FlexSPI2. \n
          - AP image only for dual-boot configuration\n
          - RT image and AP image for single-boot configuration
          "
        segments:
          keyblob: 0x0000
          fcb: 0x0400
          #not_used: 0xC00
          primary_image_container_set: 0x1_000
          secondary_image_container_set: -1 # Just behind previous segment
      emmc:
        note: "Connected uSDHC0. \n
          - AP image only for dual-boot configuration\n
          - RT image and AP image for single-boot configuration"
        segments:
          primary_image_container_set: 0x8_000
          secondary_image_container_set: -1 # Just behind previous segment
      sd:
        note: "Connected uSDHC1/uSDHC2. \n
          - AP image only for dual-boot configuration\n
          - RT image and AP image for single-boot configuration"
        segments:
          primary_image_container_set: 0x8_000
          secondary_image_container_set: -1 # Just behind previous segment
      flexspi_nand:
        note: "Connected FlexSPI2.\n
          - AP image only for dual-boot configuration\n
          - RT image and AP image for single-boot configuration"
        segments:
          # xmcd: 0x00 TODO: add support for XMCD
          primary_image_container_set: 0x400 # That should be Right behind FCB/DBBT
          secondary_image_container_set: -1 # Just behind previous segment
      recovery_spi:
        note: Connected to LPSPI4/5. SPI NOR recovery image
        segments:
          primary_image_container_set: 0x00
          secondary_image_container_set: -1 # Just behind previous segment

  # ======== Misc signing section ========
  signing:
    pss_padding: true

  # ======== Fastboot ========
  fastboot:
    address: 0x8280_0000
    size: 0x2000_0000

  # ======== nxpuuu ==========
  nxpuuu: {}

  # ======== EL2GO TP section ========
  el2go_tp:
    el2go_interface: uboot_fastboot
    el2go_name: IMX8
    prov_method: oem_app
    validation_method: max_count=16;max_total_size=16384
    uuid_fuse_index: "7 0 4"
