
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.159404                       # Number of seconds simulated
sim_ticks                                159404572000                       # Number of ticks simulated
final_tick                               159404572000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 382604                       # Simulator instruction rate (inst/s)
host_op_rate                                   382604                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              168179240                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656504                       # Number of bytes of host memory used
host_seconds                                   947.82                       # Real time elapsed on the host
sim_insts                                   362642180                       # Number of instructions simulated
sim_ops                                     362642209                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 159404572000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           40640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           17216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              57856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        40640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40640                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 904                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             254948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             108001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                362950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        254948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           254948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            254948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            108001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               362950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         904                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  57856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   57856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  159404485000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   904                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    284.701030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.795441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.364388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           68     35.05%     35.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           47     24.22%     59.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           30     15.46%     74.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      5.15%     79.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      6.70%     86.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      3.09%     89.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.54%     91.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.54%     92.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14      7.21%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          194                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     17516500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                34466500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4520000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19376.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38126.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      699                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  176332394.91                       # Average gap between requests
system.mem_ctrls.pageHitRate                    77.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   949620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   481965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 4212600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         11063520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              9133680                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               679680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        41099280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        13235520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      38224170960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            38305026825                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.300678                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         159382719250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1187500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 159258175750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     34469750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      15930500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     90128500                       # Time in different power states
system.mem_ctrls_1.actEnergy                   514080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   254265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2241960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              4677990                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               421440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        25600410                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3082080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      38239523940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            38281847925                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.155269                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         159393172000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       862000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 159329048000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      8024750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       8150750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     56146500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 159404572000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                81121865                       # Number of BP lookups
system.cpu.branchPred.condPredicted          74012167                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           9313640                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             52941325                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                47773281                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.238166                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         5090261                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            4585078                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           505183                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       104482                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    159404572000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        318809145                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           53636176                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      409105962                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    81121865                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           52358359                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     255793979                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                18627984                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   94                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  50946238                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1025324                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          318744271                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.283492                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.177268                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 68290786     21.42%     21.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                168185563     52.76%     74.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 32365302     10.15%     84.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 35490637     11.13%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  6235534      1.95%     97.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  5672684      1.77%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1114380      0.34%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1388974      0.43%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      411      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            318744271                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.254452                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.283231                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 67299326                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1970604                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 243549800                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                623317                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                5301224                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             46065504                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred               4180788                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              396570811                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               6010446                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                5301224                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 75305755                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  777910                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6912                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 236069455                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1283015                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              390335652                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     15                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1106601                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1196                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           298510462                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             492998833                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        492998779                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                54                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             280380800                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 18129662                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              40570                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           2321                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1848715                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             60177023                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16158566                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            629124                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           187967                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  378923944                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1758                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 373846985                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                39                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        16283492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      8371885                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1638                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     318744271                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.172874                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.024352                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            82631820     25.92%     25.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           144947036     45.47%     71.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            55648368     17.45%     88.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27492328      8.62%     97.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5885360      1.84%     99.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1523464      0.47%     99.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              343823      0.10%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              272045      0.08%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  27      0.00%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       318744271                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  272035     99.89%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      11      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    152      0.05%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   122      0.04%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                2      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                63      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             290634553     77.74%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              9396224      2.51%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   121      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   6      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  19      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   7      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             57711201     15.43%     95.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16104760      4.30%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              14      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             15      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::total              373846985                       # Type of FU issued
system.cpu.iq.rate                           1.172635                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      272322                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000728                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1066710474                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         395209443                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    368843632                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 128                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 80                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           59                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              374119179                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      65                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           204494                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4362284                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          791                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          332                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       488735                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           149                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                5301224                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  777163                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   604                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           378925702                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           5328535                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              60177023                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             16158566                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1715                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   590                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            332                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        4812574                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       758123                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              5570697                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             369529899                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              56822123                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4317086                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     72800904                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 71276630                       # Number of branches executed
system.cpu.iew.exec_stores                   15978781                       # Number of stores executed
system.cpu.iew.exec_rate                     1.159094                       # Inst execution rate
system.cpu.iew.wb_sent                      369141442                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     368843691                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 152523948                       # num instructions producing a value
system.cpu.iew.wb_consumers                 179259603                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.156942                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.850855                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        16283498                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             120                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           5300872                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    312668049                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.159831                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.564530                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    131136154     41.94%     41.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    105757403     33.82%     75.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     25177616      8.05%     83.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     29785532      9.52%     93.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      8031159      2.56%     95.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2921563      0.93%     96.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2669181      0.85%     97.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3090087      0.98%     98.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4099354      1.31%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    312668049                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            362642180                       # Number of instructions committed
system.cpu.commit.committedOps              362642209                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       71484570                       # Number of memory references committed
system.cpu.commit.loads                      55814739                       # Number of loads committed
system.cpu.commit.membars                          29                       # Number of memory barriers committed
system.cpu.commit.branches                   68882657                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         54                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 360652650                       # Number of committed integer instructions.
system.cpu.commit.function_calls              6369636                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           35      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        281761265     77.69%     77.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         9396215      2.59%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               95      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             16      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              5      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             2      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        55814729     15.39%     95.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       15669816      4.32%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           10      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           15      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::total         362642209                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4099354                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    687494051                       # The number of ROB reads
system.cpu.rob.rob_writes                   763948985                       # The number of ROB writes
system.cpu.timesIdled                             484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           64874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   362642180                       # Number of Instructions Simulated
system.cpu.committedOps                     362642209                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.879128                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.879128                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.137489                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.137489                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                466341928                       # number of integer regfile reads
system.cpu.int_regfile_writes               283922627                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        45                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       34                       # number of floating regfile writes
system.cpu.misc_regfile_reads                      49                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     29                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 159404572000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           221.983993                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            72005435                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               269                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          267678.197026                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            281500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   221.983993                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.216781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.216781                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.260742                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         144013127                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        144013127                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 159404572000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     56336233                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        56336233                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     15668874                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15668874                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           28                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      72005107                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         72005107                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     72005107                       # number of overall hits
system.cpu.dcache.overall_hits::total        72005107                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          331                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           331                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          929                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1260                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1260                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1260                       # number of overall misses
system.cpu.dcache.overall_misses::total          1260                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     31821000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31821000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     60173973                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     60173973                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       304500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       304500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     91994973                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     91994973                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     91994973                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     91994973                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     56336564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     56336564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     15669803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15669803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     72006367                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     72006367                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     72006367                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     72006367                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000059                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000017                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000017                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 96135.951661                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 96135.951661                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64772.844994                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 64772.844994                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data       101500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       101500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 73011.883333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73011.883333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 73011.883333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73011.883333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1997                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                45                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.377777                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    25.428571                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          208                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          208                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          785                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          785                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          993                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          993                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          993                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          993                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          123                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          267                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          267                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     12178500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12178500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     12673999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12673999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       189000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       189000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     24852499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24852499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     24852499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24852499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.058823                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058823                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 99012.195121                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 99012.195121                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88013.881944                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88013.881944                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        94500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        94500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 93080.520599                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 93080.520599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 93080.520599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93080.520599                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 159404572000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           336.970146                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            50946079                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          75364.022189                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   336.970146                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.658144                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.658144                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          213                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         101893150                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        101893150                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 159404572000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     50945403                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        50945403                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      50945403                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         50945403                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     50945403                       # number of overall hits
system.cpu.icache.overall_hits::total        50945403                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          834                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           834                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          834                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            834                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          834                       # number of overall misses
system.cpu.icache.overall_misses::total           834                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     68206499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68206499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     68206499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68206499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     68206499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68206499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     50946237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     50946237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     50946237                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     50946237                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     50946237                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     50946237                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 81782.372901                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81782.372901                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 81782.372901                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81782.372901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 81782.372901                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81782.372901                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          473                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          235                       # number of writebacks
system.cpu.icache.writebacks::total               235                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          158                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          158                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          158                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          158                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          158                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          158                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     57532499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57532499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     57532499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57532499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     57532499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57532499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 85107.247041                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85107.247041                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 85107.247041                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85107.247041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 85107.247041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85107.247041                       # average overall mshr miss latency
system.cpu.icache.replacements                    235                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 159404572000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   625.950648                       # Cycle average of tags in use
system.l2.tags.total_refs                        1182                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       904                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.307522                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        403.966434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        221.984213                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.012328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.006774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.019102                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           904                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          626                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.027587                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10360                       # Number of tag accesses
system.l2.tags.data_accesses                    10360                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 159404572000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks          235                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              235                       # number of WritebackClean hits
system.l2.ReadCleanReq_hits::cpu.inst              41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.demand_hits::cpu.inst                    41                       # number of demand (read+write) hits
system.l2.demand_hits::total                       41                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   41                       # number of overall hits
system.l2.overall_hits::total                      41                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              144                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 144                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           635                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              635                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             125                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 635                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 269                       # number of demand (read+write) misses
system.l2.demand_misses::total                    904                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                635                       # number of overall misses
system.l2.overall_misses::cpu.data                269                       # number of overall misses
system.l2.overall_misses::total                   904                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     12453500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      12453500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     56082000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56082000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     12178500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12178500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      56082000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      24632000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         80714000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     56082000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     24632000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        80714000                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks          235                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          235                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               676                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               269                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  945                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              676                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              269                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 945                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.939349                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.939349                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.939349                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.956613                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.939349                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.956613                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 86482.638888                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86482.638888                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 88318.110236                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88318.110236                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data        97428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        97428                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 88318.110236                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91568.773234                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89285.398230                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 88318.110236                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91568.773234                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89285.398230                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            144                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          635                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          635                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          125                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          125                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            635                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               904                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           635                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              904                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     11013500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11013500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     49732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     10928500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     10928500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     49732000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     21942000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     71674000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     49732000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     21942000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     71674000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.939349                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.939349                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.939349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.956613                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.939349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.956613                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 76482.638888                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76482.638888                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 78318.110236                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78318.110236                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data        87428                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        87428                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 78318.110236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81568.773234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79285.398230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 78318.110236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81568.773234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79285.398230                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests           904                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 159404572000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                760                       # Transaction distribution
system.membus.trans_dist::ReadExReq               144                       # Transaction distribution
system.membus.trans_dist::ReadExResp              144                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           760                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        57856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   57856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               904                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     904    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 904                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1104500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4796500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         1182                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 159404572000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               801                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          235                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              144                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             144                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          125                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        58304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        17216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  75520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              945                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    945    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                945                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             826000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1014000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            403999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
