Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Mar 23 18:29:56 2022
| Host         : Sky running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fls_timing_summary_routed.rpt -pb fls_timing_summary_routed.pb -rpx fls_timing_summary_routed.rpx -warn_on_violation
| Design       : fls
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: en (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: curState_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: curState_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: lock_reg/L7/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.461        0.000                      0                  177        0.167        0.000                      0                  177        4.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.461        0.000                      0                  177        0.167        0.000                      0                  177        4.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.952ns (18.899%)  route 4.085ns (81.101%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.705     5.308    clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.860     6.623    cnt_reg_n_0_[7]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[0]_i_8/O
                         net (fo=1, routed)           0.984     7.732    cnt[0]_i_8_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.856 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.555     8.410    cnt[0]_i_2_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.124     8.534 r  f[15]_i_1/O
                         net (fo=21, routed)          0.788     9.322    f[15]_i_1_n_0
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.446 r  f1[15]_i_1/O
                         net (fo=48, routed)          0.899    10.345    curState
    SLICE_X4Y77          FDRE                                         r  f1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589    15.012    clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  f1_reg[12]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X4Y77          FDRE (Setup_fdre_C_R)       -0.429    14.806    f1_reg[12]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.952ns (18.899%)  route 4.085ns (81.101%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.705     5.308    clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.860     6.623    cnt_reg_n_0_[7]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[0]_i_8/O
                         net (fo=1, routed)           0.984     7.732    cnt[0]_i_8_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.856 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.555     8.410    cnt[0]_i_2_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.124     8.534 r  f[15]_i_1/O
                         net (fo=21, routed)          0.788     9.322    f[15]_i_1_n_0
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.446 r  f1[15]_i_1/O
                         net (fo=48, routed)          0.899    10.345    curState
    SLICE_X4Y77          FDRE                                         r  f1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589    15.012    clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  f1_reg[13]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X4Y77          FDRE (Setup_fdre_C_R)       -0.429    14.806    f1_reg[13]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.952ns (18.899%)  route 4.085ns (81.101%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.705     5.308    clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.860     6.623    cnt_reg_n_0_[7]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[0]_i_8/O
                         net (fo=1, routed)           0.984     7.732    cnt[0]_i_8_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.856 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.555     8.410    cnt[0]_i_2_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.124     8.534 r  f[15]_i_1/O
                         net (fo=21, routed)          0.788     9.322    f[15]_i_1_n_0
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.446 r  f1[15]_i_1/O
                         net (fo=48, routed)          0.899    10.345    curState
    SLICE_X4Y77          FDRE                                         r  f1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589    15.012    clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  f1_reg[15]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X4Y77          FDRE (Setup_fdre_C_R)       -0.429    14.806    f1_reg[15]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.952ns (18.899%)  route 4.085ns (81.101%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.705     5.308    clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.860     6.623    cnt_reg_n_0_[7]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[0]_i_8/O
                         net (fo=1, routed)           0.984     7.732    cnt[0]_i_8_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.856 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.555     8.410    cnt[0]_i_2_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.124     8.534 r  f[15]_i_1/O
                         net (fo=21, routed)          0.788     9.322    f[15]_i_1_n_0
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.446 r  f1[15]_i_1/O
                         net (fo=48, routed)          0.899    10.345    curState
    SLICE_X4Y77          FDRE                                         r  f1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589    15.012    clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  f1_reg[9]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X4Y77          FDRE (Setup_fdre_C_R)       -0.429    14.806    f1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f0_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 0.952ns (18.916%)  route 4.081ns (81.084%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.705     5.308    clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.860     6.623    cnt_reg_n_0_[7]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[0]_i_8/O
                         net (fo=1, routed)           0.984     7.732    cnt[0]_i_8_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.856 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.555     8.410    cnt[0]_i_2_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.124     8.534 r  f[15]_i_1/O
                         net (fo=21, routed)          0.788     9.322    f[15]_i_1_n_0
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.446 r  f1[15]_i_1/O
                         net (fo=48, routed)          0.894    10.341    curState
    SLICE_X5Y77          FDRE                                         r  f0_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589    15.012    clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  f0_reg[10]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y77          FDRE (Setup_fdre_C_R)       -0.429    14.806    f0_reg[10]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 0.952ns (18.916%)  route 4.081ns (81.084%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.705     5.308    clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.860     6.623    cnt_reg_n_0_[7]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[0]_i_8/O
                         net (fo=1, routed)           0.984     7.732    cnt[0]_i_8_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.856 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.555     8.410    cnt[0]_i_2_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.124     8.534 r  f[15]_i_1/O
                         net (fo=21, routed)          0.788     9.322    f[15]_i_1_n_0
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.446 r  f1[15]_i_1/O
                         net (fo=48, routed)          0.894    10.341    curState
    SLICE_X5Y77          FDRE                                         r  f0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589    15.012    clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  f0_reg[11]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y77          FDRE (Setup_fdre_C_R)       -0.429    14.806    f0_reg[11]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f0_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 0.952ns (18.916%)  route 4.081ns (81.084%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.705     5.308    clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.860     6.623    cnt_reg_n_0_[7]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[0]_i_8/O
                         net (fo=1, routed)           0.984     7.732    cnt[0]_i_8_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.856 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.555     8.410    cnt[0]_i_2_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.124     8.534 r  f[15]_i_1/O
                         net (fo=21, routed)          0.788     9.322    f[15]_i_1_n_0
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.446 r  f1[15]_i_1/O
                         net (fo=48, routed)          0.894    10.341    curState
    SLICE_X5Y77          FDRE                                         r  f0_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589    15.012    clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  f0_reg[12]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y77          FDRE (Setup_fdre_C_R)       -0.429    14.806    f0_reg[12]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f0_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 0.952ns (18.916%)  route 4.081ns (81.084%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.705     5.308    clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.860     6.623    cnt_reg_n_0_[7]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[0]_i_8/O
                         net (fo=1, routed)           0.984     7.732    cnt[0]_i_8_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.856 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.555     8.410    cnt[0]_i_2_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.124     8.534 r  f[15]_i_1/O
                         net (fo=21, routed)          0.788     9.322    f[15]_i_1_n_0
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.446 r  f1[15]_i_1/O
                         net (fo=48, routed)          0.894    10.341    curState
    SLICE_X5Y77          FDRE                                         r  f0_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589    15.012    clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  f0_reg[13]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y77          FDRE (Setup_fdre_C_R)       -0.429    14.806    f0_reg[13]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f0_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 0.952ns (18.916%)  route 4.081ns (81.084%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.705     5.308    clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.860     6.623    cnt_reg_n_0_[7]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[0]_i_8/O
                         net (fo=1, routed)           0.984     7.732    cnt[0]_i_8_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.856 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.555     8.410    cnt[0]_i_2_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.124     8.534 r  f[15]_i_1/O
                         net (fo=21, routed)          0.788     9.322    f[15]_i_1_n_0
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.446 r  f1[15]_i_1/O
                         net (fo=48, routed)          0.894    10.341    curState
    SLICE_X5Y77          FDRE                                         r  f0_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589    15.012    clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  f0_reg[14]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y77          FDRE (Setup_fdre_C_R)       -0.429    14.806    f0_reg[14]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f0_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 0.952ns (18.916%)  route 4.081ns (81.084%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.705     5.308    clk_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  cnt_reg[7]/Q
                         net (fo=2, routed)           0.860     6.623    cnt_reg_n_0_[7]
    SLICE_X1Y74          LUT4 (Prop_lut4_I0_O)        0.124     6.747 f  cnt[0]_i_8/O
                         net (fo=1, routed)           0.984     7.732    cnt[0]_i_8_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I4_O)        0.124     7.856 f  cnt[0]_i_2/O
                         net (fo=3, routed)           0.555     8.410    cnt[0]_i_2_n_0
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.124     8.534 r  f[15]_i_1/O
                         net (fo=21, routed)          0.788     9.322    f[15]_i_1_n_0
    SLICE_X2Y75          LUT2 (Prop_lut2_I0_O)        0.124     9.446 r  f1[15]_i_1/O
                         net (fo=48, routed)          0.894    10.341    curState
    SLICE_X5Y77          FDRE                                         r  f0_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.589    15.012    clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  f0_reg[15]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y77          FDRE (Setup_fdre_C_R)       -0.429    14.806    f0_reg[15]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  4.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 f1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.190ns (66.187%)  route 0.097ns (33.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.512    clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  f1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  f1_reg[9]/Q
                         net (fo=3, routed)           0.097     1.750    f1_reg_n_0_[9]
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.049     1.799 r  f0[9]_i_1/O
                         net (fo=1, routed)           0.000     1.799    f0[9]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  f0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  f0_reg[9]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.107     1.632    f0_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 f1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.119%)  route 0.109ns (36.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.593     1.512    clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  f1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  f1_reg[12]/Q
                         net (fo=3, routed)           0.109     1.762    f1_reg_n_0_[12]
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.045     1.807 r  f0[12]_i_1/O
                         net (fo=1, routed)           0.000     1.807    f0[12]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  f0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  f0_reg[12]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.092     1.617    f0_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 f1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.509    clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  f1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  f1_reg[0]/Q
                         net (fo=3, routed)           0.108     1.758    f1_reg_n_0_[0]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.045     1.803 r  f0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.803    f0[0]_i_1_n_0
    SLICE_X5Y74          FDRE                                         r  f0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.858     2.023    clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  f0_reg[0]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.091     1.613    f0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 f1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.509    clk_IBUF_BUFG
    SLICE_X4Y75          FDRE                                         r  f1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  f1_reg[4]/Q
                         net (fo=3, routed)           0.108     1.758    f1_reg_n_0_[4]
    SLICE_X5Y75          LUT3 (Prop_lut3_I0_O)        0.045     1.803 r  f0[4]_i_1/O
                         net (fo=1, routed)           0.000     1.803    f0[4]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  f0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.858     2.023    clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  f0_reg[4]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X5Y75          FDRE (Hold_fdre_C_D)         0.091     1.613    f0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 f1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.351%)  route 0.163ns (46.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  f1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  f1_reg[14]/Q
                         net (fo=3, routed)           0.163     1.817    f1_reg_n_0_[14]
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.045     1.862 r  f0[14]_i_1/O
                         net (fo=1, routed)           0.000     1.862    f0[14]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  f0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  f0_reg[14]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.092     1.638    f0_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 f1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.508%)  route 0.168ns (47.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.509    clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  f1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  f1_reg[2]/Q
                         net (fo=3, routed)           0.168     1.819    f1_reg_n_0_[2]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.045     1.864 r  f0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    f0[2]_i_1_n_0
    SLICE_X5Y74          FDRE                                         r  f0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.858     2.023    clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  f0_reg[2]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.092     1.614    f0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  cnt_reg[0]/Q
                         net (fo=4, routed)           0.168     1.823    cnt_reg_n_0_[0]
    SLICE_X1Y77          LUT3 (Prop_lut3_I1_O)        0.045     1.868 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    cnt[0]
    SLICE_X1Y77          FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.091     1.604    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 f1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.095%)  route 0.209ns (52.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  f1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  f1_reg[10]/Q
                         net (fo=3, routed)           0.209     1.863    f1_reg_n_0_[10]
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.045     1.908 r  f0[10]_i_1/O
                         net (fo=1, routed)           0.000     1.908    f0[10]_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  f0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  f0_reg[10]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.091     1.637    f0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     1.784    cnt_reg_n_0_[11]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    cnt_reg[12]_i_1_n_5
    SLICE_X0Y75          FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 f1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.527%)  route 0.214ns (53.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.590     1.509    clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  f1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  f1_reg[3]/Q
                         net (fo=3, routed)           0.214     1.864    f1_reg_n_0_[3]
    SLICE_X5Y74          LUT3 (Prop_lut3_I0_O)        0.045     1.909 r  f0[3]_i_1/O
                         net (fo=1, routed)           0.000     1.909    f0[3]_i_1_n_0
    SLICE_X5Y74          FDRE                                         r  f0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.858     2.023    clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  f0_reg[3]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X5Y74          FDRE (Hold_fdre_C_D)         0.107     1.629    f0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     cnt_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     f_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     f_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     f_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     f_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     cnt_reg[16]/C



