                                                     Traffic Manager Data Sheet                                                                          89TTM552
                                                                                                                                     Preliminary Information*
Description                                                                                          The 89TTM552 can be used in standalone mode to handle conges-
                                                                                               tion management and scheduling of traffic where three levels of hier-
    The 89TTM55x Traffic Manager chipset consists of a 89TTM552                                archy and 4K queues (AFQs) are sufficient.
aggregate-flow device and a 89TTM553 per-flow device. The 89TTM55x
Traffic Manager manages bandwidth resources by shaping traffic to                                   The 89TTM552 can perform simultaneous scheduling of a large
defined rate profiles and by precisely controlling the allocation of band-                     number of flows, each at an individual rate of fine granularity, and with
width and acceptance of new traffic during times of network congestion.                        many user-configurable features allowing maximum flexibility and
The 89TTM55x provides a full suite of configurable algorithms that                             performance. It has congestion management mechanisms that manage
support quality of service differentiation for any data protocol, at line                      shared traffic buffering resources. If buffer memory approaches its limit
rates of 10 Gbps.                                                                              because data arrives at a queue faster than it can depart, the 89TTM552
                                                                                               performs per-queue congestion management. It can also intelligently
    The 89TTM552, which can operate as a standalone device, is a 10                            discard lower priority traffic as it arrives until memory resources become
Gbps simplex device providing the following features:                                          available.
        – An aggregate-flow (AFQ) scheduler that can be used for class-
             based, virtual pipe, or flow scheduling for up to 4K queues.                           The 89TTM552 controls traffic forwarding, manages the shared
        – A logical port scheduler (1K port queues).                                           buffer resources with multi-level thresholding, maintains the various
        – Output queuing for channel-based backpressure from a                                 queues, and generates queue service selections (scheduling for depar-
             framer or fabric (1K OQs).                                                        tures) using bandwidth management algorithms developed by IDT.
        – Supports up to 256 MB external data buffering.                                       Using industry-standard 16-bit LVDS Rx and Tx interfaces, the
        – Sophisticated congestion management features to manage                               89TTM552 receives and transmits data as packets or cells.
             buffer resources.
        – Spatial multicast labeling for the switch fabric and logical multi-                       The 89TTM552 manages its data storage internally. It has fixed
             casting.                                                                          blocks of memory for storing and forwarding data, and for managing
        – Packet segmentation and reassembly across fabric or SPI4.2                           memory resources according to quality of service parameters. Each
             channels.                                                                         block, or cell, contains up to 64 bytes of data payload from a packet. The
        – AAL-5 segmentation and reassembly.                                                   89TTM552 can process up to 35 Mcps/Mpps for both arrivals and depar-
                                                                                               tures. The 89TTM552 and 89TTM553 both operate up to 175 MHz.
                                          IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.
                                                                                       1 of 37                                                             April 7, 2005
 2005 Integrated Device Technology, Inc.            *Notice: The information in this document is subject to change without notice                                  DSC 6796


   IDT 89TTM552
    The 89TTM552 connects seamlessly to IDT’s 89TSF family of switch                                            regardless of the number of flows, traffic size, and patterns.
fabric products. It can also operate seamlessly with network processors                                     ◆
                                                                                                                Up to 256 megabytes of external memory buffer space
and switch fabrics that use one of its 16-bit LVDS interface protocols.                                         (equivalent to a 210 ms buffer at 10 Gbps).
The 89TTM552 can also directly transmit to third-party framers/PHYs                                         ◆
                                                                                                                Support (Rx and Tx) for industry-standard SPI-4 phase 2,
that have SPI4.2 interfaces.                                                                                    NPF Streaming Interface, and CSIX over LVDS.
    The 89TTM553 consists of a flow-based available-rate scheduler                                          ◆ Hierarchical queuing and precise scheduling:
with a weighted fair queuing (WFQ) engine and adds support for further                                        – Traffic management flexibility.
hierarchical scheduling with queues for up to 1M flows. Both devices,                                         – Support for up to 4K aggregate flow queues (AFQs), 2K arrival
the 89TTM552 and 89TTM553, are used when additional hierarchical                                                    reassembly queues (ARQs), 1K port queues (PQs) and 1K
scheduling and a large number of simultaneous flows are required. See                                               output queues/channels (OQs) with no external memory
Figure 1 for a functional diagram of the 89TTM55x chipset.                                                          required. Configurable AFQ-to-port assignments.
                                                                                                              – Support for up to 1M discrete flows (FLQs), with queuing for
89TTM552
89TTM552 Interfaces   Interfaces                                                                                    each flow, using external memory. Configurable mapping of
                                                                                                                    FLQs into aggregate flow queues.
    The 89TTM552 has a 16-bit LVDS receive interface and a 16-bit                                             – Two-level FLQ scheduling mode that supports up to 128K or
LVDS transmit interface. These two interfaces can be configured inde-                                               256K virtual pipe or subscriber queues with up to 8 or 4 CoS
pendently to operate in one of the following 4 modes.                                                               priority queues each.
                                                                                                              – Accurate byte-rate shaping at the FLQ, AFQ and port levels.
             Note: In the following 2 modes, up to 16 channels or output                                    ◆ Multiple levels of buffer congestion management.
             queues are supported.1                                                                           – Hierarchical queue structure and thresholding.
         – OI Forum SPI-4p2 (System Packet Interface, Level 4, Phase                                          – Congestion indication.
              2). SPI-4p2 (or SPI4.2) is a physical interface standard for the                                – Dynamic adjustment of thresholds during periods of conges-
              transfer of data between a network processing device and a                                            tion.
              framer. It is anticipated that this mode will be used on the                                    – Packet discard (PD).
              89TTM552’s interface to a network processor or a framer.                                        – Weighted random early discard (WRED).
         – NPF Streaming Interface (NPE-NPE).                                                                 – Local congestion indication (CI).
              It is anticipated that this mode will be used on 89TTM552’s                                   ◆
                                                                                                                Configurable forwarding based on classification index.
              interface to an NPU.                                                                          ◆ Two ports for obtaining event-based statistics.
             Note: In the following 2 modes, up to 1024 channels or output                                  ◆
                                                                                                                Configurable on-chip diagnostic statistics.
             queues are supported.                                                                          ◆
                                                                                                                Bandwidth management rate guarantee and shaping
         – NPF Streaming Interface (NPE-Fabric).                                                                mechanisms for each flow, each aggregate flow and each
              It is anticipated that this mode will be used on 89TTM552’s                                       port queue.
              interface to a switch fabric.                                                                   – Priority and weighted bandwidth distribution mechanisms
         – CSIX over LVDS.                                                                                          across groups of flows and aggregate flows.
              It is anticipated that this mode will be used to interface to a                                 – Schedules rates as low as 2 kbps for each flow.
              switch fabric (including the 89TSF552/89TSF500 fabric).                                         – One- and two-level byte-rate FLQ scheduling: maximum and
                                                                                                                    minimum rates, and strict priority and weighted fair queuing
                                                                                                                    (WFQ) for each FLQ. Per-flow byte-rate shaping.
    The interfaces are 16 bits wide, in each direction, and transfer data at                                  – AFQ scheduling with byte-rate shaping: minimum and
up to 1.0 GHz. The interface between the 89TTM552 and 89TTM553                                                      maximum rates with VBR MBS and PCR enforcement.
consists of two unidirectional, source-synchronous buses. The interface                                             Excess distribution using weighted fair queuing (WFQ) and
is a DDR proprietary interface. Each interface includes a clock                                                     PRR.
(175 MHz) and parity.                                                                                         – Port queues: maximum rates with byte-rate scheduling.
                                                                                                            ◆
                                                                                                                Wire-speed logical multicasting.
    A 32-bit CPU interface provides system access to the 89TTM552’s                                           – Four classes of service.
registers, internal memory, and external memory. A 16-bit CPU interface                                       – Programmable service rate (minimum and excess bandwidth
provides system access to the 89TTM553’s registers, internal memory,                                                distribution).
and external memory. See Figure 2 for an example of a full-duplex 10                                          – Programmable thresholds.
Gbps system configuration.                                                                                    – Branch connections can be added and deleted during live
                                                                                                                    traffic.
                                                                                                              – Traffic management features on all multicast roots and
89TTM55x Features                                                                                                   branches.
      ◆
          Deterministic performance at 10 Gbps wire-speed (35 Mcps)                                         ◆
                                                                                                                Multicast label generation for spatial multicast support.
      1.
         External logic may be required if using a SPI4.2 channel configuration that is                     ◆ Integrated wire-speed AAL-5 segmentation and reassembly
      not a power-of-2. Refer to Operation with Unsupported SPI-4 Channel                                       (AAL-5 CPCS SAR) in the datapath.
      Configuration on page 11-6 in Chapter 11 of the 89TTM55x User Manual,
      available by contacting IDT.
                                                                                                            ◆
                                                                                                                32-bit processor interface running at up to 66 MHz with
                                                                                            2 of 37                                                             April 7, 2005
                                                          *Notice: The information in this document is subject to change without notice


IDT 89TTM552
     integrated AAL-5 SAR and DMA engine for data insertion and extraction.
    – Four classes of service.
    – Integrated AAL-5-compliant and packet-based SAR.
    – Programmable service rate.
    – Programmable queue thresholds.
    – Use of descriptors and DMA support for maximum performance.
    – 32-bit data bus transfer at up to 66 MHz.
  ◆
     Algorithms implemented in hardware; software intervention required for initialization and configuration only.
  ◆
     Error protection on all external RAM and BIST on all internal RAM.
  ◆ Inter-operable with the IDT ZTM200 traffic manager.
                                                               3 of 37                                             April 7, 2005


 IDT 89TTM552
89TTM55x Diagrams     iagrams
                                   Data Buffer Memory (DDR SDRAM)
                            89TTM552
                                    Multicast               Control Path SAR                     CPU and Peripheral      ZBus
                                  Engine (DFC)                    (SAR)                         Interface (CPIF, DMA)
                 SPI-4.2       Rx                                                                                     Tx SPI-4.2
                       or
                                                                                                   Datapath              or
              Streaming       DSR,           Memory Controller               OQ Manager                             DST,
                                                                                                    AAL-5                Streaming
               Interface      BRX                 (PBC)                     (VOQM, BPQ)                             BTX
                                                                                                  SAR (ILS)              Interface
                       or
                                                                                                                         or
         SIX-over-LVDS
                                                                                                                         CSIX-over-LVD
                               Forwarding
                                   and               Queue Manager                  Packet
                              Thresholding                (QM)                     Scheduler
                              Engine (AC)                                            (SS)
                                                                                                           Statistics    External
                                                   Extended Scheduler                                      Processor     Statistics
                                                        Interface                                            (SP)        Port
                            89TTM553
                                                 89TTM552-to-89TTM553                                      Statistics
                                                        Interface                                          Processor
                                                                                                             (SP)
                               Forwarding                                        Packet
                                   and               Queue Manager             Scheduler
                              Thresholding                (QM)                 (ARS, GS,         CPU and Peripheral       ZBus
                              Engine (AC)                                        WFQ)           Interface (CPIF, DMA)
                                                  Figure 1 89TTM55x Functional Block Diagram
                               Ingress
                                                                   Rx        Ingress         Tx
                          (from PHY)                NPU
                                                                           89TTM552
                                                                                                         Switch
                                                                 16-bit                    16-bit
                                                                                                         Fabric
                                                                 LVDS                      LVDS
                                                                                                        (89TSF)
                               Egress               NPU                      Egress
                             (to PHY)                or
                                                                   Tx      89TTM552          Rx
                                                   Framer
                                                                           89TTM553       Optional Flow-Based
                                                                                          Scheduler
                                       Figure 2 Example of a Full-duplex 10 Gbps System Configuration
                                                                      4 of 37                                                       April 7, 2005


 IDT 89TTM552
89TTM552 Pin Description
          Note: Information in this section is subject to change. Contact your IDT FAE before making design decisions.
  In this data sheet, direction is indicated as follows: I for In, O for Out, B for Bidirectional, and P for power.
                Signal Name                       I/O Type               Dir.1        Freq.                                     Remarks
           FLQS_DIN[21:0],                    1.5V HSTL Class 1            I         175 MHz          ‘External scheduler control in’ serial interface
           FLQS_DIN_PRTY                                                                              (22 signal lines + 1 parity line)
           FLQS_CLKIN                         1.5V HSTL Class 1            I         175 MHz          External scheduler clock in
           FLQS_TIC_IN                        1.5V HSTL Class 1            I        33.33 MHz         External scheduler cell time tick in
           FLQS_DOUT[17:0],                   1.5V HSTL Class 1           O          175 MHz          ‘External scheduler control out’ serial interface
           FLQS_DOUT_PRTY                                                                             (18 signal lines + 1 parity line)
           FLQS_CLKOUT                        1.5V HSTL Class 1           O          175 MHz          External scheduler clock out
           FLQS_TIC_OUT                       1.5V HSTL Class 1           O         33.33 MHz         External scheduler cell time tick out
           FLQS_VREF[1:0]                             0.75V               —              —            HSTL reference. Nominally VDDQ / 2, so connect to 0.75 V
                                             Table 1 89TTM552 / 89TTM553 “External Flow Scheduler” Control Interface2
            1.
               The 89TTM553 shares these lines, and the I/O direction is, of course, the opposite of these.
            2.
               These lines multiplex many logical signals over 5 clocks.
                Signal Name                       I/O Type               Dir.         Freq.                                     Remarks
           PP_D, PP_PRTY                      1.5V HSTL Class 1            I         175 MHz          Protocol processor data and parity from external protocol pro-
                                                                                                      cessor device
           PP_CLK                             1.5V HSTL Class 1            I         175 MHz          Source-synchronous protocol processor port clock from exter-
                                                                                                      nal protocol processor device
           PP_TIC                             1.5V HSTL Class 1            I        33.33 MHz         Protocol processor port cell time tick from external protocol
                                                                                                      processor device
           PP_VREF                                    0.75V               —              —            HSTL reference. Nominally VDDQ / 2, so connect to 0.75 V
                                                            Table 1 External Protocol Processor Port Interface
  The 89TTM552 operates the BRx and BTX interfaces with LVDS. The flexible interface can operates in either SPI-4.2, CSIX-over-LVDS, or NPF SI
modes. The NPU/system receive interface has 16-bit data, 4-bit status for LVDS and 2-bit status for LVTTL.
                 Signal Name                        I/O Type              Dir.         Freq.                                    Remarks
           RX_CLKP, RX_CLKN                            LVDS1                 I        500 MHz         Rx data clock
           RX_SOFP, RX_SOFN                             LVDS                 I        500 MHz         Rx control input
           RX_DP[15:0], RX_DN[15:0]                     LVDS                 I        500 MHz         Rx data bus input (16-bit)
           RX_PRTYP, RX_PRTYN                           LVDS                 I        500 MHz         Rx parity over Rx data bus
           RX_STAT_CLKP,                                LVDS                 O        500 MHz         Rx status clock output
           RX_STAT_CLKN
                                                            Table 2 Receive Traffic Interface (BRx) (Part 1 of 2)
                                                                                     5 of 37                                                                    April 7, 2005


IDT 89TTM552
             Signal Name                          I/O Type             Dir.        Freq.                                 Remarks
       RX_STAT_SOFP,                                 LVDS               O         500 MHz      Rx status control output
       RX_STAT_SOFN
       RX_STAT_DP[3:0],                              LVDS               O         500MHz       Rx status bus output
       RX_STAT_DN[3:0]
       RX_STAT_PRTYP,                                LVDS               O         500 MHz      Rx status parity over Rx status bus
       RX_STAT_PRTYN
       RX_SPI4_STAT_CLK                       3.3V LVTTL, 16mA          O           1/4 of     Rx SPI-4 status clock
                                                      drive                       500 MHz
       RX_SPI4_STAT_D[1:0]                    3.3V LVTTL, 16mA          O             —        Rx SPI-4 status outputs
                                                      drive
       RX_VREF[1:0]                                  1.25V              —             —        Reference voltage for LVDS transmitter termination voltage.
                                                                                               Nominally set at 1.25V
                                                          Table 2 Receive Traffic Interface (BRx) (Part 2 of 2)
        1. Note  that the PIC buffer interface requires a 2.6V power supply. That means, separate power supplies are needed for the NPU/System Rx & Tx (LVDS)
           interfaces and the PIC buffer (SSTL2) interface.
 The BTx transmit interface has 16-bit data, 4-bit status for LVDS and 2-bit status for LVTTL.
             Signal Name                          I/O Type             Dir.        Freq.                                 Remarks
       TX_CLKP, TX_CLKN                              LVDS1              O         500 MHz      Tx data clock
       TX_SOFP, TX_SOFN                              LVDS               O         500 MHz      Tx control output
       TX_DP[15:0], TX_DN[15:0]                      LVDS               O         500 MHz      Tx data bus output (16-bit)
       TX_PRTYP, TX_PRTYN                            LVDS               O         500 MHz      Tx parity over Tx data bus
       TX_STAT_CLKP,                                 LVDS                I        500 MHz      Tx status clock input
       TX_STAT_CLKN
       TX_STAT_SOFP,                                 LVDS                I        500 MHz      Tx status control input
       TX_STAT_SOFN
       TX_STAT_DP[3:0],                              LVDS                I        500 MHz      Tx status bus input
       TX_STAT_DN[3:0]
       TX_STAT_PRTYP,                                LVDS                I        500 MHz      Tx status parity over Tx status bus
       TX_STAT_PRTYN
       TX_SPI4_STAT_CLK                          3.3V LVTTL,             I        125 MHz      Tx SPI-4 status clock (1/4 of 500 MHz)
                                             100K internal pullup
       TX_SPI4_STAT_D[1:0]                       3.3V LVTTL,             I            —        Tx SPI-4 status input
                                             100K internal pullup
       TX_VREF[5:0]                                  1.25V              —             —        Reference voltage for LVDS transmitter termination voltage.
                                                                                               Nominally set at 1.25V
                                                                Table 3 Transmit Traffic Interface (BTx)
        1. Note  that the PIC buffer interface requires a 2.6V power supply. That means, separate power supplies are needed for the NPU/System Rx & Tx (LVDS)
           interfaces and the PIC buffer (SSTL2) interface.
                                                                                 6 of 37                                                                 April 7, 2005


IDT 89TTM552
          Signal Name     I/O Type          Dir.        Freq.                               Remarks
      LLST_CLK_CP (C), 1.5V HSTL Class 1      I        175 MHz    LL QDR SRAM input clock: This clock pair registers data
      LLST_CLK_CN (C#)                                            inputs on the rising edge of C and C#. All synchronous inputs
                                                                  must meet setup and hold times around the clock rising
                                                                  edges.
      LLST_CLK_KP (K), 1.5V HSTL Class 1      O        175 MHz    LL QDR SRAM output clock: This clock pair times the address
      LLST_CLK_KN (K#)                                            and control outputs to the rising edge of K, and times the data
                                                                  outputs on the rising edge of K and K#.
      LLST_ADDR[21:0]  1.5V HSTL Class 1      O        175 MHz    LL QDR SRAM address outputs:
      LLST_RD_N        1.5V HSTL Class 1      O        175 MHz    LL QDR SRAM synchronous read output (active low): When
                                                                  asserted, a read cycle is initiated to the external QDR SRAM
                                                                  devices.
      LLST_WR_N        1.5V HSTL Class 1      O        175 MHz    LL QDR SRAM synchronous write output (active low): When
                                                                  asserted, a write cycle is initiated to the external QDR SRAM
                                                                  devices.
      LLST_DIN[17:0]   1.5V HSTL Class 1      I        175 MHz    LL QDR SRAM data inputs: Input data must meet setup and
                                                                  hold times around the rising edges of C and C# during read
                                                                  operations
      LLST_DOUT[17:0]  1.5V HSTL Class 1      O        175 MHz    LL QDR SRAM data outputs: Output data is synchronized to
                                                                  the K and K# during write operations
      LLST_VREF[1:0]         0.75V           —            —       HSTL reference. Nominally VDDQ / 2, so connect to 0.75 V
                                          Table 4 Linked-List QDR SRAM
          Signal Name     I/O Type          Dir.        Freq.                               Remarks
      MC_CLK_CP (C),   1.5V HSTL Class 1      I        175 MHz    MC QDR SRAM input clock: This clock pair registers data
      MC_CLK_CN (C#)                                              inputs on the rising edge of C and C#. All synchronous inputs
                                                                  must meet setup and hold times around the clock rising
                                                                  edges.
      MC_CLK_KP (K),   1.5V HSTL Class 1      O        175 MHz    MC QDR SRAM output clock: This clock pair times the
      MC_CLK_KN (K#)                                              address and control outputs to the rising edge of K, and times
                                                                  the data outputs on the rising edge of K and K#.
      MC_ADDR[21:0]    1.5V HSTL Class 1      O        175 MHz    MC QDR SRAM address outputs:
      MC_RD_N          1.5V HSTL Class 1      O        175 MHz    MC QDR SRAM synchronous read output (active low): When
                                                                  asserted, a read cycle is initiated to the external QDR SRAM
                                                                  devices.
      MC_WR_N          1.5V HSTL Class 1      O        175 MHz    MC QDR SRAM synchronous write output (active low): When
                                                                  asserted, a write cycle is initiated to the external QDR SRAM
                                                                  devices.
      MC_DIN[17:0]     1.5V HSTL Class 1      I        175 MHz    MC QDR SRAM data inputs: Input data must meet setup and
                                                                  hold times around the rising edges of C and C# during read
                                                                  operations
                              Table 5 Multicast / Parent-Child QDR SRAM (Part 1 of 2)
                                                      7 of 37                                                               April 7, 2005


IDT 89TTM552
         Signal Name       I/O Type          Dir.        Freq.                               Remarks
      MC_DOUT[17:0]     1.5V HSTL Class 1      O        175 MHz    MC QDR SRAM data outputs: Output data is synchronized to
                                                                   the K and K# during write operations
      MC_BW_N[1:0]      1.5V HSTL Class 1      O        175 MHz    MC QDR SRAM byte write enable: This is used with
                                                                   MC_WR_N when writing to the QDR SRAM. By using these
                                                                   byte write enable signals, MC logic can write to half of a QDR
                                                                   RAM entry when programming the logical multicast branch
                                                                   table.
                                                                   MC_BW_N[0] controls MC_DOUT[8:0]. MC_BW_N[1] controls
                                                                   MC_DOUT[17:9].
      MC_VREF[1:0]            0.75V            —           —       HSTL reference. Nominally VDDQ / 2, so connect to 0.75 V
                               Table 5 Multicast / Parent-Child QDR SRAM (Part 2 of 2)
         Signal Name       I/O Type          Dir.        Freq.                               Remarks
      SAR_CLK_CP (C),   1.5V HSTL Class 1      I        175 MHz    ILS QDR SRAM input clock: This clock pair registers data
      SAR_CLK_CN (C#)                                              inputs on the rising edge of C and C#. All synchronous inputs
                                                                   must meet setup and hold times around the clock rising
                                                                   edges.
      SAR_CLK_KP (K),   1.5V HSTL Class 1      O        175 MHz    ILS QDR SRAM output clock: This clock pair times the
      SAR_CLK_KN (K#)                                              address and control outputs to the rising edge of K, and times
                                                                   the data outputs on the rising edge of K and K#.
      SAR_ADDR[21:0]    1.5V HSTL Class 1      O        175 MHz    ILS QDR SRAM address outputs:
      SAR_RD_N          1.5V HSTL Class 1      O        175 MHz    ILS QDR SRAM synchronous read output (active low): When
                                                                   asserted, a read cycle is initiated to the external QDR SRAM
                                                                   devices.
      SAR_WR_N          1.5V HSTL Class 1      O        175 MHz    ILS QDR SRAM synchronous write output (active low): WHen
                                                                   asserted, a write cycle is initiated to the external QDR SRAM
                                                                   devices.
      SAR_DIN[8:0]      1.5V HSTL Class 1      I        175 MHz    ILS QDR SRAM data inputs: Input data must meet setup and
                                                                   hold times around the rising edges of C and C# during read
                                                                   operations
      SAR_DOUT[8:0]     1.5V HSTL Class 1      O        175 MHz    ILS QDR SRAM data outputs: Output data is synchronized to
                                                                   the K and K# during write operations
      SAR_VREF                0.75V            —           —       HSTL reference. Nominally VDDQ / 2, so connect to 0.75 V
                                        Table 6 In-Line SAR (ILS) QDR SRAM
         Signal Name       I/O Type          Dir.        Freq.                               Remarks
      DRAM_CLKP[2:0]   2.6V SSTL2 CMOS1        O        175 MHz    DRAM clock, group 0 & group 1
                                                                   Important: See the footnote.
      DRAM_CLKN[2:0]   2.6V SSTL2 CMOS         O        175 MHz    DRAM clock (“clock bar”)
      DRAM0_ADDR[12:0] 2.6V SSTL2 CMOS         O        175 MHz    Group 0 SDRAM address
      DRAM0_BNK[1:0]   2.6V SSTL2 CMOS         O        175 MHz    Group 0 SDRAM bank address
      DRAM0_CAS_N      2.6V SSTL2 CMOS         O        175 MHz    Group 0 column address strobe (active low)
                                    Table 7 PIC Buffer (DDR SDRAM) (Part 1 of 2)
                                                       8 of 37                                                               April 7, 2005


IDT 89TTM552
            Signal Name                          I/O Type             Dir.        Freq.                                  Remarks
      DRAM0_CKE                              2.6V SSTL2 CMOS           O            —         Group 0 clock enable
      DRAM0_CS_N                             2.6V SSTL2 CMOS           O            —         Group 0 chip select (active low)
      DRAM0_D[71:0]                          2.6V SSTL2 CMOS           B         175 MHz      Group 0 data
      DDAM0_DQS[8:0]                         2.6V SSTL2 CMOS           B         175 MHz      Group 0 DDR data strobes: Output with write data, input with
                                                                                              read data
      DRAM0_RAS_N                           2.6V SSTL2 CMOS            O         175 MHz      Group 0 row address strobe (active low)
      DRAM0_WE_N                             2.6V SSTL2 CMOS           O            —         Group 0 write enable (active low)
      DRAM1_ADDR[12:0]                       2.6V SSTL2 CMOS           O         175 MHz      Group 1 SDRAM address
      DRAM1_BNK[1:0]                         2.6V SSTL2 CMOS           O         175 MHz      Group 1 SDRAM bank address
      DRAM1_CAS_N                            2.6V SSTL2 CMOS           O         175 MHz      Group 1 column address strobe (active low)
      DRAM1_CKE                              2.6V SSTL2 CMOS           O            —         Group 1 clock enable
      DRAM1_CS_N                             2.6V SSTL2 CMOS           O            —         Group 1 chip select (active low)
      DRAM1_D[71:0]                          2.6V SSTL2 CMOS           B         175 MHz      Group 1 data
      DDAM1_DQS[8:0]                         2.6V SSTL2 CMOS           B         175 MHz      Group 1 DDR data strobes: Output with write data, input with
                                                                                              read data
      DRAM1_RAS_N                           2.6V SSTL2 CMOS            O         175 MHz      Group 1 row address strobe (active low)
      DRAM1_WE_N                             2.6V SSTL2 CMOS           O            —         Group 1 write enable (active low)
      DRAM_VREF[7:0]                                 1.3V               I           —          SSTL_2 reference voltage. Connect to (Vddq/2) 1.3 volts.
                                                            Table 7 PIC Buffer (DDR SDRAM) (Part 2 of 2)
       1. Note  that the PIC buffer interface requires a 2.6V power supply. That means, separate power supplies are needed for the NPU/System Rx & Tx (LVDS)
          interfaces and the PIC buffer (SSTL2) interface.
            Signal Name                          I/O Type             Dir.        Freq.                                  Remarks
      STAT_ARR[17:0],                        1.5V HSTL Class 1         O         175 MHz      Arrival statistics port data and parity
      STAT_ARR_PRTY
      STAT_DEP[12:0],                        1.5V HSTL Class 1         O         175 MHz      Departure statistics port data and parity
      STAT_DEP_PRTY
      STAT_CLK                               1.5V HSTL Class 1         O         175 MHz      Source-synchronous statistic port clock to external statistic
                                                                                              controller device
      STAT_TIC                               1.5V HSTL Class 1         O       175 / 5 MHz Statistic port cell time tick to external statistic controller device
      STAT_VREF                                     0.75V              —            —         HSTL reference. Nominally VDDQ / 2, so connect to 0.75 V
                                                                      Table 8 Statistics Interface
                                                                                9 of 37                                                                   April 7, 2005


IDT 89TTM552
          Signal Name      I/O Type            Dir.       Freq.                               Remarks
      ZBUS_CLK                3.3V,              I         33 or    ZBus clock input (up to 66 MHz)
                        no internal pullup                66 MHz
      ZBUS_GNT_N              3.3V,              I         33 or    ZBus grant (active low)
                       100K internal pullup               66 MHz
      ZBUS_DEVID[4:0]         3.3V,              B         33 or    Used for ZBus device identification
                       100K internal pullup               66 MHz
      ZBUS_INT_N[2:0]   3.3V, 16 mA drive       O          33 or    ZBus device interrupt (active low)
                                                          66 MHz
      ZBUS_DIR          3.3V, 16 mA drive       O          33 or    ZBus write/read flag
                                                          66 MHz
      ZBUS_REQ_N        3.3V, 16 mA drive       O          33 or    ZBus master cycle request (active low)
                                                          66 MHz
      ZBUS_AD[31:0]        3.3V LVTTL,           B         33 or    ZBus 32-bit multiplexed address/data bus
                           16mA drive,                    66 MHz
                       100K internal pullup
      ZBUS_PRTY[1:0]       3.3V LVTTL,           B         33 or    ZBus parity over address/data; one parity bit for 16 bits
                           16mA drive,                    66 MHz
                       100K internal pullup
      ZBUS_AVALID_N        3.3V LVTTL,           B         33 or    ZBus address valid flag (active low)
                           16mA drive,                    66 MHz
                       100K internal pullup
      ZBUS_DVALID_N        3.3V LVTTL,           B         33 or    ZBus data valid flag (active low)
                           16mA drive,                    66 MHz
                       100K internal pullup
                                           Table 9 Processor Interface (ZBus)
        Signal Name        I/O Type                Dir.      Freq.                               Remarks
    PLL_RST                   3.3V,                 I          —       PLL reset. A special initialization sequence is required.
                      100K internal pulldown
    PLL_DIV_RST               3.3V,                 I          —       PLL post-divider reset. A special initialization sequence is
                      100K internal pulldown                           required.
    PLL_CFG_OVR               3.3V,                 I          —       PLL latch-on-reset override input. When high, the PLLs’ con-
                      100K internal pulldown                           figurations can be latched through ZBUS_AD when RESET_N
                                                                       deactivates. A special initialization sequence is required.
    PLL_SYS_REFCLK             3.3V                 I       100 MHz    Chip core PLL reference clock.
    PLL_DDR_BYPCLK            3.3V,                 I          —       Core DDR bypass clock source.
                       100K internal pullup                            For IDT use only. Do not connect.
    PLL_SYS_LCK         3.3V, 16mA drive            O          —       Core PLL VCO lock indicator.
                                                                       For IDT use only. Do not connect.
    PLL_SYS_MON         3.3V, 16mA drive            O          —       Core PLL clock monitor output.
                                                                       For IDT use only. Do not connect.
    PLL_RX_REFCLK                                   I       100 MHz    SPI4 Rx PLL reference clock
                                               Table 10 PLL (Part 1 of 2)
                                                        10 of 37                                                              April 7, 2005


IDT 89TTM552
        Signal Name       I/O Type                 Dir.      Freq.                               Remarks
    PLL_RX_LCK          3.3V, 16mA drive            O          —        SPI4 Rx PLL VCO lock indicator.
                                                                        For IDT use only. Do not connect.
    PLL_RX_RST                 3.3V                 I          —        SPI4 Rx PLL reset/powerdown.
                      100K internal pulldown                            Tie inactive when using register-based (i.e., non-LOR) DSX
                                                                        PLL configuration.
    PLL_TX_REFCLK                                   I       100 MHz     SPI4 Tx PLL reference clock.
    PLL_TX_LCK          3.3V, 16mA drive            O          —        SPI4 Tx PLL VCO lock indicator.
                                                                        For IDT use only. Do not connect.
    PLL_TX_RST                 3.3V                 I          —        SPI4 Tx PLL reset/powerdown.
                      100K internal pulldown                            Tie inactive when using register-based (i.e., non-LOR) DSX
                                                                        PLL configuration.
                                               Table 10 PLL (Part 2 of 2)
          Signal Name     I/O Type            Dir.        Freq.                               Remarks
      SCAN_MODE_N             3.3V,              I          —       Scan mode input (active low).
                       100K internal pullup                         For IDT use only. Do not connect.
      SCAN_SHIFT_N     3.3V, 100K internal       I          —       Scan shift input (active low).
                              pullup                                For IDT use only. Do not connect.
      TCK                     3.3V,              I          —       JTAG (IEEE 1149.1) clock input.
                       100K internal pullup
      TDI                     3.3V,              I          —       JTAG (IEEE 1149.1) test data input.
                       100K internal pullup
      TDO                     3.3V,             O           —       JTAG (IEEE 1149.1) test data output.
                       100K internal pullup
      TMS                     3.3V,              I          —       JTAG (IEEE 1149.1) test mode select
                       100K internal pullup
      TRST_N                  3.3V,              I          —       JTAG (IEEE 1149.1) test reset input.
                       100K internal pullup                         (If JTAG is used, and JTAG pins are being driven by some
                                                                    logic, we recommend driving trstn_i low whenever JTAG is not
                                                                    in operation. If JTAG is not used, trstn_i can be permanently
                                                                    tied low.
                                                Table 11 Test and Debug
          Signal Name     I/O Type            Dir.        Freq.                               Remarks
      RESET_N                 3.3V,              I        Async     Chip reset input (active low)
                       100K internal pullup
      IDDQ_N                  3.3V,              I         N/A      IDDQ input (active low).
                        no internal pullup                          Attach to a 4.7K resistor to 3.3V.
      TURBO_DATA[3:0]   3.3V, 16mA drive        O       175/2 MHz   89TTM552 to 89TSF502 “turbo mode” interface
      TURBO_CLK         3.3V, 16mA drive        O       175/2 MHz   Source-synchronous turbo mode clock to the 89TSF502
      VDD15                     —                P          —       1.5V I/O power for HSTL-2 I/Os: Isolated output buffer supply
                                                                    set nominally to 1.5V
                                      Table 12 Miscellaneous Signals (Part 1 of 2)
                                                        11 of 37                                                             April 7, 2005


   IDT 89TTM552
                Signal Name                  I/O Type           Dir.      Freq.                              Remarks
           VDD18                                 —                P         —       1.8V core power
           VDD26                                 —                P         —       2.6V I/O power for SSTL2 I/Os:
                                                                                    Isolated output buffer supply set nominally to 2.6V
           VDD33                                 —                P         —       3.3V I/O power for LVTTL I/Os
           VDD33(VDDP)                           —                P         —       3.3V LVDS receiver power
           VDDO_25V_LVDS_DSR                     —                P         —       2.5V I/O power for DSR LVDS I/Os
           VDDO_25V_LVDS_DST                     —                P         —       2.5V I/O power for DST LVDS I/Os
           GND                                   —                P         —       Ground
           PLL_TX_VSSA                           —                P         —       3.3V analog ground for Tx LVDS PLLs
           PLL_TX_VDDA                           —                P         —       3.3V analog power for Tx LVDS PLLs
           PLL_TX_VDD                            —                P         —       1.8V digital power for Tx LVDS PLLs
           PLL_RX_VSSA                           —                P         —       3.3V analog ground for Rx LVDS PLLs
           PLL_RX_VDDA                           —                P         —       3.3V analog power for Rx LVDS PLLs
           PLL_RX_VDD                            —                P         —       1.8V digital power for Rx LVDS PLLs
           PLL_SYS_VSSA                          —                P         —       3.3V analog ground for core clock PLL
           PLL_SYS_VDDA                          —                P         —       3.3V analog power for core clock PLL
           PLL_SYS_VDD                           —                P         —       1.8V digital power for core clock PLL
                                                        Table 12 Miscellaneous Signals (Part 2 of 2)
 89TTM552 Electrical Specifications
    Some data are TBD and will be published as they become available.
    The specifications are subject to change without notice.
Absolute Maximum Ratings
    The absolute maximum ratings are the maximum conditions that the device can withstand without sustaining permanent damage. Exceeding any
of these conditions could result in permanent damage to the device. Normal operation should not be expected at these conditions. In addition, expo-
sure to absolute maximum rated conditions (or near absolute maximum rated conditions) for extended periods may affect device reliability.
    Operation of the device is not guaranteed at the absolute maximum ratings, but rather at the operating conditions outlined in DC Characteristics on
page 1-13 and AC Characteristics on page 1-15.
            Symbol                            Parameter                              Min           Max         Units          Conditions
              TJMAX      Junction temperature under bias                                            105           °C
            TSTORAGE     Storage temperature                                                        150           °C
                         Storage temperature range                                    –40            85           °C        Long term storage
             TSOLDER     Soldering temperature                                                      215           °C
            TREWORK      Rework temperature                                                         204           °C
                                                           Table 13 Absolute Maximum Ratings
                                                                        12 of 37                                                           April 7, 2005


 IDT 89TTM552
Operating Ranges
         Symbol                                     Parameter                           Min    Typical        Max      Units          Conditions
               TJ            Operating junction temperature range                          0        —           85        °C
              IV15           Input current for 1.5V power supply                          —        700          —         mA
              IV18           Input current for 1.8V power supply                          —        3.8          —          A
              IV25           Input current for 2.5V power supply                          —        400          —         mA
              IV26           Input current for 2.6V power supply                          —        600          —         mA
              IV33           Input current for 3.3V power supply                          —        100          —         mA
            VDD15            1.5V HSTL supply                                           1.425      1.5        1.575        V                 ±5%
            VDD18            1.8V Core supply                                            1.71      1.8         1.89        V                 ±5%
    VDDO_25V_LVDS 2.5V LVDS supply                                                      2.375      2.5        2.625        V                 ±5%
      (DSR and DST)
            VDD26            2.6V SSTL supply                                            2.47      2.6         2.73        V                 ±5%
            VDD33            3.3V LVTTL supply                                          3.135      3.3        3.465        V                 ±5%
          VRFLVDS1           1.25V LVDS reference voltage                              1.1875     1.25       1.3125        V                 ±5%
          VRFHSTL2           0.75V HSTL reference voltage                              0.7125      0.75      0.7875        V                 ±5%
          VRFSSTL3           1.25V SSTL reference voltage                               1.235      1.3        1.365        V                 ±5%
     Power Dissipation                                                                    —       10.78       11.32       W     Max. values use the maxi-
                                                                                                                                mum voltages and current
                                                                                                                                listed in this table and typ-
                                                                                                                                ical values use the typical
                                                                                                                                voltages and current.
                                                                        Table 14 Operating Ranges
     1. This operating range applies to the following pins: RX_VREF0, RX_VREF1, TX_VREF0, TX_VREF1, TX_VREF2, TX_VREF3, TX_VREF4, TX_VREF
     2.
        This operating range applies to the following pins: SAR_VREF, LLST_VREF0, LLST_VREF1, FLQS_VREF0, FLQS_VREF1, MC_VREF0, MC_VREF1, PP_VREF,
        STAT_VREF
     3. This operating range applies to the following pins: DRAM_VREF0, DRAM_VREF1, DRAM_VREF2, DRAM_VREF3, DRAM_VREF4, DRAM_VREF5, DRAM_VREF6,
        DRAM_VREF7
DC Characteristics
  Unless otherwise stated, the following parameters are provided given the conditions outlined in Table 14.
             Symbol                               Parameter                         Min        Typical        Max              Conditions
      VILHSTL (1.5v HSTL)         Input low voltage for 1.5V HSTL inputs             —         VREF – 0.1        V
                                  (VREF = 0.75V)
      VIHHSTL (1.5v HSTL)         Input high voltage for 1.5V HSTL inputs         VREF+ 0.1    VDDQ+0.3          V
                                  (VREF = 0.75V, VDDQ = 1.5V)
      VILSSTL (2.5v SSTL/         Input low voltage for 2.5V SSTL/CMOS               —        VREF – 0.18        V
               CMOS)              inputs (VREF = 1.25V)
      VIHSSTL (2.5v SSTL/         Input high voltage for 2.5V SSTL/CMOS          VREF + 0.18        —            V
               CMOS)              inputs (VREF = 1.25V)
                                                                  Table 15 DC Parameters (Part 1 of 2)
                                                                                13 of 37                                                         April 7, 2005


IDT 89TTM552
          Symbol                         Parameter                          Min        Typical       Max             Conditions
      VIL33 (3.3v LVTTL)  Input low voltage for 3.3V LVTTL inputs             —            0.8        V
      VIH33 (3.3v LVTTL)  Input high voltage for 3.3V LVTTL inputs           2.0            —          V
            VOLHSTL       Output low voltage for 1.5V HSTL outputs            —            0.4         V     1.5v HSTL classI w/8mA Drive)
            VOHHSTL       Output high voltage for 1.5V HSTL out-         VDDQ-0.4           —          V     1.5v HSTL classI w/ 8mA Drive)
                          puts (VDDQ = 1.5V)
            VOLSSTL       Output low voltage for 2.5V SSTL/CMOS               —           0.54         V    2.5v SSTL classII w/15.2mA Drive
                          outputs
            VOHSSTL       Output high voltage for 2.5V SSTL/CMOS            1.90            —          V    2.5v SSTL classII w/15.2mA Drive
                          outputs
             VOL33        Output low voltage for 3.3V CMOS out-               —            0.5         V       3.3v LVTTL w/ 16mA Drive
                          puts (16mA pads)
             VOH33        Output high voltage for 3.3V CMOS out-             2.4            —          V       3.3v LVTTL w/ 16mA Drive
                          puts (16mA pads)
     IILHSTL (1.5v HSTL)  Input Leakage low current for 1.5V HSTL            -10            10        uA
                          Inputs
     IIHHSTL (1.5v HSTL)  Input Leakage high current for 1.5V HSTL           -10            10        uA
                          Inputs
     IILSSTL (2.5v SSTL)  Input Leakage low current for SSTL Inputs          -10           10         uA
     IIHSSTL (2.5v SSTL)  Input Leakage high current for SSTL                -10            10        uA
                          Inputs
     IIL33 (3.3v pads w/o Input Leakage low current for 3.3V Inputs          -10           10         uA
        Pull Up/Down)
     IIH33 (3.3v pads w/o Input Leakage high current for 3.3V Inputs         -10           10         uA
        Pull Up/Down)
    IIL33PU (3.3v pads w/ Input Leakage low current for 3.3V with           -200           -10        uA
            Pull Up)      Pull-Up Inputs
   IIH33PU (3.3v pads w/  Input Leakage high current for 3.3V with           -10           +10        uA
            Pull Up)      Pull-Up Inputs
    IIL33PD (3.3v pads w/ Input Leakage low current for 3.3V with            -10           +10        uA
          Pull Down)      Pull-Down Inputs
   IIH33PD (3.3v pads w/  Input Leakage high current for 3.3V with            10           200        uA
          Pull Down)      Pull-Down Inputs
                                                           Table 15 DC Parameters (Part 2 of 2)
             Symbol                      Parameter                      Min      Typical        Max   Units          Conditions
                 VI        Input voltage range, VIA or VIB                 0        —           2400     mV        |VGPD | < 925 mV 1
               VIDTH       Input differential threshold                 –100        —           +100     mV         |VGPD | < 925 mV
               VHYST       Input differential hysteresis                  25        —             —      mV
                 RIN       Receiver differential input impedance          80        98           120     Ω
                VOH        Output voltage high, VOA or VOB                —         —           1475     mV       RLOAD = 100 Ω ±1%
                                                        Table 16 LVDS DC Parameters (Part 1 of 2)
                                                                       14 of 37                                                     April 7, 2005


 IDT 89TTM552
              Symbol                                Parameter                            Min         Typical         Max          Units                 Conditions
                  VOL               Output voltage low, VOA or VOB                        925             —             —             mV           RLOAD = 100 Ω ±1%
                |VOD |              Output differential voltage                           250             —            400            mV           RLOAD = 100 Ω ±1%
                  VOS               Output offset voltage                                1125             —           1275            mV           RLOAD = 100 Ω ±1%
               |DVOD |              Change in |VOD| between ‘0’ and ‘1’                    —              —             25            mV           RLOAD = 100 Ω ±1%
                DVOS                Change in VOS between ‘0’ and ‘1’                      —              —             25            mV           RLOAD = 100 Ω ±1%
               ISA, ISB             Output current                                         —              —             40            mA         Driver shorted to ground
                  ISAB              Output current                                         —              —             12            mA         Drivers shorted together
                                                                  Table 16 LVDS DC Parameters (Part 2 of 2)
         1.
            VGPD is the ground potential difference between the transmitter and the receiver
AC Characteristics
  Unless otherwise stated, the following parameters are provided given the conditions outlined in Table 14.
              Symbol                                                Parameter                                               Min         Typical          Max         Units
                  fSYS              Frequency for system (core) clock reference                                               —            100              —           MHz
                TJSYS               Jitter requirements for system clock                                                      —             —               80           ps
                 DSYS               Percentage duty for system clock                                                          45           50               55            %
                   fTX              Frequency for transmit clock reference                                                    75           100             125          MHz
                 TJTX               Jitter requirement for transmit clock reference                                           —             —              501       ps, pk-pk
                 DDTX               Percentage duty for transmit clock reference                                              40           50               60            %
                   fRX              Frequency for receive clock reference                                                     75           100             125          MHz
                 TJRX               Jitter requirement for receive clock reference                                            —             —              501       ps, pk-pk
                  DRX               Percentage duty for receive clock reference                                               40            —               60            %
                   fZB              Frequency for ZBus clock                                                                  33            33              66          MHz
                  DZB               Percentage duty for ZBus clock                                                            45            50              55            %
                                                                          Table 17 System Clock Timing
         1.
            Tight input jitter specifications are required to meet low frequency jitter specifications on the clock output. If low frequency output jitter performance is not re-
            quired, this spec can be relaxed.
              Symbol                                                Parameter                                               Min         Typical          Max         Units
                TKQOV               K/K rising edge to address/data output valid                                              —             —              1.61          ns
                TKQOX               K/K rising edge to address/data output invalid                                           0.81           —               —            ns
                TCQIS               C/C rising edge to data input setup                                                      –0.2           —               —            ns
                TCQIH               C/C rising edge to data input hold                                                        —             —              1.6           ns
                                                                     Table 18 QDR SSRAM Interface Timing
         1. The parameter is specified at    89TTM55x core clock frequency of 175 MHz.
                                                                                       15 of 37                                                                          April 7, 2005


IDT 89TTM552
           Symbol                                              Parameter                                               Min         Typical         Max          Units
              TSCQV            Statistics clock to output valid                                                           —             —           3.31           ns
                                                                                                                            1
              TSCQX            Statistics clock to output invalid                                                       2.3             —            —             ns
                                                                  Table 19 Statistics Interface Timing
      1.
         The parameter is specified at 89TTM55x core clock frequency of 175 MHz.
           Symbol                                              Parameter                                               Min         Typical         Max          Units
               TDCAV           DDR clock to address/control valid                                                         —             —           4.5 1          ns
              TDCAX                                                                                                         1
                               DDR clock to address/control invalid                                                     1.2             —            —             ns
              TDCQST           DDR clock to DQS transition                                                              -0.6            —            0.6           ns
             TDCQSLZ           DDR clock to DQS Low-Z                                                                     0             —            1.8           ns
             TDCQSHZ           DDR clock to DQS High-Z                                                                    0             —            1.8           ns
              TDCQLZ           DDR clock to DQ Low-Z                                                                      0             —            1.8           ns
              TDCQHZ           DDR clock to DQ High-Z                                                                     0             —            1.8           ns
             TQSCQV            DQS clock to DQ output valid                                                               —             —           2.4 1          ns
             TQSCQX            DQS clock to DQ output invalid                                                           1.1 1           —            —             ns
              TQSCIS           DQS clock to DQ input setup                                                              –0.3            —            —             ns
              TQSCIH           DQS clock to DQ input hold                                                                 —             —            1.6           ns
                                                                     Table 20 DDR Interface Timing
      1.
         The parameter is specified at 89TTM55x core clock frequency of 175 MHz.
           Symbol                                Parameter                        Min          Typical          Max           Units              Conditions
                  fD           Output clock signal frequency                       311              —             500           MHz
               DCOC            Output clock signal duty percentage                  45              —              55            %                    500 MHz
                JCLK           Output clock signal jitter                           —               —             0.10           UI                 500 MHz 1
                  tF           VOD fall time, 80% to 20%                            —               —             0.30           UI                   T = 1ns
                                                                                                                                              RLOAD = 100 Ω ± 1%
                  tR           VOD rise time, 20% to 80%                            —               —             0.30           UI                   T = 1ns
                                                                                                                                              RLOAD = 100 Ω ± 1%
              tSKEW1           | tpHLA – tpLHB | or | tpHLB – tpLHA |,              —               —              50            ps        Any differential pair on pack-
                               Differential skew                                                                                                         age
              tSKEW2           | tpdiff [m] – tpdiff [n] |                          —               —             200            ps         Any 2 signals on package
                               Channel-to-channel skew
                                                                      Table 21 LVDS AC Parameters
      1.
         Jitter is measured peak-to-peak from fclock/1000 to fclock. Low frequency jitter is determined by the jitter of the clock reference.
                                                                               16 of 37                                                                            April 7, 2005


 IDT 89TTM552
           Symbol                              Parameter                              Min        Typical Max        Units           Conditions
                 fS            Status channel clock frequency                           75          —     125         MHz
               DCOC            Status clock duty percentage                             40          —      60          %
               tSKEW           Status clock to output data skew1                                    —     500          ps
              tSSCLK           Status channel input setup time                           2          —      —           ns
              tHSCLK           Status channel input hold time                            0          —      —           ns
                                                                  Table 22 SPI-4 LVTTL AC Parameters
       1.
          Clock-data alignment is selectable in 1/4 cycle steps; skew is relative to this alignment
           Symbol                                               Parameter                                     Min        Typical     Max    Units
                TKQV           Zbus clock high to output valid                                                  —             —       8.3     ns
                TKQX           Zbus clock high to output invalid                                               2.5            —        —      ns
              TKQLZ            Zbus clock high to output low-Z                                                 1.0            —       6.0     ns
              TKQHZ            Zbus clock high to output high-Z                                                1.0            —       6.0     ns
                 TS            Input setup time from system clock                                              3.0            —        —      ns
                 TH            Input hold time from system clock                                                0             —        —      ns
                                                                      Table 23 Zbus Interface Timing
AC Test Conditions
       Input Rise/Fall Time                                                                                   1 V / ns (20% / 80%)
       Output timing measurement reference level (VREF) for 3.3V interfaces                                   (VDDQ/2) V
       Output load                                                                                            As shown in Figure 3
                                                                        Table 24 AC Test Conditions
                                                                                                                                   VDD
                                                 Z0 = 50Ω                                                For enable/disable spec
                                                                                                                                      75Ω
                                                                                       50Ω
                                                                   20 pF                                                              75Ω
                                                                                         VREF                             5 pF
                                       For output timing
                                                                            Figure 3 AC Test Load
                                                                                    17 of 37                                                  April 7, 2005


   IDT 89TTM552
89TTM552 Thermal Considerations
    This section describes the temperature and heat sink calculations for flip-chip BGA devices.
               Symbol                                       Parameter                              Value      Units       Conditions
                   ØJA        Thermal resistance, junction to ambient (no heat sink)                  9.0     °C / W         Still air.
                                                                                                     5.5      °C / W        200 FPM.
                                                                                                     4.5      °C / W        500 FPM
                   ØJB        Estimated thermal resistance, junction to board                         2.2     °C / W
                   ØJC        Thermal resistance, junction to case                                   0.19     °C / W
                                                             Table 25 89TTM552 Thermal Characteristics
    The thermal circuit is as shown below.
                                                                        ØJB
                                                                                                   TA
                                                     Device
                                                                                W2 (dissipated through board)
                                                                TJ
                                                 Total Power
                                                 =W                                                TA
                                                                               W1
                                                                       ØJC           ØCA
                                                                 Figure 4 89TTM552 Thermal Circuit
    For flip-chip BGA devices, there are two paths for heat dissipation: one through the package balls to the board and other through the package case
to air. The device specifications provide ØJB and ØJC numbers. The ØCA number comes from the heat sink manufacturer and depends on type of heat
sink (area, height, fin type, etc.) and the airflow across the heat sink. The device specifications also provide the maximum operating junction tempera-
ture (TJ) that will not degrade the device reliability. The system designer should ensure that the device maximum junction temperature is not exceeded
under any operating condition. One method of accomplishing this is to calculate the maximum ambient temperature (TA) that can be tolerated based
on the above device parameters. The formula is shown below.
                              ØJB x (ØJC + ØCA)
         TA = TJ - W x         ----------------------
                               ØJB + ØJC + ØCA
                                                                            18 of 37                                                    April 7, 2005


  IDT 89TTM552
   The following graph depicts the ambient temperature (TA) versus ØCA.
                                                                 Ambient Temp. vs ØCA
                                           80.0
                                                    72.2
                                           70.0
                                                             66.4
                                                                      62.0
                                           60.0
                                     o
                                      C                                        58.5
                                                                                            55.6
                                      TA                                                             53.2
                                           50.0                                                               51.2
                                                                                                                     49.5
                                           40.0
                                           30.0
                                                  1.0      2.0      3.0      4.0          5.0      6.0      7.0      8.0
                                                                                      o
                                                                             ØCA          C/W
                                                        Figure 5 89TTM552 Ambient Temperature Curve
   For system designers, specification of the maximum device junction temperature (operating) is critical, since it allows them to select a heat sink
that meets the maximum ambient temperature requirements of their system.
   The other parameter that is device package-specific is ØJA, without a heat sink, and is specified for various air-flow conditions. This is the intrinsic
thermal resistance of the package (junction to case + case to ambient) and is mainly specified as a reference parameter. (This is when a heat sink is
not present and the top surface of the package is essentially acting as the heat sink). However, in devices that have high power dissipation, heat sink
usage is highly desirable. Consequently, system designers may have limited use for this parameter.
89TTM552 Reset Sequence
   A PLL reset sequence must be followed when resetting the 89TTM552 to ensure that clocks are stable when the chip comes out of reset. This
section describes the reset sequence for the 89TTM552 device.
   The 89TTM552 uses data presented on the ZBus data and parity pins to determine the clock frequencies when the chip is in reset. The
PLL_CFG_OVR pin controls this feature. When left high, the PLL will determine its clock frequency by sampling these values on the ZBus pins. The
feature is not necessary if the default clock frequencies are desired. (The default frequency for the core clock is 133 MHz and 500 MHz for transmit
and receive LVDS interfaces when a 100 MHz clock reference is used.) When default frequencies are desired, the PLL_CFG_OVR should be held low
and it is not necessary to drive the ZBus data and parity lines during the reset.
Core, LVDS Receive and Transmit PLL Frequency Setting
   The reset sequence is summarized as follows:
   1. Assert chip reset.
   2. Drive LOR (latch on reset) values on ZBus (described below) and enable configuration override on all PLLs. (Configuration override remains
      ON forever).
   3. Reset PLLs.
   4. Release reset on PLLs.
   5. Release chip reset.
   6. Release LOR value on ZBus.
   The following values must be driven on ZBUS_AD[ ] and ZBUS_PRTY before the reset sequences in order to set the chip operation frequency
properly. Note that the setting is based on a 100MHz reference input clock (PLL_SYS_REFCLK pin).
                                                                          19 of 37                                                       April 7, 2005


IDT 89TTM552
     ZB_PRTY[1:0] = 0x3, must be driven “HIGH” for the entire reset sequence cycles
     ZB_AD[31:0] = bits are set as:
                                        Core/system clock frequency
             bit[12:0] =     0x154F =   187.50MHz
                             0x1527 =   175.00MHz
                             0x153a =   166.67MHz
                             0x1526 =   150.00MHz
                             0x1538 =   133.33MHz
                             0x1525 =   125.00MHz
                                        LVDS RX clock frequency
              bit[21:13] =   0x080 =    500.00MHz
                             0x060 =    400.00MHz
                             0x1C0 =    350.00MHz
                             0x1A0 =    300.00MHz
                             0x180 =    250.00MHz
                             0x160 =    200.00MHz
                                        LVDS TX clock frequency
              bit[30:22] =   0x080 =     500.00MHz
                             0x060 =     400.00MHz
                             0x1C0 =     350.00MHz
                             0x1A0 =     300.00MHz
                             0x180 =     250.00MHz
                             0x160 =     200.00MHz
             bit[31] =       0x1, keep “HIGH” for entire cycles
                                                               20 of 37             April 7, 2005


 IDT 89TTM552
Reset Sequence Timing Diagram
                                                                T0     T1    T2       T3      T4       T5
                           Power                                   10ms 10ms
                           RESET_N
                           ZBUS_AD[ ], ZBUS_PRTY[ ]
                                                                                10ms     10ms    10ms
                           PLL_CFG_OVR
                           PLL_RST
                           PLL_RX_RST
                           PLL_TX_RST
                           PLL_DIV_RST
                           PLL_SYS_LCK
                           PLL_RX_LCK
                           PLL_TX_LCK                                             1ms 1ms
                           NOTE:
                           - ZBUS_AD[ ] and ZBUS_PRTY[ ] are used to configure the chip operating frequency, and is
                             listed on next page
                                                 Figure 6 89TTM552 Reset Sequence Timing Diagram
Pin List I/O Description
  The 89TTM552 Pin List on page 22 uses the following I/O notations:
                   I                      Input
                   O                      Output
                   B                      Bidirectional
                   P                      Power
                                                                    21 of 37                                        April 7, 2005


 IDT 89TTM552
89TTM552 Pin List                                                      Pin          Signal            Type
  Pin   Signal      Type                                               B7           SAR_DIN07         I
  A2    FLQS_DIN12  I                                                  B8           SAR_DIN06         I
  A3    FLQS_DIN05  I                                                  B9           SAR_DIN04         I
  A4    FLQS_DIN09  I                                                  B10          SAR_DIN00         I
  A5    STAT_DEP09  O                                                  B11          SAR_DOUT07        O
  A6    STAT_DEP06  O                                                  B12          SAR_DOUT04        O
  A7    SAR_DIN08   I                                                  B13          SAR_DOUT00        O
  A8    SAR_DIN05   I                                                  B14          SAR_CLK_KP        O
  A9    SAR_DIN02   I                                                  B15          SAR_ADDR18        O
  A10   SAR_DOUT08  O                                                  B16          SAR_ADDR15        O
  A11   SAR_DOUT05  O                                                  B17          SAR_ADDR17        O
  A12   SAR_DOUT01  O                                                  B18          SAR_ADDR11        O
  A13   SAR_WR_N    O                                                  B19          SAR_ADDR08        O
  A14   SAR_RD_N    O                                                  B20          SAR_ADDR04        O
  A15   SAR_ADDR16  O                                                  B21          SAR_ADDR02        O
  A16   SAR_ADDR19  O                                                  B22          LLST_ADDR12       O
  A17   SAR_ADDR13  O                                                  B23          LLST_ADDR07       O
  A18   SAR_ADDR10  O                                                  B24          GND               P
  A19   SAR_ADDR09  O                                                  B25          GND               P
  A20   SAR_ADDR07  O                                                  B26          GND               P
  A21   SAR_ADDR03  O                                                  B27          GND               P
  A22   SAR_ADDR00  O                                                  B28          GND               P
  A23   LLST_ADDR10 O                                                  B29          GND               P
  A24   LLST_ADDR08 O                                                  B30          GND               P
  A25   VDD15       P                                                  B31          GND               P
  A26   VDD15       P                                                  B32          GND               P
  A27   MC_DOUT17   O                                                  B33          GND               P
  A28   VDD15       P                                                  B34          GND               P
  A29   MC_DOUT08   O                                                  B35          TIC_2             O
  A30   MC_DOUT05   O                                                  B36          MC_ADDR14         O
  A31   MC_DOUT02   O                                                  B37          MC_ADDR12         O
  A32   MC_ADDR21   O                                                  C1           FLQS_DIN16        I
  A33   MC_ADDR20   O                                                  C2           FLQS_DIN14        I
  A34   MC_ADDR16   O                                                  C3           VDD15             P
  A35   VDD33(VDDP) P                                                  C4           FLQS_DIN06        I
  A36   TIC_1       O                                                  C5           FLQS_DIN03        I
  A37   MC_ADDR09   O                                                  C6           FLQS_DIN_PRTY     I
  B1    FLQS_DIN11  I                                                  C7           FLQS_TIC_IN       I
  B2    FLQS_DIN10  I                                                  C8           FLQS_CLKIN        I
  B3    FLQS_DIN13  I                                                  C9           SAR_DIN03         I
  B4    FLQS_DIN04  I                                                  C10          SAR_DIN01         I
  B5    FLQS_DIN01  I                                                  C11          SAR_DOUT06        O
  B6    STAT_DEP04  O                                                  C12          SAR_DOUT03        O
                                                         22 of 37                                          April 7, 2005
                        *Notice: The information in this document is subject to change without notice


IDT 89TTM552
 Pin   Signal      Type                                               Pin          Signal            Type
 C13   SAR_DOUT02  O                                                  D19          VDD15             P
 C14   SAR_CLK_KN  O                                                  D20          VDD15             P
 C15   SAR_ADDR20  O                                                  D21          VDD33(VDDP)       P
 C16   SAR_ADDR21  O                                                  D22          VDD33(VDDP)       P
 C17   SAR_ADDR14  O                                                  D23          VDD33(VDDP)       P
 C18   SAR_ADDR12  O                                                  D24          GND               P
 C19   SAR_ADDR06  O                                                  D25          GND               P
 C20   SAR_ADDR05  O                                                  D26          GND               P
 C21   SAR_ADDR01  O                                                  D27          GND               P
 C22   GND         P                                                  D28          GND               P
 C23   GND         P                                                  D29          GND               P
 C24   VDD15       P                                                  D30          GND               P
 C25   VDD15       P                                                  D31          GND               P
 C26   VDD33(VDDP) P                                                  D32          GND               P
 C27   VDD15       P                                                  D33          GND               P
 C28   VDD15       P                                                  D34          VDD15             P
 C29   VDD15       P                                                  D35          VDD33(VDDP)       P
 C30   VDD33(VDDP) P                                                  D36          MC_ADDR06         O
 C31   VDD33(VDDP) P                                                  D37          MC_ADDR08         O
 C32   VDD33(VDDP) P                                                  E1           FLQS_DIN18        I
 C33   VDD15       P                                                  E2           FLQS_DIN19        I
 C34   VDD15       P                                                  E3           FLQS_VREF0        P
 C35   VDD33(VDDP) P                                                  E4           VDD15             P
 C36   MC_ADDR11   O                                                  E5           STAT_ARR11        O
 C37   MC_ADDR10   O                                                  E6           LLST_CLK_CN       I
 D1    FLQS_DIN17  I                                                  E7           STAT_ARR09        O
 D2    FLQS_DIN15  I                                                  E8           LLST_DIN14        I
 D3    GND         P                                                  E9           STAT_ARR02        O
 D4    GND         P                                                  E10          STAT_ARR00        O
 D5    VDD33(VDDP) P                                                  E11          GND               P
 D6    VDD33(VDDP) P                                                  E12          LLST_DIN06        I
 D7    VDD15       P                                                  E13          LLST_DIN04        I
 D8    GND         P                                                  E14          LLST_DOUT16       O
 D9    VDD15       P                                                  E15          LLST_DOUT15       O
 D10   VDD33(VDDP) P                                                  E16          LLST_DIN00        I
 D11   LLST_DIN08  I                                                  E17          LLST_DOUT03       O
 D12   VDD15       P                                                  E18          LLST_DOUT09       O
 D13   VDD33(VDDP) P                                                  E19          LLST_ADDR21       O
 D14   VDD33(VDDP) P                                                  E20          LLST_ADDR17       O
 D15   VDD15       P                                                  E21          LLST_ADDR15       O
 D16   VDD15       P                                                  E22          LLST_ADDR11       O
 D17   VDD15       P                                                  E23          LLST_ADDR09       O
 D18   GND         P                                                  E24          LLST_ADDR05       O
                                                        23 of 37                                          April 7, 2005
                       *Notice: The information in this document is subject to change without notice


IDT 89TTM552
 Pin   Signal      Type                                               Pin          Signal            Type
 E25   PP_VREF     P                                                  F31          MC_DOUT01         O
 E26   PP_D        I                                                  F32          MC_ADDR18         O
 E27   PP_CLK      I                                                  F33          MC_ADDR15         O
 E28   MC_CLK_KP   O                                                  F34          VDD15             P
 E29   MC_DOUT15   O                                                  F35          VDD33(VDDP)       P
 E30   MC_DOUT12   O                                                  F36          MC_ADDR02         O
 E31   MC_DOUT06   O                                                  F37          MC_ADDR01         O
 E32   MC_DOUT04   O                                                  G1           FLQS_DOUT16       O
 E33   MC_BW_N1    O                                                  G2           FLQS_DOUT_PRTY    O
 E34   GND         P                                                  G3           FLQS_DOUT17       O
 E35   GND         P                                                  G4           VDD15             P
 E36   MC_ADDR07   O                                                  G5           STAT_TIC          O
 E37   MC_ADDR03   O                                                  G6           FLQS_DIN08        I
 F1    FLQS_DIN20  I                                                  G7           FLQS_DIN02        I
 F2    FLQS_DIN21  I                                                  G8           STAT_ARR_PRTY     O
 F3    FLQS_VREF1  P                                                  G9           STAT_ARR07        O
 F4    VDD15       P                                                  G10          LLST_DIN13        I
 F5    STAT_ARR16  O                                                  G11          LLST_DIN11        I
 F6    STAT_ARR14  O                                                  G12          STAT_ARR01        O
 F7    LLST_DIN16  I                                                  G13          LLST_CLK_KP       O
 F8    LLST_DIN17  I                                                  G14          LLST_DIN05        I
 F9    GND         P                                                  G15          LLST_DIN02        I
 F10   LLST_DIN12  I                                                  G16          LLST_DOUT11       O
 F11   GND         P                                                  G17          LLST_DOUT08       O
 F12   SAR_CLK_CN  I                                                  G18          LLST_DOUT02       O
 F13   LLST_DIN07  I                                                  G19          LLST_DOUT05       O
 F14   LLST_DOUT17 O                                                  G20          LLST_ADDR20       O
 F15   LLST_DOUT12 O                                                  G21          LLST_ADDR13       O
 F16   LLST_DOUT10 O                                                  G22          LLST_ADDR14       O
 F17   LLST_DOUT04 O                                                  G23          LLST_ADDR06       O
 F18   LLST_DOUT01 O                                                  G24          LLST_ADDR02       O
 F19   LLST_ADDR18 O                                                  G25          LLST_ADDR01       O
 F20   GND         P                                                  G26          PP_TIC            I
 F21   LLST_ADDR19 O                                                  G27          MC_WR_N           O
 F22   LLST_ADDR16 O                                                  G28          MC_DOUT14         O
 F23   LLST_ADDR04 O                                                  G29          MC_DOUT09         O
 F24   LLST_ADDR03 O                                                  G30          MC_DOUT03         O
 F25   LLST_ADDR00 O                                                  G31          MC_BW_N0          O
 F26   PP_PRTY     I                                                  G32          MC_ADDR05         O
 F27   MC_RD_N     O                                                  G33          MC_ADDR13         O
 F28   MC_DOUT16   O                                                  G34          VDD15             P
 F29   MC_DOUT11   O                                                  G35          VDD33(VDDP)       P
 F30   MC_DOUT07   O                                                  G36          MC_ADDR00         O
                                                        24 of 37                                          April 7, 2005
                       *Notice: The information in this document is subject to change without notice


IDT 89TTM552
 Pin   Signal        Type                                               Pin          Signal            Type
 G37   MC_DIN17      I                                                  J6           STAT_DEP08        O
 H1    FLQS_DOUT14   O                                                  J7           STAT_ARR17        O
 H2    FLQS_DOUT13   O                                                  J8           STAT_ARR10        O
 H3    FLQS_DOUT15   O                                                  J9           LLST_CLK_CP       I
 H4    GND           P                                                  J10          FLQS_DIN00        I
 H5    STAT_CLK      O                                                  J11          STAT_ARR04        O
 H6    FLQS_DIN07    I                                                  J12          LLST_DIN10        I
 H7    STAT_ARR12    O                                                  J13          LLST_WR_N         O
 H8    STAT_ARR08    O                                                  J14          LLST_DIN09        I
 H9    STAT_ARR06    O                                                  J15          LLST_CLK_KN       O
 H10   LLST_DIN15    I                                                  J16          LLST_DOUT13       O
 H11   STAT_ARR05    O                                                  J17          LLST_DOUT06       O
 H12   STAT_ARR03    O                                                  J18          ZBUS_GNT_N        I
 H13   LLST_RD_N     O                                                  J19          ZBUS_DEVID03      I
 H14   SAR_CLK_CP    I                                                  J20          ZBUS_DEVID04      I
 H15   LLST_DIN03    I                                                  J21          ZBUS_PRTY00       B
 H16   LLST_DIN01    I                                                  J22          ZBUS_CLK          I
 H17   LLST_DOUT14   O                                                  J23          ZBUS_AD29         B
 H18   LLST_DOUT07   O                                                  J24          ZBUS_AD27         B
 H19   LLST_DOUT00   O                                                  J25          ZBUS_AD25         B
 H20   ZBUS_PRTY01   B                                                  J26          ZBUS_AD23         B
 H21   ZBUS_DEVID01  I                                                  J27          ZBUS_AD19         B
 H22   ZBUS_AVALID_N B                                                  J28          ZBUS_AD18         B
 H23   ZBUS_AD31     B                                                  J29          ZBUS_AD08         B
 H24   ZBUS_AD28     B                                                  J30          GND               P
 H25   ZBUS_AD24     B                                                  J31          GND               P
 H26   MC_CLK_KN     O                                                  J32          TMS               I
 H27   MC_DOUT13     O                                                  J33          MC_ADDR04         O
 H28   MC_DOUT10     O                                                  J34          GND               P
 H29   MC_DOUT00     O                                                  J35          MC_DIN13          I
 H30   MC_ADDR19     O                                                  J36          MC_DIN12          I
 H31   MC_ADDR17     O                                                  J37          MC_DIN11          I
 H32   TDI           I                                                  K1           FLQS_DOUT09       O
 H33   VDD15         P                                                  K2           FLQS_DOUT04       O
 H34   GND           P                                                  K3           FLQS_DOUT08       O
 H35   MC_DIN16      I                                                  K4           GND               P
 H36   MC_DIN14      I                                                  K5           FLQS_CLKOUT       O
 H37   MC_DIN15      I                                                  K6           STAT_DEP07        O
 J1    FLQS_DOUT07   O                                                  K7           STAT_DEP05        O
 J2    FLQS_DOUT11   O                                                  K8           STAT_VREF         P
 J3    FLQS_DOUT10   O                                                  K9           GND               P
 J4    STAT_DEP10    O                                                  K10          VDD18             P
 J5    STAT_DEP00    O                                                  K11          VDD18             P
                                                          25 of 37                                          April 7, 2005
                         *Notice: The information in this document is subject to change without notice


IDT 89TTM552
 Pin   Signal        Type                                               Pin          Signal            Type
 K12   VDD18         P                                                  L21          GND               P
 K13   VDD18         P                                                  L22          GND               P
 K14   VDD18         P                                                  L23          GND               P
 K15   VDD18         P                                                  L24          GND               P
 K16   VDD18         P                                                  L25          GND               P
 K17   VDD18         P                                                  L26          GND               P
 K18   GND           P                                                  L27          GND               P
 K19   ZBUS_DEVID02  I                                                  L28          VDD18             P
 K20   ZBUS_DEVID00  I                                                  L29          ZBUS_AD06         B
 K21   ZBUS_DVALID_N B                                                  L30          ZBUS_AD04         B
 K22   ZBUS_AD30     B                                                  L31          GND               P
 K23   ZBUS_AD22     B                                                  L32          MC_CLK_CP         I
 K24   ZBUS_AD26     B                                                  L33          SCAN_SHIFT_N      I
 K25   ZBUS_AD20     B                                                  L34          GND               P
 K26   ZBUS_AD14     B                                                  L35          MC_DIN07          I
 K27   ZBUS_AD15     B                                                  L36          MC_DIN06          I
 K28   ZBUS_AD11     B                                                  L37          MC_DIN04          I
 K29   ZBUS_AD07     B                                                  M1           FLQS_DOUT01       O
 K30   ZBUS_AD05     B                                                  M2           FLQS_DOUT00       O
 K31   GND           P                                                  M3           FLQS_DOUT02       O
 K32   MC_CLK_CN     I                                                  M4           VDD33(VDDP)       P
 K33   IDDQ_N        I                                                  M5           STAT_DEP12        O
 K34   GND           P                                                  M6           STAT_ARR15        O
 K35   MC_DIN10      I                                                  M7           STAT_DEP11        O
 K36   MC_DIN08      I                                                  M8           STAT_DEP01        O
 K37   MC_DIN09      I                                                  M9           GND               P
 L1    FLQS_DOUT03   O                                                  M10          VDD18             P
 L2    FLQS_DOUT05   O                                                  M11          GND               P
 L3    FLQS_DOUT06   O                                                  M12          VDD15             P
 L4    GND           P                                                  M13          VDD15             P
 L5    FLQS_TIC_OUT  O                                                  M14          VDD15             P
 L6    STAT_DEP_PRTY O                                                  M15          VDD15             P
 L7    STAT_ARR13    O                                                  M16          VDD15             P
 L8    STAT_DEP03    O                                                  M17          VDD15             P
 L9    GND           P                                                  M21          VDD15             P
 L10   GND           P                                                  M22          VDD15             P
 L11   GND           P                                                  M23          VDD15             P
 L12   GND           P                                                  M24          VDD15             P
 L13   GND           P                                                  M25          VDD15             P
 L14   GND           P                                                  M26          VDD15             P
 L15   GND           P                                                  M27          GND               P
 L16   GND           P                                                  M28          VDD18             P
 L17   GND           P                                                  M29          ZBUS_AD02         B
                                                          26 of 37                                          April 7, 2005
                         *Notice: The information in this document is subject to change without notice


IDT 89TTM552
 Pin   Signal           Type                                               Pin          Signal            Type
 M30   ZBUS_AD01        B                                                  P29          ZBUS_AD00         B
 M31   GND              P                                                  P30          ZBUS_INT_N02      O
 M32   SCAN_MODE_N      I                                                  P31          TDO               O
 M33   MC_VREF0         P                                                  P32          TRST_N            I
 M34   GND              P                                                  P33          RESET_N           I
 M35   MC_DIN05         I                                                  P34          GND               P
 M36   MC_DIN03         I                                                  P35          PLL_SYS_MON       O
 M37   MC_DIN02         I                                                  P36          PLL_SYS_LCK       O
 N1    TX_STAT_DN03     I                                                  P37          PLL_RX_RST        I
 N2    TX_STAT_SOFN     I                                                  R1           TX_STAT_DP01      I
 N3    TX_STAT_SOFP     I                                                  R2           TX_STAT_CLKN      I
 N4    VDD33(VDDP)      P                                                  R3           TX_STAT_CLKP      I
 N5    FLQS_DOUT12      O                                                  R4           GND               P
 N6    STAT_DEP02       O                                                  R5           TX_SPI4_STAT_D00  I
 N7    TURBO_DATA03     O                                                  R6           PLL_TX_RST        I
 N8    TURBO_DATA02     O                                                  R7           TX_SPI4_STAT_CLK  I
 N9    GND              P                                                  R8           PLL_TX_LCK        I
 N10   VDD18            P                                                  R9           GND               P
 N11   LLST_VREF0       P                                                  R10          VDD18             P
 N27   GND              P                                                  R11          SAR_VREF          P
 N28   VDD18            P                                                  R27          VDD33             P
 N29   ZBUS_DIR         O                                                  R28          VDD18             P
 N30   ZBUS_INT_N00     O                                                  R29          ZBUS_INT_N01      O
 N31   GND              P                                                  R30          ZBUS_REQ_N        O
 N32   MC_VREF1         P                                                  R31          PLL_RST           I
 N33   TCK              I                                                  R32          PLL_RX_LCK        O
 N34   GND              P                                                  R33          PLL_CFG_OVR       I
 N35   MC_DIN00         I                                                  R34          RX_VREF0          P
 N36   MC_DIN01         I                                                  R35          RX_STAT_SOFN      O
 N37   PLL_DIV_RST      I                                                  R36          RX_STAT_SOFP      O
 P1    TX_STAT_DP03     I                                                  R37          RX_STAT_DP03      O
 P2    TX_STAT_DN02     I                                                  T1           TX_STAT_DN01      I
 P3    TX_STAT_DP02     I                                                  T2           TX_STAT_DN00      I
 P4    GND              P                                                  T3           TX_STAT_DP00      I
 P5    TX_SPI4_STAT_D01 I                                                  T4           GND               P
 P6    TURBO_CLK        O                                                  T5           VDDO_25V_LVDS_DST P
 P7    TURBO_DATA00     O                                                  T6           GND               P
 P8    TURBO_DATA01     O                                                  T7           VDD18             P
 P9    GND              P                                                  T8           GND               P
 P10   VDD18            P                                                  T9           GND               P
 P11   LLST_VREF1       P                                                  T10          VDD18             P
 P27   VDD33            P                                                  T11          GND               P
 P28   VDD18            P                                                  T16          VDD18             P
                                                             27 of 37                                          April 7, 2005
                            *Notice: The information in this document is subject to change without notice


IDT 89TTM552
 Pin   Signal            Type                                               Pin          Signal            Type
 T17   VDD18             P                                                  U35          RX_STAT_CLKN      O
 T18   VDD18             P                                                  U36          RX_STAT_CLKP      O
 T19   VDD18             P                                                  U37          RX_STAT_DP01      O
 T20   VDD18             P                                                  V1           TX_SOFP           O
 T21   VDD18             P                                                  V2           TX_DN15           O
 T22   VDD18             P                                                  V3           TX_DP15           O
 T27   VDD33             P                                                  V4           GND               P
 T28   VDD18             P                                                  V5           PLL_TX_REFCLK     I
 T29   ZBUS_AD03         B                                                  V6           PLL_TX_VDDA       P
 T30   ZBUS_AD09         B                                                  V7           GND               P
 T31   PLL_DDR_BYPCLK    I                                                  V8           VDD18             P
 T32   RX_SPI4_STAT_D01  O                                                  V9           GND               P
 T33   RX_SPI4_STAT_D00  O                                                  V10          VDDO_25V_LVDS_DST P
 T34   RX_VREF1          P                                                  V16          VDD18             P
 T35   RX_STAT_DN02      O                                                  V17          VDD18             P
 T36   RX_STAT_DP02      O                                                  V18          VDD18             P
 T37   RX_STAT_DN03      O                                                  V19          VDD18             P
 U1    TX_SOFN           O                                                  V20          VDD18             P
 U2    TX_STAT_PRTYN     I                                                  V21          VDD18             P
 U3    TX_STAT_PRTYP     I                                                  V22          VDD18             P
 U4    GND               P                                                  V28          VDDO_25V_LVDS_DSR P
 U5    VDDO_25V_LVDS_DST P                                                  V29          ZBUS_AD13         B
 U6    GND               P                                                  V30          ZBUS_AD12         B
 U7    VDD18             P                                                  V31          PLL_SYS_REFCLK    I
 U8    GND               P                                                  V32          PLL_SYS_VDD       P
 U9    GND               P                                                  V33          PLL_SYS_VSSA      P
 U10   VDD18             P                                                  V34          VDDO_25V_LVDS_DSR P
 U11   GND               P                                                  V35          RX_STAT_DP00      O
 U16   GND               P                                                  V36          RX_STAT_DN00      O
 U17   GND               P                                                  V37          RX_STAT_DN01      O
 U18   GND               P                                                  W1           TX_DP13           O
 U19   GND               P                                                  W2           TX_DN14           O
 U20   GND               P                                                  W3           TX_DP14           O
 U21   GND               P                                                  W4           GND               P
 U22   GND               P                                                  W5           PLL_TX_VDD        P
 U27   VDD33             P                                                  W6           PLL_TX_VSSA       P
 U28   VDD18             P                                                  W7           GND               P
 U29   ZBUS_AD10         B                                                  W8           VDD18             P
 U30   ZBUS_AD17         B                                                  W9           GND               P
 U31   RX_SPI4_STAT_CLK  O                                                  W10          VDDO_25V_LVDS_DST P
 U32   GND               P                                                  W16          GND               P
 U33   PLL_SYS_VDDA      P                                                  W17          GND               P
 U34   VDDO_25V_LVDS_DSR P                                                  W18          GND               P
                                                              28 of 37                                          April 7, 2005
                             *Notice: The information in this document is subject to change without notice


IDT 89TTM552
 Pin   Signal            Type                                               Pin          Signal            Type
 W19   GND               P                                                  AA3          TX_DN11           O
 W20   GND               P                                                  AA4          VDD18             P
 W21   GND               P                                                  AA5          VDD0_25V_LVDS_DST P
 W22   GND               P                                                  AA6          GND               P
 W28   VDDO_25V_LVDS_DSR P                                                  AA7          VDD18             P
 W29   ZBUS_AD21         B                                                  AA8          GND               P
 W30   ZBUS_AD16         B                                                  AA9          VDD26             P
 W31   VDD33             P                                                  AA10         GND               P
 W32   VDD33             P                                                  AA11         VDD33             P
 W33   GND               P                                                  AA16         GND               P
 W34   VDDO_25V_LVDS_DSR P                                                  AA17         GND               P
 W35   RX_STAT_PRTYN     O                                                  AA18         GND               P
 W36   RX_STAT_PRTYP     O                                                  AA19         GND               P
 W37   RX_SOFN           I                                                  AA20         GND               P
 Y1    TX_DN13           O                                                  AA21         GND               P
 Y2    TX_DN12           O                                                  AA22         GND               P
 Y3    TX_DP12           O                                                  AA27         PLL_RX_VDDA       P
 Y4    GND               P                                                  AA28         PLL_RX_VSSA       P
 Y5    VDDO_25V_LVDS_DST B                                                  AA29         VDD26             P
 Y6    GND               P                                                  AA30         VDD18             P
 Y7    GND               P                                                  AA31         VDD18             P
 Y8    VDD18             P                                                  AA32         GND               P
 Y9    GND               P                                                  AA33         PLL_RX_REFCLK     I
 Y10   VDDO_25V_LVDS_DST P                                                  AA34         VDDO_25V_LVDS_DSR P
 Y16   VDD18             P                                                  AA35         RX_DN14           I
 Y17   VDD18             P                                                  AA36         RX_DP14           I
 Y18   VDD18             P                                                  AA37         RX_DN13           I
 Y19   VDD18             P                                                  AB1          TX_DP10           O
 Y20   VDD18             P                                                  AB2          TX_DN09           O
 Y21   VDD18             P                                                  AB3          TX_DP09           O
 Y22   VDD18             P                                                  AB4          VDD18             P
 Y28   VDDO_25V_LVDS_DSR P                                                  AB5          TX_VREF0          P
 Y29   GND               P                                                  AB6          GND               P
 Y30   VDD18             P                                                  AB7          VDD18             P
 Y31   VDD18             P                                                  AB8          GND               P
 Y32   GND               P                                                  AB9          VDD26             P
 Y33   GND               P                                                  AB10         GND               P
 Y34   VDD18             B                                                  AB11         VDD33             P
 Y35   RX_DN15           I                                                  AB16         VDD18             P
 Y36   RX_DP15           I                                                  AB17         VDD18             P
 Y37   RX_SOFP           I                                                  AB18         VDD18             P
 AA1   TX_DN10           O                                                  AB19         VDD18             P
 AA2   TX_DP11           O                                                  AB20         VDD18             P
                                                              29 of 37                                          April 7, 2005
                             *Notice: The information in this document is subject to change without notice


IDT 89TTM552
 Pin   Signal     Type                                               Pin          Signal            Type
 AB21  VDD18      P                                                  AD9          VDD26             P
 AB22  VDD18      P                                                  AD10         GND               P
 AB27  PLL_RX_VDD P                                                  AD11         VDD18             P
 AB28  GND        P                                                  AD27         VDD18             P
 AB29  VDD26      P                                                  AD28         GND               P
 AB30  VDD18      P                                                  AD29         VDD26             P
 AB31  VDD18      P                                                  AD30         VDD18             P
 AB32  GND        P                                                  AD31         VDD18             P
 AB33  VDD18      B                                                  AD32         GND               P
 AB34  VDD18      P                                                  AD33         VDD18             P
 AB35  RX_DN12    I                                                  AD34         VDD18             P
 AB36  RX_DP12    I                                                  AD35         RX_DP09           I
 AB37  RX_DP13    I                                                  AD36         RX_DN09           I
 AC1   TX_CLKN    O                                                  AD37         RX_DP10           I
 AC2   TX_DP08    O                                                  AE1          TX_DN05           O
 AC3   TX_DN08    O                                                  AE2          TX_DN06           O
 AC4   TX_VREF1   P                                                  AE3          TX_DP06           O
 AC5   TX_VREF    P                                                  AE4          TX_VREF3          P
 AC6   GND        P                                                  AE5          GND               P
 AC7   VDD18      P                                                  AE6          VDD26             P
 AC8   GND        P                                                  AE7          GND               P
 AC9   VDD26      P                                                  AE8          VDD26             P
 AC10  GND        P                                                  AE9          VDD26             P
 AC11  VDD18      P                                                  AE10         GND               P
 AC27  VDD18      P                                                  AE11         VDD18             P
 AC28  GND        P                                                  AE27         VDD18             P
 AC29  VDD26      P                                                  AE28         GND               P
 AC30  VDD18      P                                                  AE29         VDD26             P
 AC31  VDD18      P                                                  AE30         VDD26             P
 AC32  GND        P                                                  AE31         VDD18             P
 AC33  GND        P                                                  AE32         GND               P
 AC34  VDD18      P                                                  AE33         VDD26             P
 AC35  RX_DN11    I                                                  AE34         VDD18             P
 AC36  RX_DP11    I                                                  AE35         RX_DP08           I
 AC37  RX_DN10    I                                                  AE36         RX_DN08           I
 AD1   TX_CLKP    O                                                  AE37         RX_CLKP           I
 AD2   TX_DN07    O                                                  AF1          TX_DP05           O
 AD3   TX_DP07    O                                                  AF2          TX_DN04           O
 AD4   VDD18      P                                                  AF3          TX_DP04           O
 AD5   TX_VREF2   P                                                  AF4          TX_VREF4          P
 AD6   GND        P                                                  AF5          GND               P
 AD7   VDD18      P                                                  AF6          VDD26             P
 AD8   GND        P                                                  AF7          GND               P
                                                       30 of 37                                          April 7, 2005
                      *Notice: The information in this document is subject to change without notice


IDT 89TTM552
 Pin   Signal  Type                                               Pin          Signal            Type
 AF8   VDD26   P                                                  AG32         DRAM1_ADDR12      O
 AF9   VDD26   P                                                  AG33         DRAM1_ADDR11      O
 AF10  GND     P                                                  AG34         VDD26             P
 AF11  VDD18   P                                                  AG35         RX_DP06           I
 AF27  VDD18   P                                                  AG36         RX_DN06           I
 AF28  GND     P                                                  AG37         RX_DN05           I
 AF29  VDD26   P                                                  AH1          TX_DN02           O
 AF30  VDD26   P                                                  AH2          TX_DN01           O
 AF31  VDD18   P                                                  AH3          TX_DP01           O
 AF32  GND     P                                                  AH4          VDD26             P
 AF33  VDD26   P                                                  AH5          VDD26             P
 AF34  VDD26   P                                                  AH6          DRAM0_WE_N        O
 AF35  RX_DP07 I                                                  AH7          GND               P
 AF36  RX_DN07 I                                                  AH8          VDD26             P
 AF37  RX_CLKN I                                                  AH9          VDD26             P
 AG1   TX_DP02 O                                                  AH10         GND               P
 AG2   TX_DN03 O                                                  AH11         VDD26             P
 AG3   TX_DP03 O                                                  AH12         VDD26             P
 AG4   VDD26   P                                                  AH13         VDD26             P
 AG5   VDD26   P                                                  AH14         VDD26             P
 AG6   VDD26   P                                                  AH15         VDD26             P
 AG7   GND     P                                                  AH16         VDD26             P
 AG8   VDD26   P                                                  AH17         VDD26             P
 AG9   VDD26   P                                                  AH18         VDD26             P
 AG10  GND     P                                                  AH19         VDD26             P
 AG11  VDD18   P                                                  AH20         VDD26             P
 AG12  VDD26   P                                                  AH21         VDD26             P
 AG13  VDD26   P                                                  AH22         VDD26             P
 AG14  VDD26   P                                                  AH23         VDD26             P
 AG15  VDD26   P                                                  AH24         VDD26             P
 AG16  VDD26   P                                                  AH25         VDD26             P
 AG17  VDD26   P                                                  AH26         VDD26             P
 AG21  VDD26   P                                                  AH27         VDD26             P
 AG22  VDD26   P                                                  AH28         GND               P
 AG23  VDD26   P                                                  AH29         VDD26             P
 AG24  VDD26   P                                                  AH30         VDD26             P
 AG25  VDD26   P                                                  AH31         VDD18             P
 AG26  VDD26   P                                                  AH32         DRAM1_ADDR10      O
 AG27  VDD18   P                                                  AH33         DRAM1_ADDR09      O
 AG28  GND     P                                                  AH34         VDD26             P
 AG29  VDD26   P                                                  AH35         RX_DP04           I
 AG30  VDD26   P                                                  AH36         RX_DN04           I
 AG31  VDD18   P                                                  AH37         RX_DP05           I
                                                    31 of 37                                          April 7, 2005
                   *Notice: The information in this document is subject to change without notice


IDT 89TTM552
 Pin   Signal       Type                                               Pin          Signal            Type
 AJ1   TX_PRTYP     O                                                  AK7          GND               P
 AJ2   TX_DP00      O                                                  AK8          GND               P
 AJ3   TX_DN00      O                                                  AK9          VDD26             P
 AJ4   VDD26        P                                                  AK10         GND               P
 AJ5   DRAM0_RAS_N  O                                                  AK11         GND               P
 AJ6   DRAM0_CS_N   O                                                  AK12         GND               P
 AJ7   GND          P                                                  AK13         GND               P
 AJ8   VDD26        P                                                  AK14         GND               P
 AJ9   VDD26        P                                                  AK15         GND               P
 AJ10  GND          P                                                  AK16         GND               P
 AJ11  VDD26        P                                                  AK17         GND               P
 AJ12  GND          P                                                  AK18         VDD26             P
 AJ13  GND          P                                                  AK19         VDD26             P
 AJ14  GND          P                                                  AK20         VDD26             P
 AJ15  GND          P                                                  AK21         GND               P
 AJ16  GND          P                                                  AK22         GND               P
 AJ17  GND          P                                                  AK23         GND               P
 AJ18  GND          P                                                  AK24         GND               P
 AJ19  GND          P                                                  AK25         GND               P
 AJ20  GND          P                                                  AK26         GND               P
 AJ21  GND          P                                                  AK27         GND               P
 AJ22  GND          P                                                  AK28         GND               P
 AJ23  GND          P                                                  AK29         VDD26             P
 AJ24  GND          P                                                  AK30         VDD18             P
 AJ25  GND          P                                                  AK31         VDD18             P
 AJ26  GND          P                                                  AK32         DRAM1_ADDR06      O
 AJ27  VDD26        P                                                  AK33         DRAM1_ADDR05      O
 AJ28  GND          P                                                  AK34         VDD26             P
 AJ29  VDD26        P                                                  AK35         RX_DP01           I
 AJ30  VDD26        P                                                  AK36         RX_DN01           I
 AJ31  VDD18        P                                                  AK37         RX_DP02           I
 AJ32  DRAM1_ADDR08 O                                                  AL1          DRAM0_BNK00       O
 AJ33  DRAM1_ADDR07 O                                                  AL2          DRAM0_D07         B
 AJ34  VDD26        P                                                  AL3          DRAM0_D06         B
 AJ35  RX_DN03      I                                                  AL4          GND               P
 AJ36  RX_DP03      I                                                  AL5          VDD26             P
 AJ37  RX_DN02      I                                                  AL6          VDD26             P
 AK1   TX_PRTYN     O                                                  AL7          DRAM0_D31         B
 AK2   DRAM0_BNK01  O                                                  AL8          DRAM0_D34         B
 AK3   DRAM0_CAS_N  O                                                  AL9          DRAM0_DQS03       B
 AK4   VDD26        P                                                  AL10         DRAM0_D27         B
 AK5   DRAM0_CKE    O                                                  AL11         DRAM0_D22         B
 AK6   VDD26        P                                                  AL12         DRAM0_D20         B
                                                         32 of 37                                          April 7, 2005
                        *Notice: The information in this document is subject to change without notice


IDT 89TTM552
 Pin   Signal       Type                                               Pin          Signal            Type
 AL13  DRAM0_D16    B                                                  AM19         DRAM1_D37         B
 AL14  DRAM0_D17    B                                                  AM20         DRAM1_D35         B
 AL15  VDD26        P                                                  AM21         DRAM1_D32         B
 AL16  VDD26        P                                                  AM22         DRAM1_D30         B
 AL17  VDD26        P                                                  AM23         DRAM1_D28         B
 AL18  GND          P                                                  AM24         DRAM1_D23         B
 AL19  GND          P                                                  AM25         DRAM1_D22         B
 AL20  GND          P                                                  AM26         DRAM1_D25         B
 AL21  VDD26        P                                                  AM27         DRAM1_D18         B
 AL22  VDD26        P                                                  AM28         DRAM1_D15         B
 AL23  VDD26        P                                                  AM29         DRAM1_D13         B
 AL24  VDD26        P                                                  AM30         DRAM1_D10         B
 AL25  DRAM1_D24    B                                                  AM31         DRAM1_D11         B
 AL26  DRAM1_DQS02  B                                                  AM32         DRAM1_D00         B
 AL27  DRAM1_D20    B                                                  AM33         DRAM1_DQS00       B
 AL28  GND          P                                                  AM34         VDD26             P
 AL29  GND          P                                                  AM35         DRAM1_ADDR01      O
 AL30  DRAM1_DQS01  B                                                  AM36         DRAM1_ADDR02      O
 AL31  DRAM1_D01    B                                                  AM37         RX_PRTYN          I
 AL32  DRAM1_ADDR04 O                                                  AN1          DRAM0_D02         B
 AL33  DRAM1_ADDR03 O                                                  AN2          DRAM0_D03         B
 AL34  VDD26        P                                                  AN3          DRAM0_D00         B
 AL35  RX_DP00      I                                                  AN4          GND               P
 AL36  RX_DN00      I                                                  AN5          DRAM0_D35         B
 AL37  RX_PRTYP     I                                                  AN6          DRAM0_D36         B
 AM1   DRAM0_D05    B                                                  AN7          DRAM0_D30         B
 AM2   DRAM0_D04    B                                                  AN8          DRAM0_D33         B
 AM3   DRAM0_DQS00  B                                                  AN9          DRAM0_D29         B
 AM4   GND          P                                                  AN10         DRAM0_D25         B
 AM5   VDD26        P                                                  AN11         DRAM0_DQS02       B
 AM6   DRAM0_D32    B                                                  AN12         DRAM0_D21         B
 AM7   DRAM0_DQS04  B                                                  AN13         DRAM0_D12         B
 AM8   DRAM0_D28    B                                                  AN14         DRAM0_D14         B
 AM9   DRAM0_D26    B                                                  AN15         DRAM0_D15         B
 AM10  DRAM0_D24    B                                                  AN16         DRAM0_D10         B
 AM11  DRAM0_D23    B                                                  AN17         DRAM0_D08         B
 AM12  DRAM0_D19    B                                                  AN18         DRAM1_D38         B
 AM13  DRAM0_D18    B                                                  AN19         DRAM1_D36         B
 AM14  DRAM0_D13    B                                                  AN20         DRAM1_DQS04       B
 AM15  DRAM0_DQS01  B                                                  AN21         DRAM1_D34         B
 AM16  DRAM0_D09    B                                                  AN22         DRAM1_D31         B
 AM17  DRAM0_D11    B                                                  AN23         DRAM1_D29         B
 AM18  DRAM1_D39    B                                                  AN24         DRAM1_DQS03       B
                                                         33 of 37                                          April 7, 2005
                        *Notice: The information in this document is subject to change without notice


IDT 89TTM552
 Pin   Signal       Type                                               Pin          Signal            Type
 AN25  DRAM1_D27    B                                                  AP31         GND               P
 AN26  DRAM1_D17    B                                                  AP32         GND               P
 AN27  DRAM1_D21    B                                                  AP33         GND               P
 AN28  DRAM1_D19    B                                                  AP34         GND               P
 AN29  DRAM1_D14    B                                                  AP35         DRAM1_D03         B
 AN30  DRAM1_D12    B                                                  AP36         DRAM1_D05         B
 AN31  DRAM1_D08    B                                                  AP37         DRAM1_D04         B
 AN32  DRAM1_D09    B                                                  AR1          DRAM_CLKN02       O
 AN33  DRAM1_D02    B                                                  AR2          DRAM_CLKP02       O
 AN34  VDD26        P                                                  AR3          GND               P
 AN35  DRAM1_D07    B                                                  AR4          DRAM0_D70         B
 AN36  DRAM1_D06    B                                                  AR5          DRAM0_D67         B
 AN37  DRAM1_ADDR00 O                                                  AR6          DRAM0_D65         B
 AP1   DRAM0_D01    B                                                  AR7          DRAM0_ADDR11      O
 AP2   DRAM0_D37    B                                                  AR8          DRAM_VREF5        P
 AP3   DRAM0_D39    B                                                  AR9          DRAM0_ADDR06      O
 AP4   GND          P                                                  AR10         DRAM0_ADDR04      O
 AP5   GND          P                                                  AR11         DRAM0_D63         B
 AP6   GND          P                                                  AR12         DRAM0_D61         B
 AP7   GND          P                                                  AR13         DRAM0_D59         B
 AP8   VDD26        P                                                  AR14         DRAM0_D54         B
 AP9   VDD26        P                                                  AR15         DRAM0_D52         B
 AP10  GND          P                                                  AR16         DRAM0_DQS06       B
 AP11  GND          P                                                  AR17         DRAM0_D48         B
 AP12  GND          P                                                  AR18         DRAM0_D44         B
 AP13  DRAM_VREF0   P                                                  AR19         DRAM_CLKN01       O
 AP14  DRAM_VREF1   P                                                  AR20         DRAM1_D68         B
 AP15  DRAM_VREF2   P                                                  AR21         DRAM1_D69         B
 AP16  VDD26        P                                                  AR22         DRAM1_D64         B
 AP17  VDD26        P                                                  AR23         DRAM1_D26         B
 AP18  VDD26        P                                                  AR24         DRAM1_DQS07       B
 AP19  VDD26        P                                                  AR25         DRAM1_D59         B
 AP20  VDD26        P                                                  AR26         DRAM1_D54         B
 AP21  VDD26        P                                                  AR27         DRAM1_D53         B
 AP22  VDD26        P                                                  AR28         DRAM1_D50         B
 AP23  DRAM_VREF3   P                                                  AR29         DRAM1_D49         B
 AP24  DRAM_VREF4   P                                                  AR30         DRAM_VREF6        P
 AP25  VDD26        P                                                  AR31         DRAM_VREF7        P
 AP26  VDD26        P                                                  AR32         DRAM1_D46         B
 AP27  GND          P                                                  AR33         DRAM1_D47         B
 AP28  GND          P                                                  AR34         DRAM1_D42         B
 AP29  GND          P                                                  AR35         VDD26             P
 AP30  GND          P                                                  AR36         DRAM_CLKN00       O
                                                         34 of 37                                          April 7, 2005
                        *Notice: The information in this document is subject to change without notice


IDT 89TTM552
 Pin   Signal       Type                                               Pin          Signal            Type
 AR37  DRAM_CLKP00  O                                                  AU6          DRAM0_ADDR08      O
 AT1   VDD26        P                                                  AU7          DRAM0_ADDR05      O
 AT2   VDD26        P                                                  AU8          DRAM0_ADDR02      O
 AT3   DRAM0_D69    B                                                  AU9          DRAM0_ADDR00      O
 AT4   DRAM0_DQS08  B                                                  AU10         DRAM0_D60         B
 AT5   DRAM0_D66    B                                                  AU11         DRAM0_D58         B
 AT6   DRAM0_ADDR12 O                                                  AU12         DRAM0_D56         B
 AT7   DRAM0_ADDR09 O                                                  AU13         DRAM0_D53         B
 AT8   DRAM0_ADDR07 O                                                  AU14         DRAM0_D49         B
 AT9   DRAM0_ADDR03 O                                                  AU15         DRAM0_D47         B
 AT10  DRAM0_ADDR01 O                                                  AU16         DRAM0_D46         B
 AT11  DRAM0_D62    B                                                  AU17         DRAM0_DQS05       B
 AT12  DRAM0_DQS07  B                                                  AU18         DRAM0_D43         B
 AT13  DRAM0_D57    B                                                  AU19         DRAM0_D41         B
 AT14  DRAM0_D55    B                                                  AU20         DRAM0_D40         B
 AT15  DRAM0_D51    B                                                  AU21         DRAM1_D71         B
 AT16  DRAM0_D50    B                                                  AU22         DRAM1_D33         B
 AT17  DRAM0_D45    B                                                  AU23         DRAM1_D66         B
 AT18  DRAM0_D42    B                                                  AU24         DRAM1_D65         B
 AT19  DRAM_CLKP01  O                                                  AU25         DRAM1_D62         B
 AT20  DRAM1_D70    B                                                  AU26         DRAM1_D60         B
 AT21  DRAM1_DQS08  B                                                  AU27         DRAM1_D56         B
 AT22  DRAM1_D67    B                                                  AU28         DRAM1_D55         B
 AT23  DRAM1_D63    B                                                  AU29         DRAM1_D51         B
 AT24  DRAM1_D61    B                                                  AU30         DRAM1_D16         B
 AT25  DRAM1_D58    B                                                  AU31         DRAM1_RAS_N       O
 AT26  DRAM1_D57    B                                                  AU32         DRAM1_CKE         O
 AT27  DRAM1_D52    B                                                  AU33         DRAM1_BNK01       O
 AT28  DRAM1_DQS06  B                                                  AU34         DRAM1_BNK00       O
 AT29  DRAM1_D48    B                                                  AU35         DRAM1_D44         B
 AT30  DRAM1_WE_N   O                                                  AU36         DRAM1_D43         B
 AT31  DRAM1_CS_N   O                                                  AU37         DRAM1_D40         B
 AT32  DRAM1_CAS_N  O
 AT33  DRAM1_D45    B
 AT34  DRAM1_DQS05  B
 AT35  DRAM1_D41    B
 AT36  VDD26        P
 AT37  VDD26        P
 AU1   DRAM0_D38    B
 AU2   DRAM0_D71    B
 AU3   DRAM0_D68    B
 AU4   DRAM0_D64    B
 AU5   DRAM0_ADDR10 O
                                                         35 of 37                                          April 7, 2005
                        *Notice: The information in this document is subject to change without notice


  IDT 89TTM552
89TTM552 Package
   The package is an ASE HFCBGA-HP, having 1192 pins, with 1 mm pitch; a 37 ×37 pin array; and a 40 × 40 mm enclosure.Figure 7 shows the
package geometry.
                                                Figure 7 89TTM552 Package Diagram
                                                             36 of 37                                                    April 7, 2005


  IDT 89TTM552
Ordering Information
    NN               A                 AA                55x              A                 A                             Legend
                                                                                                                        A = Alpha Character
                                                                                                                        N = Numeric Character
  Product        Operating           Device             Product         Package        Temp range
  Family          Voltage            Family             Detail
                                                                                                  Blank    Commercial Temperature
                                                                                                           (See Thermal Considerations
                                                                                                           section)
                                                                                                  BL       1192-pin FCBGA
                                                                                                  552      Aggregate flow device
                                                                                                  553       Per flow device
                                                                                                  TM       Traffic Manager
                                                                                                  SF       Switch Fabric
                                                                                                  T       1.8V ±5% Core Voltage
                                                                                                  89       Serial Switching Product
Valid Combinations
     89TTM552BL             1192-pin FCBGA package, Commercial Temperature
Revision History
   November 23, 2004: Initial publication by IDT.
   March 3, 2005: In Table 10, changed frequency for three REFCLK signals from 125 to 100 MHz.
   March 11, 2005: In Table 10, for signal PLL_CFG_OVR, “low” was changed to “high” in the Remarks column. Also in Table 10, the following signals
were changed to read “pulldown”: PLL_RST, PLL_DIV_RST, PLL_CFG_OVR, PLL_RX_RST, PLL_TX_RST.
   April 7, 2005: On page 1, added information to clarify support of 89TTM552 Interfaces.
                                  CORPORATE HEADQUARTERS                     for SALES:                          for Tech Support:
                                  6024 Silver Creek Valley Road              800-345-7015 or 408-284-8200        email: ssdhelp@idt.com
                                  San Jose, CA 95138                         fax: 408-284-2775                   phone: 408-284-8208
                                                                             www.idt.com
                                                                      37 of 37                                                   April 7, 2005


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Renesas Electronics:
 89TTM552BL
