

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Wed Apr 26 09:20:36 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_5b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   58|   58|   59|   59|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   56|   56|        27|          2|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1839|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|     696|    818|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    412|
|Register         |        -|      -|    1206|    103|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|    1902|   3172|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32eOg_U1  |matmul_hw_fadd_32eOg  |        0|      2|  205|  205|
    |matmul_hw_fadd_32eOg_U2  |matmul_hw_fadd_32eOg  |        0|      2|  205|  205|
    |matmul_hw_fmul_32fYi_U3  |matmul_hw_fmul_32fYi  |        0|      3|  143|  140|
    |matmul_hw_fmul_32fYi_U4  |matmul_hw_fmul_32fYi  |        0|      3|  143|  140|
    |matmul_hw_mux_42_g8j_U5  |matmul_hw_mux_42_g8j  |        0|      0|    0|   32|
    |matmul_hw_mux_42_g8j_U6  |matmul_hw_mux_42_g8j  |        0|      0|    0|   32|
    |matmul_hw_mux_42_g8j_U7  |matmul_hw_mux_42_g8j  |        0|      0|    0|   32|
    |matmul_hw_mux_42_g8j_U8  |matmul_hw_mux_42_g8j  |        0|      0|    0|   32|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     10|  696|  818|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_322_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_316_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_694_p2                  |     +    |      0|  0|   3|           1|           3|
    |tmp_14_fu_441_p2               |     +    |      0|  0|   4|           3|           4|
    |tmp_15_fu_1085_p2              |     +    |      0|  0|   6|           6|           6|
    |exitcond_flatten_fu_310_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_328_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_466_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_479_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_453_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_348_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_3_fu_433_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_342_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_11_fu_418_p2               |    or    |      0|  0|   4|           4|           1|
    |a_row_load_1_fu_789_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_2_fu_782_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_3_fu_775_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_fu_796_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_524_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_532_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_647_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_654_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_661_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_484_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_640_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_471_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_492_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_500_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_508_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_516_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_458_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_852_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_859_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_964_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_971_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_978_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_817_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_957_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_810_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_824_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_831_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_838_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_845_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_803_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_596_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_604_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_619_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_626_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_633_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_556_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_612_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_548_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_564_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_572_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_580_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_588_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_540_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_915_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_922_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_936_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_943_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_950_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_880_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_929_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_873_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_887_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_894_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_901_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_908_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_866_p3           |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_334_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_1_mid2_v_fu_362_p3         |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_fu_354_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1839|         102|        1833|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_Addr_A_orig               |  32|          3|   32|         96|
    |a_1_Addr_A_orig               |  32|          3|   32|         96|
    |ap_NS_fsm                     |   1|          5|    1|          5|
    |ap_enable_reg_pp0_iter13      |   1|          2|    1|          2|
    |b_0_Addr_A_orig               |  32|          3|   32|         96|
    |b_1_Addr_A_orig               |  32|          3|   32|         96|
    |c_WEN_A                       |   4|          2|    4|          8|
    |grp_fu_293_p0                 |  32|          3|   32|         96|
    |grp_fu_293_p1                 |  32|          3|   32|         96|
    |grp_fu_298_p0                 |  32|          3|   32|         96|
    |grp_fu_298_p1                 |  32|          3|   32|         96|
    |grp_fu_302_p0                 |  32|          3|   32|         96|
    |grp_fu_302_p1                 |  32|          3|   32|         96|
    |grp_fu_306_p0                 |  32|          3|   32|         96|
    |grp_fu_306_p1                 |  32|          3|   32|         96|
    |i_phi_fu_275_p4               |   3|          2|    3|          6|
    |i_reg_271                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_264_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_260        |   5|          2|    5|         10|
    |j_phi_fu_286_p4               |   3|          2|    3|          6|
    |j_reg_282                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 412|         57|  412|       1211|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |a_0_load_reg_1313             |  32|   0|   32|          0|
    |a_1_load_reg_1318             |  32|   0|   32|          0|
    |a_row_load_1_reg_1388         |  32|   0|   32|          0|
    |a_row_load_3_reg_1378         |  32|   0|   32|          0|
    |a_row_load_7_fu_100           |  32|   0|   32|          0|
    |a_row_load_8_fu_96            |  32|   0|   32|          0|
    |a_row_load_9_fu_92            |  32|   0|   32|          0|
    |a_row_load_s_fu_88            |  32|   0|   32|          0|
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9       |   1|   0|    1|          0|
    |b_copy_0_3_11_fu_104          |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_112          |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_116           |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_108           |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_120          |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_128          |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_132           |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_124           |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_136          |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_144          |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_148           |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_140           |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_152          |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_160          |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_164           |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_156           |  32|   0|   32|          0|
    |exitcond_flatten_reg_1216     |   1|   0|    1|          0|
    |i_reg_271                     |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1220  |   5|   0|    5|          0|
    |indvar_flatten_reg_260        |   5|   0|    5|          0|
    |j_1_reg_1373                  |   3|   0|    3|          0|
    |j_mid2_reg_1225               |   3|   0|    3|          0|
    |j_reg_282                     |   3|   0|    3|          0|
    |sel_tmp2_reg_1341             |   1|   0|    1|          0|
    |sel_tmp4_reg_1351             |   1|   0|    1|          0|
    |sel_tmp_reg_1333              |   1|   0|    1|          0|
    |tmp_1_mid2_v_reg_1253         |   3|   0|    3|          0|
    |tmp_1_reg_1259                |   3|   0|    4|          1|
    |tmp_2_1_reg_1418              |  32|   0|   32|          0|
    |tmp_2_2_reg_1413              |  32|   0|   32|          0|
    |tmp_2_3_reg_1423              |  32|   0|   32|          0|
    |tmp_3_reg_1305                |   1|   0|    1|          0|
    |tmp_4_reg_1363                |  32|   0|   32|          0|
    |tmp_5_1_reg_1433              |  32|   0|   32|          0|
    |tmp_5_2_reg_1438              |  32|   0|   32|          0|
    |tmp_5_3_reg_1443              |  32|   0|   32|          0|
    |tmp_5_reg_1428                |  32|   0|   32|          0|
    |tmp_7_reg_1398                |  32|   0|   32|          0|
    |tmp_8_reg_1368                |  32|   0|   32|          0|
    |tmp_9_reg_1403                |  32|   0|   32|          0|
    |tmp_mid2_reg_1233             |   1|   0|    1|          0|
    |tmp_reg_1284                  |   2|   0|    2|          0|
    |tmp_s_reg_1408                |  32|   0|   32|          0|
    |exitcond_flatten_reg_1216     |   0|   1|    1|          0|
    |j_mid2_reg_1225               |   0|   3|    3|          0|
    |tmp_1_mid2_v_reg_1253         |   0|   3|    3|          0|
    |tmp_2_1_reg_1418              |   0|  32|   32|          0|
    |tmp_2_2_reg_1413              |   0|  32|   32|          0|
    |tmp_2_3_reg_1423              |   0|  32|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1206| 103| 1310|          1|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

