

================================================================
== Vitis HLS Report for 'kernel_trmm'
================================================================
* Date:           Fri Dec 13 11:31:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_trmm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+----------+-----------+--------+-----------+---------+
    |   Latency (cycles)  |  Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max    |    min   |    max    |   min  |    max    |   Type  |
    +---------+-----------+----------+-----------+--------+-----------+---------+
    |   535551|  104225151|  2.142 ms|  0.417 sec|  535552|  104225152|       no|
    +---------+-----------+----------+-----------+--------+-----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+-------+---------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+-------+---------+
        |grp_kernel_trmm_Pipeline_L2_fu_706        |kernel_trmm_Pipeline_L2        |     3003|     3003|  12.012 us|  12.012 us|  3003|   3003|       no|
        |grp_kernel_trmm_Pipeline_L21_fu_729       |kernel_trmm_Pipeline_L21       |        2|    39890|   8.000 ns|   0.160 ms|     2|  39890|       no|
        |grp_kernel_trmm_Pipeline_merlinL0_fu_758  |kernel_trmm_Pipeline_merlinL0  |        2|     1996|   8.000 ns|   7.984 us|     2|   1996|       no|
        |grp_kernel_trmm_Pipeline_L3_fu_784        |kernel_trmm_Pipeline_L3        |     3003|     3003|  12.012 us|  12.012 us|  3003|   3003|       no|
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+------+-------+---------+

        * Loop: 
        +----------------------+---------+-----------+---------------+-----------+-----------+------+----------+
        |                      |   Latency (cycles)  |   Iteration   |  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |    max    |    Latency    |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+-----------+---------------+-----------+-----------+------+----------+
        |- merlinL3            |   529400|  104219000|  2647 ~ 521095|          -|          -|   200|        no|
        | + merlinL2_merlinL1  |     2640|     481200|      11 ~ 2005|          -|          -|   240|        no|
        +----------------------+---------+-----------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1420|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       46|    31|    73398|    56256|    0|
|Memory               |       16|     -|        0|        0|   16|
|Multiplexer          |        -|     -|        -|     4728|    -|
|Register             |        -|     -|     2356|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       62|    31|    75754|    62404|   16|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|     1|        9|       15|    5|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|        3|        5|    1|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------------+---------+----+-------+-------+-----+
    |                 Instance                 |                Module               | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------------+-------------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                           |control_s_axi                        |        0|   0|    214|    360|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U117        |fmul_32ns_32ns_32_4_max_dsp_1        |        0|   3|    143|     78|    0|
    |grp_kernel_trmm_Pipeline_L2_fu_706        |kernel_trmm_Pipeline_L2              |        0|   0|    553|    220|    0|
    |grp_kernel_trmm_Pipeline_L21_fu_729       |kernel_trmm_Pipeline_L21             |        0|  26|  65030|  49731|    0|
    |grp_kernel_trmm_Pipeline_L3_fu_784        |kernel_trmm_Pipeline_L3              |        0|   0|    658|    478|    0|
    |grp_kernel_trmm_Pipeline_merlinL0_fu_758  |kernel_trmm_Pipeline_merlinL0        |        0|   2|   1316|    985|    0|
    |merlin_gmem_kernel_trmm_256_0_m_axi_U     |merlin_gmem_kernel_trmm_256_0_m_axi  |       16|   0|   1963|   1644|    0|
    |merlin_gmem_kernel_trmm_512_B_m_axi_U     |merlin_gmem_kernel_trmm_512_B_m_axi  |       30|   0|   3521|   2695|    0|
    |sparsemux_33_4_32_1_1_U118                |sparsemux_33_4_32_1_1                |        0|   0|      0|     65|    0|
    +------------------------------------------+-------------------------------------+---------+----+-------+-------+-----+
    |Total                                     |                                     |       46|  31|  73398|  56256|    0|
    +------------------------------------------+-------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_5_0_buf_U  |A_5_0_buf_RAM_AUTO_1R1W   |       16|  0|   0|    0|  4975|   32|     1|       159200|
    |B_buf_U      |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_16_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_17_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_18_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_19_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_20_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_21_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_22_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_23_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_24_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_25_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_26_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_27_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_28_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_29_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    |B_buf_30_U   |B_buf_RAM_1WNR_AUTO_1R1W  |        0|  0|   0|    1|  3000|   32|     1|        96000|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                          |       16|  0|   0|   16| 52975|  544|    17|      1695200|
    +-------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln1338_1_fu_999_p2        |         +|   0|  0|  63|          63|           8|
    |add_ln1338_fu_1005_p2         |         +|   0|  0|  63|          63|          63|
    |add_ln1358_fu_1041_p2         |         +|   0|  0|  23|          16|           3|
    |add_ln56_10_fu_1576_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln56_11_fu_1636_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln56_1_fu_1238_p2         |         +|   0|  0|  71|          64|          64|
    |add_ln56_4_fu_1304_p2         |         +|   0|  0|  71|          64|          64|
    |add_ln56_6_fu_1365_p2         |         +|   0|  0|  71|          64|          64|
    |add_ln56_8_fu_1444_p2         |         +|   0|  0|  71|          64|          64|
    |add_ln56_9_fu_1510_p2         |         +|   0|  0|  71|          64|          64|
    |add_ln56_fu_1188_p2           |         +|   0|  0|  71|          64|          64|
    |add_ln66_1_fu_1742_p2         |         +|   0|  0|  10|           3|           2|
    |add_ln66_fu_1736_p2           |         +|   0|  0|  15|           8|           1|
    |add_ln71_fu_965_p2            |         +|   0|  0|  26|          19|          18|
    |add_ln74_1_fu_1686_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln74_fu_1692_p2           |         +|   0|  0|  12|           4|           1|
    |add_ln79_fu_1860_p2           |         +|   0|  0|  12|           5|           1|
    |add_ln85_1_fu_943_p2          |         +|   0|  0|  23|          16|           8|
    |add_ln85_fu_937_p2            |         +|   0|  0|  26|          19|          11|
    |empty_43_fu_1725_p2           |         +|   0|  0|  19|          12|          12|
    |indvars_iv_next216_fu_955_p2  |         +|   0|  0|  15|           8|           1|
    |start_fu_1025_p2              |         +|   0|  0|  20|          13|           5|
    |sub64_i_fu_1115_p2            |         +|   0|  0|  68|          61|           2|
    |empty_41_fu_1067_p2           |         -|   0|  0|  19|          12|          12|
    |sub_ln1356_fu_1084_p2         |         -|   0|  0|  68|          61|          61|
    |cmp142_i_2_fu_1122_p2         |      icmp|   0|  0|  10|           3|           2|
    |cmp142_i_4_fu_1143_p2         |      icmp|   0|  0|  12|           3|           4|
    |cmp142_i_5_fu_1150_p2         |      icmp|   0|  0|  10|           3|           3|
    |cmp142_i_6_fu_1163_p2         |      icmp|   0|  0|  10|           3|           2|
    |cmp68_i_7_fu_1157_p2          |      icmp|   0|  0|  10|           3|           2|
    |grp_fu_815_p2                 |      icmp|   0|  0|  10|           3|           1|
    |grp_fu_830_p2                 |      icmp|   0|  0|   9|           2|           1|
    |grp_fu_846_p2                 |      icmp|   0|  0|   9|           2|           1|
    |grp_fu_853_p2                 |      icmp|   0|  0|  10|           3|           2|
    |grp_fu_867_p2                 |      icmp|   0|  0|  10|           3|           3|
    |grp_fu_873_p2                 |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln1357_fu_1094_p2        |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln1363_fu_1109_p2        |      icmp|   0|  0|  20|          13|           1|
    |icmp_ln1366_10_fu_1620_p2     |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln1366_2_fu_1282_p2      |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln1366_5_fu_1409_p2      |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln1366_6_fu_1488_p2      |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln1366_8_fu_1554_p2      |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln1370_1_fu_1343_p2      |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln1370_2_fu_1404_p2      |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln1370_3_fu_1483_p2      |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln1370_4_fu_1549_p2      |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln1370_5_fu_1591_p2      |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln1370_fu_1277_p2        |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln74_fu_1680_p2          |      icmp|   0|  0|  15|           8|           6|
    |icmp_ln79_fu_1698_p2          |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln85_fu_949_p2           |      icmp|   0|  0|  15|           8|           7|
    |switch_fu_1170_p2             |      icmp|   0|  0|  10|           3|           2|
    |ap_block_state1               |        or|   0|  0|   2|           1|           1|
    |or_ln1366_1_fu_1287_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1366_2_fu_1348_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1366_3_fu_1427_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1366_4_fu_1493_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1366_5_fu_1559_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln1366_fu_1221_p2          |        or|   0|  0|   2|           1|           1|
    |len_fu_1101_p3                |    select|   0|  0|  13|           1|          13|
    |select_ln74_1_fu_1712_p3      |    select|   0|  0|   4|           1|           4|
    |select_ln74_fu_1704_p3        |    select|   0|  0|   5|           1|           1|
    |empty_42_fu_1675_p2           |       xor|   0|  0|   8|           8|           2|
    |rev_fu_1136_p2                |       xor|   0|  0|   2|           1|           2|
    |xor_ln1366_fu_1421_p2         |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0|1420|        1027|         828|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+------+-----------+-----+-----------+
    |                  Name                  |  LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+------+-----------+-----+-----------+
    |A_5_0_buf_address0                      |    20|          4|   13|         52|
    |A_5_0_buf_ce0                           |    20|          4|    1|          4|
    |A_5_0_buf_d0                            |    54|         10|   32|        320|
    |A_5_0_buf_we0                           |    14|          3|    1|          3|
    |B_buf_16_address0                       |    31|          6|   12|         72|
    |B_buf_16_ce0                            |    26|          5|    1|          5|
    |B_buf_16_d0                             |    20|          4|   32|        128|
    |B_buf_16_we0                            |    20|          4|    1|          4|
    |B_buf_17_address0                       |    31|          6|   12|         72|
    |B_buf_17_ce0                            |    26|          5|    1|          5|
    |B_buf_17_d0                             |    20|          4|   32|        128|
    |B_buf_17_we0                            |    20|          4|    1|          4|
    |B_buf_18_address0                       |    31|          6|   12|         72|
    |B_buf_18_ce0                            |    26|          5|    1|          5|
    |B_buf_18_d0                             |    20|          4|   32|        128|
    |B_buf_18_we0                            |    20|          4|    1|          4|
    |B_buf_19_address0                       |    31|          6|   12|         72|
    |B_buf_19_ce0                            |    26|          5|    1|          5|
    |B_buf_19_d0                             |    20|          4|   32|        128|
    |B_buf_19_we0                            |    20|          4|    1|          4|
    |B_buf_20_address0                       |    31|          6|   12|         72|
    |B_buf_20_ce0                            |    26|          5|    1|          5|
    |B_buf_20_d0                             |    20|          4|   32|        128|
    |B_buf_20_we0                            |    20|          4|    1|          4|
    |B_buf_21_address0                       |    31|          6|   12|         72|
    |B_buf_21_ce0                            |    26|          5|    1|          5|
    |B_buf_21_d0                             |    20|          4|   32|        128|
    |B_buf_21_we0                            |    20|          4|    1|          4|
    |B_buf_22_address0                       |    31|          6|   12|         72|
    |B_buf_22_ce0                            |    26|          5|    1|          5|
    |B_buf_22_d0                             |    20|          4|   32|        128|
    |B_buf_22_we0                            |    20|          4|    1|          4|
    |B_buf_23_address0                       |    31|          6|   12|         72|
    |B_buf_23_ce0                            |    26|          5|    1|          5|
    |B_buf_23_d0                             |    20|          4|   32|        128|
    |B_buf_23_we0                            |    20|          4|    1|          4|
    |B_buf_24_address0                       |    31|          6|   12|         72|
    |B_buf_24_ce0                            |    26|          5|    1|          5|
    |B_buf_24_d0                             |    20|          4|   32|        128|
    |B_buf_24_we0                            |    20|          4|    1|          4|
    |B_buf_25_address0                       |    31|          6|   12|         72|
    |B_buf_25_ce0                            |    26|          5|    1|          5|
    |B_buf_25_d0                             |    20|          4|   32|        128|
    |B_buf_25_we0                            |    20|          4|    1|          4|
    |B_buf_26_address0                       |    31|          6|   12|         72|
    |B_buf_26_ce0                            |    26|          5|    1|          5|
    |B_buf_26_d0                             |    20|          4|   32|        128|
    |B_buf_26_we0                            |    20|          4|    1|          4|
    |B_buf_27_address0                       |    31|          6|   12|         72|
    |B_buf_27_ce0                            |    26|          5|    1|          5|
    |B_buf_27_d0                             |    20|          4|   32|        128|
    |B_buf_27_we0                            |    20|          4|    1|          4|
    |B_buf_28_address0                       |    31|          6|   12|         72|
    |B_buf_28_ce0                            |    26|          5|    1|          5|
    |B_buf_28_d0                             |    20|          4|   32|        128|
    |B_buf_28_we0                            |    20|          4|    1|          4|
    |B_buf_29_address0                       |    31|          6|   12|         72|
    |B_buf_29_ce0                            |    26|          5|    1|          5|
    |B_buf_29_d0                             |    20|          4|   32|        128|
    |B_buf_29_we0                            |    20|          4|    1|          4|
    |B_buf_30_address0                       |    31|          6|   12|         72|
    |B_buf_30_ce0                            |    26|          5|    1|          5|
    |B_buf_30_d0                             |    20|          4|   32|        128|
    |B_buf_30_we0                            |    20|          4|    1|          4|
    |B_buf_address0                          |    31|          6|   12|         72|
    |B_buf_ce0                               |    26|          5|    1|          5|
    |B_buf_d0                                |    20|          4|   32|        128|
    |B_buf_we0                               |    20|          4|    1|          4|
    |ap_NS_fsm                               |  2693|        742|    1|        742|
    |ap_done                                 |     9|          2|    1|          2|
    |grp_fu_807_ce                           |     9|          2|    1|          2|
    |grp_fu_807_p0                           |    14|          3|   32|         96|
    |grp_fu_807_p1                           |    14|          3|   32|         96|
    |i_2_fu_270                              |     9|          2|    8|         16|
    |indvar_flatten_reg_673                  |     9|          2|    8|         16|
    |indvars_iv160_fu_274                    |     9|          2|    3|          6|
    |indvars_iv_fu_266                       |     9|          2|    8|         16|
    |j_reg_684                               |     9|          2|    4|          8|
    |j_sub_reg_695                           |     9|          2|    5|         10|
    |merlin_gmem_kernel_trmm_256_0_ARADDR    |    54|         10|   64|        640|
    |merlin_gmem_kernel_trmm_256_0_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_trmm_256_0_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_trmm_256_0_RREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_trmm_256_0_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_trmm_256_0_blk_n_R   |     9|          2|    1|          2|
    |merlin_gmem_kernel_trmm_512_B_ARADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_trmm_512_B_ARLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_trmm_512_B_ARVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_trmm_512_B_AWADDR    |    14|          3|   64|        192|
    |merlin_gmem_kernel_trmm_512_B_AWLEN     |    14|          3|   32|         96|
    |merlin_gmem_kernel_trmm_512_B_AWVALID   |    14|          3|    1|          3|
    |merlin_gmem_kernel_trmm_512_B_BREADY    |    14|          3|    1|          3|
    |merlin_gmem_kernel_trmm_512_B_RREADY    |     9|          2|    1|          2|
    |merlin_gmem_kernel_trmm_512_B_WVALID    |     9|          2|    1|          2|
    |merlin_gmem_kernel_trmm_512_B_blk_n_AR  |     9|          2|    1|          2|
    |merlin_gmem_kernel_trmm_512_B_blk_n_AW  |     9|          2|    1|          2|
    |merlin_gmem_kernel_trmm_512_B_blk_n_B   |     9|          2|    1|          2|
    |offset_fu_262                           |     9|          2|   16|         32|
    |phi_mul90_fu_258                        |     9|          2|   19|         38|
    +----------------------------------------+------+-----------+-----+-----------+
    |Total                                   |  4728|       1147| 1221|       6144|
    +----------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |A_read_reg_1900                                        |   64|   0|   64|          0|
    |add_ln1338_reg_1959                                    |   63|   0|   63|          0|
    |add_ln74_1_reg_2307                                    |    8|   0|    8|          0|
    |add_ln85_1_reg_1946                                    |   16|   0|   16|          0|
    |add_ln85_reg_1941                                      |   19|   0|   19|          0|
    |ap_CS_fsm                                              |  741|   0|  741|          0|
    |ap_done_reg                                            |    1|   0|    1|          0|
    |ap_rst_n_inv                                           |    1|   0|    1|          0|
    |ap_rst_reg_1                                           |    1|   0|    1|          0|
    |ap_rst_reg_2                                           |    1|   0|    1|          0|
    |bitcast_ln1370_1_reg_2146                              |   32|   0|   32|          0|
    |bitcast_ln1370_2_reg_2170                              |   32|   0|   32|          0|
    |bitcast_ln1370_3_reg_2194                              |   32|   0|   32|          0|
    |bitcast_ln1370_4_reg_2218                              |   32|   0|   32|          0|
    |bitcast_ln1370_5_reg_2242                              |   32|   0|   32|          0|
    |bitcast_ln1370_6_reg_2274                              |   32|   0|   32|          0|
    |bitcast_ln1370_7_reg_2294                              |   32|   0|   32|          0|
    |c_buf_10_addr_reg_2390                                 |   12|   0|   12|          0|
    |c_buf_11_addr_reg_2395                                 |   12|   0|   12|          0|
    |c_buf_12_addr_reg_2400                                 |   12|   0|   12|          0|
    |c_buf_13_addr_reg_2405                                 |   12|   0|   12|          0|
    |c_buf_14_addr_reg_2410                                 |   12|   0|   12|          0|
    |c_buf_15_addr_reg_2415                                 |   12|   0|   12|          0|
    |c_buf_1_addr_reg_2345                                  |   12|   0|   12|          0|
    |c_buf_2_addr_reg_2350                                  |   12|   0|   12|          0|
    |c_buf_3_addr_reg_2355                                  |   12|   0|   12|          0|
    |c_buf_4_addr_reg_2360                                  |   12|   0|   12|          0|
    |c_buf_5_addr_reg_2365                                  |   12|   0|   12|          0|
    |c_buf_6_addr_reg_2370                                  |   12|   0|   12|          0|
    |c_buf_7_addr_reg_2375                                  |   12|   0|   12|          0|
    |c_buf_8_addr_reg_2380                                  |   12|   0|   12|          0|
    |c_buf_9_addr_reg_2385                                  |   12|   0|   12|          0|
    |c_buf_addr_reg_2340                                    |   12|   0|   12|          0|
    |cmp142_i_2_reg_2065                                    |    1|   0|    1|          0|
    |cmp142_i_4_reg_2085                                    |    1|   0|    1|          0|
    |cmp142_i_5_reg_2095                                    |    1|   0|    1|          0|
    |cmp142_i_6_reg_2105                                    |    1|   0|    1|          0|
    |cmp68_i_1_reg_2045                                     |    1|   0|    1|          0|
    |cmp68_i_3_reg_2060                                     |    1|   0|    1|          0|
    |cmp68_i_5_reg_2080                                     |    1|   0|    1|          0|
    |cmp68_i_6_reg_2090                                     |    1|   0|    1|          0|
    |cmp68_i_7_reg_2100                                     |    1|   0|    1|          0|
    |empty_41_reg_2000                                      |   12|   0|   12|          0|
    |empty_42_reg_2299                                      |    8|   0|    8|          0|
    |empty_43_reg_2328                                      |   12|   0|   12|          0|
    |grp_kernel_trmm_Pipeline_L21_fu_729_ap_start_reg       |    1|   0|    1|          0|
    |grp_kernel_trmm_Pipeline_L2_fu_706_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_trmm_Pipeline_L3_fu_784_ap_start_reg        |    1|   0|    1|          0|
    |grp_kernel_trmm_Pipeline_merlinL0_fu_758_ap_start_reg  |    1|   0|    1|          0|
    |head_align_reg_2005                                    |    3|   0|    3|          0|
    |i_2_fu_270                                             |    8|   0|    8|          0|
    |icmp94_reg_2050                                        |    1|   0|    1|          0|
    |icmp97_reg_2055                                        |    1|   0|    1|          0|
    |icmp_ln1357_reg_2021                                   |    1|   0|    1|          0|
    |icmp_ln1363_reg_2031                                   |    1|   0|    1|          0|
    |icmp_ln1366_10_reg_2279                                |    1|   0|    1|          0|
    |icmp_ln1366_8_reg_2251                                 |    1|   0|    1|          0|
    |icmp_ln1370_1_reg_2175                                 |    1|   0|    1|          0|
    |icmp_ln1370_2_reg_2199                                 |    1|   0|    1|          0|
    |icmp_ln1370_3_reg_2223                                 |    1|   0|    1|          0|
    |icmp_ln1370_4_reg_2247                                 |    1|   0|    1|          0|
    |icmp_ln1370_5_reg_2264                                 |    1|   0|    1|          0|
    |icmp_ln1370_reg_2151                                   |    1|   0|    1|          0|
    |indvar_flatten_reg_673                                 |    8|   0|    8|          0|
    |indvars_iv160_fu_274                                   |    3|   0|    3|          0|
    |indvars_iv160_load_1_reg_2035                          |    3|   0|    3|          0|
    |indvars_iv_fu_266                                      |    8|   0|    8|          0|
    |indvars_iv_load_1_reg_2312                             |    8|   0|    8|          0|
    |indvars_iv_next216_reg_1954                            |    8|   0|    8|          0|
    |j_reg_684                                              |    4|   0|    4|          0|
    |j_sub_reg_695                                          |    5|   0|    5|          0|
    |len_reg_2026                                           |   13|   0|   13|          0|
    |merlin_gmem_kernel_trmm_512_B_addr_reg_1920            |   64|   0|   64|          0|
    |mul1_reg_2425                                          |   32|   0|   32|          0|
    |offset_fu_262                                          |   16|   0|   16|          0|
    |or_ln1366_1_reg_2155                                   |    1|   0|    1|          0|
    |or_ln1366_2_reg_2179                                   |    1|   0|    1|          0|
    |or_ln1366_3_reg_2203                                   |    1|   0|    1|          0|
    |or_ln1366_4_reg_2227                                   |    1|   0|    1|          0|
    |or_ln1366_5_reg_2255                                   |    1|   0|    1|          0|
    |or_ln1366_reg_2131                                     |    1|   0|    1|          0|
    |phi_mul90_fu_258                                       |   19|   0|   19|          0|
    |raw_bits_reg_2126                                      |   32|   0|   32|          0|
    |rev_reg_2070                                           |    1|   0|    1|          0|
    |select_ln74_1_reg_2322                                 |    4|   0|    4|          0|
    |select_ln74_reg_2317                                   |    5|   0|    5|          0|
    |start_reg_1976                                         |   13|   0|   13|          0|
    |sub64_i_reg_2040                                       |   61|   0|   61|          0|
    |switch_reg_2110                                        |    1|   0|    1|          0|
    |tail_align_reg_1966                                    |    3|   0|    3|          0|
    |tmp_2_reg_2420                                         |   32|   0|   32|          0|
    |tmp_5_reg_1990                                         |   60|   0|   60|          0|
    |tmp_8_reg_2075                                         |    1|   0|    1|          0|
    |trunc_ln1357_1_reg_1995                                |   13|   0|   13|          0|
    |trunc_ln56_10_reg_2283                                 |   59|   0|   59|          0|
    |trunc_ln56_1_reg_2135                                  |   59|   0|   59|          0|
    |trunc_ln56_4_reg_2159                                  |   59|   0|   59|          0|
    |trunc_ln56_6_reg_2183                                  |   59|   0|   59|          0|
    |trunc_ln56_7_reg_2231                                  |   59|   0|   59|          0|
    |trunc_ln56_8_reg_2207                                  |   59|   0|   59|          0|
    |trunc_ln56_9_reg_2259                                  |   59|   0|   59|          0|
    |trunc_ln56_s_reg_2115                                  |   59|   0|   59|          0|
    |trunc_ln79_reg_2334                                    |    4|   0|    4|          0|
    |trunc_ln_reg_1913                                      |   58|   0|   58|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 2356|   0| 2356|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|    Protocol   |         Source Object         |    C Type    |
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+
|s_axi_control_AWVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_AWADDR                          |   in|    6|          s_axi|                        control|        scalar|
|s_axi_control_WVALID                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_WREADY                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_WDATA                           |   in|   32|          s_axi|                        control|        scalar|
|s_axi_control_WSTRB                           |   in|    4|          s_axi|                        control|        scalar|
|s_axi_control_ARVALID                         |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARREADY                         |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_ARADDR                          |   in|    6|          s_axi|                        control|        scalar|
|s_axi_control_RVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_RREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_RDATA                           |  out|   32|          s_axi|                        control|        scalar|
|s_axi_control_RRESP                           |  out|    2|          s_axi|                        control|        scalar|
|s_axi_control_BVALID                          |  out|    1|          s_axi|                        control|        scalar|
|s_axi_control_BREADY                          |   in|    1|          s_axi|                        control|        scalar|
|s_axi_control_BRESP                           |  out|    2|          s_axi|                        control|        scalar|
|ap_clk                                        |   in|    1|  ap_ctrl_chain|                    kernel_trmm|  return value|
|ap_rst_n                                      |   in|    1|  ap_ctrl_chain|                    kernel_trmm|  return value|
|interrupt                                     |  out|    1|  ap_ctrl_chain|                    kernel_trmm|  return value|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_WDATA     |  out|  256|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_WSTRB     |  out|   32|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_RDATA     |   in|  256|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_256_0_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_256_0|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWID      |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_AWUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_WVALID    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_WREADY    |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_WDATA     |  out|  512|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_WSTRB     |  out|   64|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_WLAST     |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_WID       |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_WUSER     |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARVALID   |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARREADY   |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARADDR    |  out|   64|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARID      |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARLEN     |  out|    8|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARSIZE    |  out|    3|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARBURST   |  out|    2|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARLOCK    |  out|    2|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARCACHE   |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARPROT    |  out|    3|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARQOS     |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARREGION  |  out|    4|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_ARUSER    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_RVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_RREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_RDATA     |   in|  512|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_RLAST     |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_RID       |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_RUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_RRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_BVALID    |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_BREADY    |  out|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_BRESP     |   in|    2|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_BID       |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
|m_axi_merlin_gmem_kernel_trmm_512_B_BUSER     |   in|    1|          m_axi|  merlin_gmem_kernel_trmm_512_B|       pointer|
+----------------------------------------------+-----+-----+---------------+-------------------------------+--------------+

