{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4146, "design__instance__area": 74162.6, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 64, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 7, "power__internal__total": 0.05845828354358673, "power__switching__total": 0.02138413116335869, "power__leakage__total": 1.0951888498311746e-06, "power__total": 0.07984351366758347, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5410863021900593, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5449109095957578, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.57348416527713, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.0504523104241397, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.573484, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.86014, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 64, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7747750438288307, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7781202569189378, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.06308087564180608, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.053737793513833, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -78.37168646990035, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.053737793513833, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.299981, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 106, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.053738, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 95, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 64, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 7, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.43745205918066205, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.44088203780109664, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.25777913866452823, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.155637729331838, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.257779, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.446447, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 64, "design__max_cap_violation__count": 10, "clock__skew__worst_hold": -0.4347942406956924, "clock__skew__worst_setup": 0.43832519410307247, "timing__hold__ws": 0.02410449685856835, "timing__setup__ws": -3.207810108336676, "timing__hold__tns": 0, "timing__setup__tns": -92.28266412233148, "timing__hold__wns": 0, "timing__setup__wns": -3.207810108336676, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.256885, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 326, "timing__setup_r2r__ws": -3.20781, "timing__setup_r2r_vio__count": 293, "design__die__bbox": "0.0 0.0 412.645 430.565", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177670, "design__core__area": 157861, "design__instance__count__stdcell": 4146, "design__instance__area__stdcell": 74162.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.469796, "design__instance__utilization__stdcell": 0.469796, "design__instance__count__class:tie_cell": 4, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 531, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 1029, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 202, "design__instance__count__class:tap_cell": 1030, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10981463, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 70186.2, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 193, "design__instance__count__class:clock_buffer": 131, "design__instance__count__class:clock_inverter": 46, "design__instance__count__setup_buffer": 65, "design__instance__count__hold_buffer": 7, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 675, "antenna_diodes_count": 0, "route__net": 2183, "route__net__special": 2, "route__drc_errors__iter:1": 303, "route__wirelength__iter:1": 81681, "route__drc_errors__iter:2": 49, "route__wirelength__iter:2": 81034, "route__drc_errors__iter:3": 36, "route__wirelength__iter:3": 80865, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 80790, "route__drc_errors": 0, "route__wirelength": 80790, "route__vias": 13783, "route__vias__singlecut": 13783, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 729.77, "design__instance__count__class:fill_cell": 6906, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 84, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 84, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 84, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 64, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 5, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5370303242994854, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.541125493063937, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5719852531291915, "timing__setup__ws__corner:min_tt_025C_5v00": 2.099533495374089, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.571985, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.930682, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 84, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 64, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 8, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7669920471391828, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7716275614650014, "timing__hold__ws__corner:min_ss_125C_4v50": 0.09473444519211799, "timing__setup__ws__corner:min_ss_125C_4v50": -2.926276193076227, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -67.33880488262777, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.926276193076227, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.297423, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 104, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.926276, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 93, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 84, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 64, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 5, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4347942406956924, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.43832519410307247, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.25688529808212296, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.187867948737448, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.256885, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.491665, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 84, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 64, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 10, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5460234641201999, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5494627131031523, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5753018224644532, "timing__setup__ws__corner:max_tt_025C_5v00": 1.9925897051902595, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.575302, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.774978, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 84, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 64, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7841936211246138, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7859134676607011, "timing__hold__ws__corner:max_ss_125C_4v50": 0.02410449685856835, "timing__setup__ws__corner:max_ss_125C_4v50": -3.207810108336676, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -92.28266412233148, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.207810108336676, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.303084, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 116, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.20781, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 105, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 84, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 64, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4407009604206591, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4440582194309241, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2588639376125697, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.117717838808713, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.258864, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.392097, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 84, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 84, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99866, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99959, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00133655, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00117376, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000407226, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00117376, "design_powergrid__voltage__worst": 0.00117376, "design_powergrid__voltage__worst__net:VDD": 4.99866, "design_powergrid__drop__worst": 0.00133655, "design_powergrid__drop__worst__net:VDD": 0.00133655, "design_powergrid__voltage__worst__net:VSS": 0.00117376, "design_powergrid__drop__worst__net:VSS": 0.00117376, "ir__voltage__worst": 5, "ir__drop__avg": 0.000411, "ir__drop__worst": 0.00134, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}