git clone --depth 1 --no-tags https://github.com/Palmr/gameboy-vga.git f:/verilog_sva_gh_scraper/data/full_repos/316177791
git clone --depth 1 --no-tags https://github.com/sinoyou/BUAA_Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/316721703
git clone --depth 1 --no-tags https://github.com/stneng/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/315673622
git clone --depth 1 --no-tags https://github.com/Yuming-s-Project/NetworkOnChip.git f:/verilog_sva_gh_scraper/data/full_repos/314649429
git clone --depth 1 --no-tags https://github.com/pasindumarasinghe/Verilog_8bit-CPU_Model.git f:/verilog_sva_gh_scraper/data/full_repos/313637463
git clone --depth 1 --no-tags https://github.com/Nik-Sch/EDiC.git f:/verilog_sva_gh_scraper/data/full_repos/312816308
git clone --depth 1 --no-tags https://github.com/UestcXiye/Computer-Composition-and-Structure.git f:/verilog_sva_gh_scraper/data/full_repos/315620889
git clone --depth 1 --no-tags https://github.com/shalan/ADPoR.git f:/verilog_sva_gh_scraper/data/full_repos/316055716
git clone --depth 1 --no-tags https://github.com/thegamingbot/64-bit-4-2-Compression-Dadda-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/312589932
git clone --depth 1 --no-tags https://github.com/fnmolina/traffic-lights-controller-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/316838486
git clone --depth 1 --no-tags https://github.com/JorgeGarcia2/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/316410375
git clone --depth 1 --no-tags https://github.com/seanhwang10/ASIC-Design-works-in-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/315783292
git clone --depth 1 --no-tags https://github.com/ranjanbhai/Arty-S7-50-Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/316198998
git clone --depth 1 --no-tags https://github.com/tianyilim/mips_proj.git f:/verilog_sva_gh_scraper/data/full_repos/314825005
git clone --depth 1 --no-tags https://github.com/kumarkhandagle/Verilog_Interview_Preparation.git f:/verilog_sva_gh_scraper/data/full_repos/315236508
git clone --depth 1 --no-tags https://github.com/Ashkan-Soleymani98/DigitalSystemsDesign---Fall2017-2018.git f:/verilog_sva_gh_scraper/data/full_repos/312591970
git clone --depth 1 --no-tags https://github.com/rlangoy/CRC32-Avalon-MM-IP.git f:/verilog_sva_gh_scraper/data/full_repos/313257248
git clone --depth 1 --no-tags https://github.com/jiaxu-2019/i2c.git f:/verilog_sva_gh_scraper/data/full_repos/313778079
git clone --depth 1 --no-tags https://github.com/azarmadr/xge.git f:/verilog_sva_gh_scraper/data/full_repos/313241961
git clone --depth 1 --no-tags https://github.com/TIANYU-Li-HFUT/Smartpark.git f:/verilog_sva_gh_scraper/data/full_repos/312959197
git clone --depth 1 --no-tags https://github.com/FINE3-max/DSST-tracker.git f:/verilog_sva_gh_scraper/data/full_repos/312967491
git clone --depth 1 --no-tags https://github.com/ishaan-bose/Ima-make-A-CPU-from-scratch.git f:/verilog_sva_gh_scraper/data/full_repos/314723273
git clone --depth 1 --no-tags https://github.com/ARMINPAN/Verilog-HWs.git f:/verilog_sva_gh_scraper/data/full_repos/314662428
git clone --depth 1 --no-tags https://github.com/cpantel/HardwareMalwareSupervisor.git f:/verilog_sva_gh_scraper/data/full_repos/312122256
git clone --depth 1 --no-tags https://github.com/wtfuzz/cyclone10-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/316670853
git clone --depth 1 --no-tags https://github.com/XIAO-V/Handwriting_digits_detect.git f:/verilog_sva_gh_scraper/data/full_repos/312956608
git clone --depth 1 --no-tags https://github.com/myminieye/Runber.git f:/verilog_sva_gh_scraper/data/full_repos/313173227
git clone --depth 1 --no-tags https://github.com/rileychin/50.002-1D-GAME.git f:/verilog_sva_gh_scraper/data/full_repos/313099912
git clone --depth 1 --no-tags https://github.com/mohithsathyanarayanan/caches.git f:/verilog_sva_gh_scraper/data/full_repos/315093141
git clone --depth 1 --no-tags https://github.com/khaizon/1DFlashQuantumTunneling.git f:/verilog_sva_gh_scraper/data/full_repos/313208519
git clone --depth 1 --no-tags https://github.com/lloo099/MIPI_VA-Model.git f:/verilog_sva_gh_scraper/data/full_repos/313499171
git clone --depth 1 --no-tags https://github.com/supleed2/ELEC50010-IAC-CW.git f:/verilog_sva_gh_scraper/data/full_repos/314504750
git clone --depth 1 --no-tags https://github.com/pat19218/Proyecto_final.git f:/verilog_sva_gh_scraper/data/full_repos/314712581
git clone --depth 1 --no-tags https://github.com/keven-deoliveira/FPGA-DigitalClock.git f:/verilog_sva_gh_scraper/data/full_repos/313417050
git clone --depth 1 --no-tags https://github.com/Nastya880/quartus.git f:/verilog_sva_gh_scraper/data/full_repos/315724122
git clone --depth 1 --no-tags https://github.com/thegamingbot/16-bit-5-2-Compression-Dadda-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/312585975
git clone --depth 1 --no-tags https://github.com/thegamingbot/32-bit-15-4-Compression-Dadda-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/312588165
git clone --depth 1 --no-tags https://github.com/eemans21/Creating-Different-Circuits-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/314593766
git clone --depth 1 --no-tags https://github.com/Dhruval360/16-bit-Shift-adder-Serial-adder.git f:/verilog_sva_gh_scraper/data/full_repos/312786903
git clone --depth 1 --no-tags https://github.com/li-t2016/AHB-SLAVE.git f:/verilog_sva_gh_scraper/data/full_repos/313407759
git clone --depth 1 --no-tags https://github.com/SandaruJayawardana/fpga-base-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/312862202
git clone --depth 1 --no-tags https://github.com/kargaranamir/Sobel-Filter-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/316559325
git clone --depth 1 --no-tags https://github.com/HayXaQAQ/FlappyBird.git f:/verilog_sva_gh_scraper/data/full_repos/312995404
git clone --depth 1 --no-tags https://github.com/kmisimn76/Spartan3_200_MLP.git f:/verilog_sva_gh_scraper/data/full_repos/313926864
git clone --depth 1 --no-tags https://github.com/dac2021-submission/dac2021-submission.git f:/verilog_sva_gh_scraper/data/full_repos/315077890
git clone --depth 1 --no-tags https://github.com/mwwhited/EmbeddedBakery.git f:/verilog_sva_gh_scraper/data/full_repos/315966439
git clone --depth 1 --no-tags https://github.com/zzp1012/cache-verilog-modeling.git f:/verilog_sva_gh_scraper/data/full_repos/312483371
git clone --depth 1 --no-tags https://github.com/PhoenixTAN/Computer-Organizaion.git f:/verilog_sva_gh_scraper/data/full_repos/313501182
git clone --depth 1 --no-tags https://github.com/Yuming-s-Project/FPGA_Car_Racing_Game.git f:/verilog_sva_gh_scraper/data/full_repos/314648177
git clone --depth 1 --no-tags https://github.com/nuclearliu/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/315038464
git clone --depth 1 --no-tags https://github.com/povik/wiretrace.git f:/verilog_sva_gh_scraper/data/full_repos/313675691
git clone --depth 1 --no-tags https://github.com/albertomata8/Digitales2-PCI_capa_transmision.git f:/verilog_sva_gh_scraper/data/full_repos/313844048
git clone --depth 1 --no-tags https://github.com/ninlar/DistanceLED-Altera-Cyclone-II.git f:/verilog_sva_gh_scraper/data/full_repos/314130682
git clone --depth 1 --no-tags https://github.com/milovanovic/spectrometer.git f:/verilog_sva_gh_scraper/data/full_repos/316012955
git clone --depth 1 --no-tags https://github.com/wansizhe/MIPSCPU-Course.git f:/verilog_sva_gh_scraper/data/full_repos/316171161
git clone --depth 1 --no-tags https://github.com/za1nrkhan/Ghazi.git f:/verilog_sva_gh_scraper/data/full_repos/315978966
git clone --depth 1 --no-tags https://github.com/neeldug/elec50010-2020-cpu-cw.git f:/verilog_sva_gh_scraper/data/full_repos/315979113
git clone --depth 1 --no-tags https://github.com/TaoTao-real/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/312617615
git clone --depth 1 --no-tags https://github.com/zyp351791/-.git f:/verilog_sva_gh_scraper/data/full_repos/312530075
git clone --depth 1 --no-tags https://github.com/MeenakshiShankar/Verilog-For-Comparator.git f:/verilog_sva_gh_scraper/data/full_repos/316655521
git clone --depth 1 --no-tags https://github.com/my123123123/digital_recognition.git f:/verilog_sva_gh_scraper/data/full_repos/312970603
git clone --depth 1 --no-tags https://github.com/chmo2019/EC311_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/313969196
git clone --depth 1 --no-tags https://github.com/VasilyMarkov/LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/316507548
git clone --depth 1 --no-tags https://github.com/KorotkiyEugene/pipe_mult.git f:/verilog_sva_gh_scraper/data/full_repos/316173940
git clone --depth 1 --no-tags https://github.com/ntsdwkr/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/312232022
git clone --depth 1 --no-tags https://github.com/Renliang-dotcom/USTB_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/314614886
git clone --depth 1 --no-tags https://github.com/Tony14235/16-bit-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/312195503
git clone --depth 1 --no-tags https://github.com/Alaa-Morsy/UART.git f:/verilog_sva_gh_scraper/data/full_repos/314876914
git clone --depth 1 --no-tags https://github.com/dsheffie/sudoku-rtl.git f:/verilog_sva_gh_scraper/data/full_repos/312611891
git clone --depth 1 --no-tags https://github.com/SandaruJayawardana/advance-system-bus.git f:/verilog_sva_gh_scraper/data/full_repos/313240152
git clone --depth 1 --no-tags https://github.com/yiqiu-sys/FPGA_Equalizer.git f:/verilog_sva_gh_scraper/data/full_repos/312989805
git clone --depth 1 --no-tags https://github.com/levi-8896032/anlgic.git f:/verilog_sva_gh_scraper/data/full_repos/312968561
git clone --depth 1 --no-tags https://github.com/blairtyx/SCD_64bit.git f:/verilog_sva_gh_scraper/data/full_repos/313435575
git clone --depth 1 --no-tags https://github.com/Zwang1680/ECE154A_lab4.git f:/verilog_sva_gh_scraper/data/full_repos/313437826
git clone --depth 1 --no-tags https://github.com/emwilbanks/SPLICE_SL2.git f:/verilog_sva_gh_scraper/data/full_repos/313069431
git clone --depth 1 --no-tags https://github.com/Tatev2919/Sequence_FSM.git f:/verilog_sva_gh_scraper/data/full_repos/314304261
git clone --depth 1 --no-tags https://github.com/Tatev2919/Led_animation.git f:/verilog_sva_gh_scraper/data/full_repos/314314909
git clone --depth 1 --no-tags https://github.com/Margareth-Vela/Proyecto_uP.git f:/verilog_sva_gh_scraper/data/full_repos/314342773
git clone --depth 1 --no-tags https://github.com/emwilbanks/SE18_32.git f:/verilog_sva_gh_scraper/data/full_repos/313069264
git clone --depth 1 --no-tags https://github.com/Aarya03/High-Speed-ALU-Processor-in-VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/313021774
git clone --depth 1 --no-tags https://github.com/kilimanj4r0/simple_alu.git f:/verilog_sva_gh_scraper/data/full_repos/314275629
git clone --depth 1 --no-tags https://github.com/piyawat-at/CPE223_Final_project.git f:/verilog_sva_gh_scraper/data/full_repos/314455812
git clone --depth 1 --no-tags https://github.com/alinaj2110/DDCO-Project.git f:/verilog_sva_gh_scraper/data/full_repos/313911509
git clone --depth 1 --no-tags https://github.com/h20190097/BITS-G540.git f:/verilog_sva_gh_scraper/data/full_repos/315839093
git clone --depth 1 --no-tags https://github.com/ben-0220/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/316272130
git clone --depth 1 --no-tags https://github.com/shivanshu-sahoo/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/316321140
git clone --depth 1 --no-tags https://github.com/jedmijares/Tangled-Qat-Team-47.git f:/verilog_sva_gh_scraper/data/full_repos/314634396
git clone --depth 1 --no-tags https://github.com/wansizhe/DigitalLogic-Course.git f:/verilog_sva_gh_scraper/data/full_repos/316162508
git clone --depth 1 --no-tags https://github.com/dclay0324/Pipelined_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/313630087
git clone --depth 1 --no-tags https://github.com/Pedro-Rella/iob-soc-lab.git f:/verilog_sva_gh_scraper/data/full_repos/313679745
git clone --depth 1 --no-tags https://github.com/huaixil/off_chip_sec.git f:/verilog_sva_gh_scraper/data/full_repos/313167825
git clone --depth 1 --no-tags https://github.com/manueldamiani/ISA_Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/313568741
git clone --depth 1 --no-tags https://github.com/NadavAshkenazi/Digital-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/313606295
git clone --depth 1 --no-tags https://github.com/mazy1998/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/313324232
git clone --depth 1 --no-tags https://github.com/JorgeMunozTaylor/microelectronica_qflow.git f:/verilog_sva_gh_scraper/data/full_repos/313461447
git clone --depth 1 --no-tags https://github.com/josephtnguyen/VGA_pong_project.git f:/verilog_sva_gh_scraper/data/full_repos/313196015
git clone --depth 1 --no-tags https://github.com/Adair2028/FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/312977412
git clone --depth 1 --no-tags https://github.com/tianhanGo/2020FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/312965984
git clone --depth 1 --no-tags https://github.com/lukemyh123/Hand-Written-Number-Classification-by-Hardware-Neural-Network.git f:/verilog_sva_gh_scraper/data/full_repos/315203000
git clone --depth 1 --no-tags https://github.com/shinco0327/Verilog_Fianl_Project.git f:/verilog_sva_gh_scraper/data/full_repos/315265591
