{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1607465215514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1607465215514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 08 23:06:55 2020 " "Processing started: Tue Dec 08 23:06:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1607465215514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1607465215514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map vga -c vga --generate_functional_sim_netlist " "Command: quartus_map vga -c vga --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1607465215515 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1607465216301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-testGenerator " "Found design unit 1: vga-testGenerator" {  } { { "vga.vhd" "" { Text "C:/Users/au173347/OneDrive/Dokumenter/dropbox_filer/My_FPGADesigns/VGA/vga.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607465216806 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "C:/Users/au173347/OneDrive/Dokumenter/dropbox_filer/My_FPGADesigns/VGA/vga.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1607465216806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1607465216806 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "syncGenerator vga.vhd(72) " "VHDL error at vga.vhd(72): object \"syncGenerator\" is used but not declared" {  } { { "vga.vhd" "" { Text "C:/Users/au173347/OneDrive/Dokumenter/dropbox_filer/My_FPGADesigns/VGA/vga.vhd" 72 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1607465216808 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1607465216844 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 08 23:06:56 2020 " "Processing ended: Tue Dec 08 23:06:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1607465216844 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1607465216844 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1607465216844 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1607465216844 ""}
