# Tiny Tapeout project information
project:
  title: "FIR_Filter2" # Project title
  author: "Cameron Bedard and James Xie" # Your name
  discord: "" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description: "FIR Filter is an unconfitional feedback filter that specailizes in short bursts of input." # One line description of what your project does
  language: "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz: 10000000 # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "2x4" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module: "tt_um_fir_filter2"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "fir.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "fir_input[0]"
  ui[1]: "fir_input[1]"
  ui[2]: "fir_input[2]"
  ui[3]: "fir_input[3]"
  ui[4]: "fir_input[4]"
  ui[5]: "fir_input[5]"
  ui[6]: "fir_input[6]"
  ui[7]: "fir_input[7]"

  # Outputs
  uo[0]: "fir_output[0]"
  uo[1]: "fir_output[1]"
  uo[2]: "fir_output[2]"
  uo[3]: "fir_output[3]"
  uo[4]: "fir_output[4]"
  uo[5]: "fir_output[5]"
  uo[6]: "fir_output[6]"
  uo[7]: "fir_output[7]"

  # Bidirectional pins
  uio[0]: "fir_output[8]"
  uio[1]: "fir_output[9]"
  uio[2]: "fir_output[10]"
  uio[3]: "fir_output[11]"
  uio[4]: "fir_output[12]"
  uio[5]: "fir_output[13]"
  uio[6]: "fir_output[14]"
  uio[7]: "fir_output[15]"

# Do not change!
yaml_version: 6
