Analysis & Synthesis report for AlteraDe1_SimpleProcessor
Fri May 01 17:30:55 2020
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |AlteraDE1_SimpleProcessor|CU:controlUnit|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated
 15. Parameter Settings for User Entity Instance: CU:controlUnit
 16. Parameter Settings for User Entity Instance: DP:dataPath|mux2to1:muxJMP
 17. Parameter Settings for User Entity Instance: DP:dataPath|mux2to1:muxMeminst
 18. Parameter Settings for User Entity Instance: DP:dataPath|mux4to1:mux1
 19. Parameter Settings for User Entity Instance: DP:dataPath|DFF_reg:IRreg
 20. Parameter Settings for User Entity Instance: DP:dataPath|DFF_reg:PCreg
 21. Parameter Settings for User Entity Instance: DP:dataPath|DFF_reg:Areg
 22. Parameter Settings for User Entity Instance: DP:dataPath|RAM:RAM32x8
 23. Parameter Settings for Inferred Entity Instance: DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "DP:dataPath|addSubstractor:addSub1"
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                            ;
+-------------------------------+-----------------------------------------+
; Analysis & Synthesis Status   ; Successful - Fri May 01 17:30:55 2020   ;
; Quartus II Version            ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                 ; AlteraDe1_SimpleProcessor               ;
; Top-level Entity Name         ; AlteraDE1_SimpleProcessor               ;
; Family                        ; Stratix II                              ;
; Logic utilization             ; N/A                                     ;
;     Combinational ALUTs       ; 42                                      ;
;     Dedicated logic registers ; 32                                      ;
; Total registers               ; 32                                      ;
; Total pins                    ; 23                                      ;
; Total virtual pins            ; 0                                       ;
; Total block memory bits       ; 256                                     ;
; DSP block 9-bit elements      ; 0                                       ;
; Total PLLs                    ; 0                                       ;
; Total DLLs                    ; 0                                       ;
+-------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                      ;
+----------------------------------------------------------------------------+---------------------------+---------------------------+
; Option                                                                     ; Setting                   ; Default Value             ;
+----------------------------------------------------------------------------+---------------------------+---------------------------+
; Top-level entity name                                                      ; AlteraDE1_SimpleProcessor ; AlteraDe1_SimpleProcessor ;
; Family name                                                                ; Stratix II                ; Stratix II                ;
; Use smart compilation                                                      ; Off                       ; Off                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                        ; On                        ;
; Enable compact report table                                                ; Off                       ; Off                       ;
; Restructure Multiplexers                                                   ; Auto                      ; Auto                      ;
; Create Debugging Nodes for IP Cores                                        ; Off                       ; Off                       ;
; Preserve fewer node names                                                  ; On                        ; On                        ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                       ; Off                       ;
; Verilog Version                                                            ; Verilog_2001              ; Verilog_2001              ;
; VHDL Version                                                               ; VHDL_1993                 ; VHDL_1993                 ;
; State Machine Processing                                                   ; Auto                      ; Auto                      ;
; Safe State Machine                                                         ; Off                       ; Off                       ;
; Extract Verilog State Machines                                             ; On                        ; On                        ;
; Extract VHDL State Machines                                                ; On                        ; On                        ;
; Ignore Verilog initial constructs                                          ; Off                       ; Off                       ;
; Iteration limit for constant Verilog loops                                 ; 5000                      ; 5000                      ;
; Iteration limit for non-constant Verilog loops                             ; 250                       ; 250                       ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                        ; On                        ;
; Parallel Synthesis                                                         ; On                        ; On                        ;
; DSP Block Balancing                                                        ; Auto                      ; Auto                      ;
; NOT Gate Push-Back                                                         ; On                        ; On                        ;
; Power-Up Don't Care                                                        ; On                        ; On                        ;
; Remove Redundant Logic Cells                                               ; Off                       ; Off                       ;
; Remove Duplicate Registers                                                 ; On                        ; On                        ;
; Ignore CARRY Buffers                                                       ; Off                       ; Off                       ;
; Ignore CASCADE Buffers                                                     ; Off                       ; Off                       ;
; Ignore GLOBAL Buffers                                                      ; Off                       ; Off                       ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                       ; Off                       ;
; Ignore LCELL Buffers                                                       ; Off                       ; Off                       ;
; Ignore SOFT Buffers                                                        ; On                        ; On                        ;
; Limit AHDL Integers to 32 Bits                                             ; Off                       ; Off                       ;
; Optimization Technique                                                     ; Balanced                  ; Balanced                  ;
; Carry Chain Length                                                         ; 70                        ; 70                        ;
; Auto Carry Chains                                                          ; On                        ; On                        ;
; Auto Open-Drain Pins                                                       ; On                        ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                       ; Off                       ;
; Auto ROM Replacement                                                       ; On                        ; On                        ;
; Auto RAM Replacement                                                       ; On                        ; On                        ;
; Auto DSP Block Replacement                                                 ; On                        ; On                        ;
; Auto Shift Register Replacement                                            ; Auto                      ; Auto                      ;
; Auto Clock Enable Replacement                                              ; On                        ; On                        ;
; Strict RAM Replacement                                                     ; Off                       ; Off                       ;
; Allow Synchronous Control Signals                                          ; On                        ; On                        ;
; Force Use of Synchronous Clear Signals                                     ; Off                       ; Off                       ;
; Auto RAM Block Balancing                                                   ; On                        ; On                        ;
; Auto RAM to Logic Cell Conversion                                          ; Off                       ; Off                       ;
; Auto Resource Sharing                                                      ; Off                       ; Off                       ;
; Allow Any RAM Size For Recognition                                         ; Off                       ; Off                       ;
; Allow Any ROM Size For Recognition                                         ; Off                       ; Off                       ;
; Allow Any Shift Register Size For Recognition                              ; Off                       ; Off                       ;
; Use LogicLock Constraints during Resource Balancing                        ; On                        ; On                        ;
; Ignore translate_off and synthesis_off directives                          ; Off                       ; Off                       ;
; Timing-Driven Synthesis                                                    ; Off                       ; Off                       ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                        ; On                        ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                       ; Off                       ;
; Synchronization Register Chain Length                                      ; 2                         ; 2                         ;
; PowerPlay Power Optimization                                               ; Normal compilation        ; Normal compilation        ;
; HDL message level                                                          ; Level2                    ; Level2                    ;
; Suppress Register Optimization Related Messages                            ; Off                       ; Off                       ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                       ; 100                       ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                       ; 100                       ;
; Clock MUX Protection                                                       ; On                        ; On                        ;
; Auto Gated Clock Conversion                                                ; Off                       ; Off                       ;
; Block Design Naming                                                        ; Auto                      ; Auto                      ;
; SDC constraint protection                                                  ; Off                       ; Off                       ;
; Synthesis Effort                                                           ; Auto                      ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                        ; On                        ;
; Analysis & Synthesis Message Level                                         ; Medium                    ; Medium                    ;
; Disable Register Merging Across Hierarchies                                ; Auto                      ; Auto                      ;
; Resource Aware Inference For Block RAM                                     ; On                        ; On                        ;
+----------------------------------------------------------------------------+---------------------------+---------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                             ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                    ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; AlteraDE1_SimpleProcessor.v                            ; yes             ; User Verilog HDL File                                 ; D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v                            ;
; addSubstractor.v                                       ; yes             ; User Verilog HDL File                                 ; D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v                                       ;
; CU.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/My Projects/AlteraDE1_SimpleProcessor/CU.v                                                   ;
; DFF_reg.v                                              ; yes             ; User Verilog HDL File                                 ; D:/My Projects/AlteraDE1_SimpleProcessor/DFF_reg.v                                              ;
; DP.v                                                   ; yes             ; User Verilog HDL File                                 ; D:/My Projects/AlteraDE1_SimpleProcessor/DP.v                                                   ;
; mux2to1.v                                              ; yes             ; User Verilog HDL File                                 ; D:/My Projects/AlteraDE1_SimpleProcessor/mux2to1.v                                              ;
; mux4to1.v                                              ; yes             ; User Verilog HDL File                                 ; D:/My Projects/AlteraDE1_SimpleProcessor/mux4to1.v                                              ;
; RAM.v                                                  ; yes             ; User Verilog HDL File                                 ; D:/My Projects/AlteraDE1_SimpleProcessor/RAM.v                                                  ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                          ; d:/programs/altera/quartus ii/quartus/libraries/megafunctions/altsyncram.tdf                    ;
; db/altsyncram_fij1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; D:/My Projects/AlteraDE1_SimpleProcessor/db/altsyncram_fij1.tdf                                 ;
; db/alterade1_simpleprocessor.ram0_ram_5fe26480.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/My Projects/AlteraDE1_SimpleProcessor/db/alterade1_simpleprocessor.ram0_ram_5fe26480.hdl.mif ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 42    ;
; Dedicated logic registers                     ; 32    ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 0     ;
;                                               ;       ;
; Total combinational functions                 ; 42    ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 0     ;
;     -- 6 input functions                      ; 3     ;
;     -- 5 input functions                      ; 10    ;
;     -- 4 input functions                      ; 12    ;
;     -- <=3 input functions                    ; 17    ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 28    ;
;     -- extended LUT mode                      ; 0     ;
;     -- arithmetic mode                        ; 14    ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 47    ;
;                                               ;       ;
; Total registers                               ; 32    ;
;     -- Dedicated logic registers              ; 32    ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 24    ;
;                                               ;       ;
; I/O pins                                      ; 23    ;
; Total block memory bits                       ; 256   ;
; Maximum fan-out node                          ; clock ;
; Maximum fan-out                               ; 40    ;
; Total fan-out                                 ; 367   ;
; Average fan-out                               ; 3.50  ;
+-----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; |AlteraDE1_SimpleProcessor                   ; 42 (0)            ; 32 (0)       ; 256               ; 0            ; 0       ; 0         ; 0         ; 23   ; 0            ; |AlteraDE1_SimpleProcessor                                                                             ; work         ;
;    |CU:controlUnit|                          ; 15 (15)           ; 11 (11)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |AlteraDE1_SimpleProcessor|CU:controlUnit                                                              ;              ;
;    |DP:dataPath|                             ; 27 (5)            ; 21 (0)       ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |AlteraDE1_SimpleProcessor|DP:dataPath                                                                 ; work         ;
;       |DFF_reg:Areg|                         ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |AlteraDE1_SimpleProcessor|DP:dataPath|DFF_reg:Areg                                                    ; work         ;
;       |DFF_reg:IRreg|                        ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |AlteraDE1_SimpleProcessor|DP:dataPath|DFF_reg:IRreg                                                   ; work         ;
;       |DFF_reg:PCreg|                        ; 0 (0)             ; 5 (5)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |AlteraDE1_SimpleProcessor|DP:dataPath|DFF_reg:PCreg                                                   ; work         ;
;       |RAM:RAM32x8|                          ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |AlteraDE1_SimpleProcessor|DP:dataPath|RAM:RAM32x8                                                     ; work         ;
;          |altsyncram:RAM_rtl_0|              ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |AlteraDE1_SimpleProcessor|DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0                                ;              ;
;             |altsyncram_fij1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |AlteraDE1_SimpleProcessor|DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated ;              ;
;       |addSubstractor:addSub1|               ; 9 (9)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |AlteraDE1_SimpleProcessor|DP:dataPath|addSubstractor:addSub1                                          ; work         ;
;       |mux2to1:muxMeminst|                   ; 5 (5)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |AlteraDE1_SimpleProcessor|DP:dataPath|mux2to1:muxMeminst                                              ; work         ;
;       |mux4to1:mux1|                         ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |AlteraDE1_SimpleProcessor|DP:dataPath|mux4to1:mux1                                                    ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+
; Name                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                    ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+
; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; db/AlteraDE1_SimpleProcessor.ram0_RAM_5fe26480.hdl.mif ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AlteraDE1_SimpleProcessor|CU:controlUnit|state                                                                                               ;
+--------------+------------+------------+----------+-------------+-----------+-----------+-------------+------------+--------------+-------------+-------------+
; Name         ; state.halt ; state.jpos ; state.jz ; state.Input ; state.sub ; state.add ; state.store ; state.load ; state.decode ; state.fetch ; state.start ;
+--------------+------------+------------+----------+-------------+-----------+-----------+-------------+------------+--------------+-------------+-------------+
; state.start  ; 0          ; 0          ; 0        ; 0           ; 0         ; 0         ; 0           ; 0          ; 0            ; 0           ; 0           ;
; state.fetch  ; 0          ; 0          ; 0        ; 0           ; 0         ; 0         ; 0           ; 0          ; 0            ; 1           ; 1           ;
; state.decode ; 0          ; 0          ; 0        ; 0           ; 0         ; 0         ; 0           ; 0          ; 1            ; 0           ; 1           ;
; state.load   ; 0          ; 0          ; 0        ; 0           ; 0         ; 0         ; 0           ; 1          ; 0            ; 0           ; 1           ;
; state.store  ; 0          ; 0          ; 0        ; 0           ; 0         ; 0         ; 1           ; 0          ; 0            ; 0           ; 1           ;
; state.add    ; 0          ; 0          ; 0        ; 0           ; 0         ; 1         ; 0           ; 0          ; 0            ; 0           ; 1           ;
; state.sub    ; 0          ; 0          ; 0        ; 0           ; 1         ; 0         ; 0           ; 0          ; 0            ; 0           ; 1           ;
; state.Input  ; 0          ; 0          ; 0        ; 1           ; 0         ; 0         ; 0           ; 0          ; 0            ; 0           ; 1           ;
; state.jz     ; 0          ; 0          ; 1        ; 0           ; 0         ; 0         ; 0           ; 0          ; 0            ; 0           ; 1           ;
; state.jpos   ; 0          ; 1          ; 0        ; 0           ; 0         ; 0         ; 0           ; 0          ; 0            ; 0           ; 1           ;
; state.halt   ; 1          ; 0          ; 0        ; 0           ; 0         ; 0         ; 0           ; 0          ; 0            ; 0           ; 1           ;
+--------------+------------+------------+----------+-------------+-----------+-----------+-------------+------------+--------------+-------------+-------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; CU:controlUnit|state~4                ; Lost fanout        ;
; CU:controlUnit|state~5                ; Lost fanout        ;
; CU:controlUnit|state~6                ; Lost fanout        ;
; CU:controlUnit|state~7                ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 32    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 21    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                               ;
+-------------------------------------+-------------------------------+------+
; Register Name                       ; Megafunction                  ; Type ;
+-------------------------------------+-------------------------------+------+
; DP:dataPath|RAM:RAM32x8|DATA_OUT[0] ; DP:dataPath|RAM:RAM32x8|RAM~0 ; RAM  ;
; DP:dataPath|RAM:RAM32x8|DATA_OUT[1] ; DP:dataPath|RAM:RAM32x8|RAM~0 ; RAM  ;
; DP:dataPath|RAM:RAM32x8|DATA_OUT[2] ; DP:dataPath|RAM:RAM32x8|RAM~0 ; RAM  ;
; DP:dataPath|RAM:RAM32x8|DATA_OUT[3] ; DP:dataPath|RAM:RAM32x8|RAM~0 ; RAM  ;
; DP:dataPath|RAM:RAM32x8|DATA_OUT[4] ; DP:dataPath|RAM:RAM32x8|RAM~0 ; RAM  ;
; DP:dataPath|RAM:RAM32x8|DATA_OUT[5] ; DP:dataPath|RAM:RAM32x8|RAM~0 ; RAM  ;
; DP:dataPath|RAM:RAM32x8|DATA_OUT[6] ; DP:dataPath|RAM:RAM32x8|RAM~0 ; RAM  ;
; DP:dataPath|RAM:RAM32x8|DATA_OUT[7] ; DP:dataPath|RAM:RAM32x8|RAM~0 ; RAM  ;
+-------------------------------------+-------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; Yes        ; |AlteraDE1_SimpleProcessor|DP:dataPath|DFF_reg:Areg|Q[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CU:controlUnit ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; start          ; 0000  ; Unsigned Binary                    ;
; fetch          ; 0001  ; Unsigned Binary                    ;
; decode         ; 0010  ; Unsigned Binary                    ;
; load           ; 1000  ; Unsigned Binary                    ;
; store          ; 1001  ; Unsigned Binary                    ;
; add            ; 1010  ; Unsigned Binary                    ;
; sub            ; 1011  ; Unsigned Binary                    ;
; Input          ; 1100  ; Unsigned Binary                    ;
; jz             ; 1101  ; Unsigned Binary                    ;
; jpos           ; 1110  ; Unsigned Binary                    ;
; halt           ; 1111  ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP:dataPath|mux2to1:muxJMP ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; size           ; 5     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP:dataPath|mux2to1:muxMeminst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; size           ; 5     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP:dataPath|mux4to1:mux1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; size           ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP:dataPath|DFF_reg:IRreg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; size           ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP:dataPath|DFF_reg:PCreg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; size           ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP:dataPath|DFF_reg:Areg ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; size           ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DP:dataPath|RAM:RAM32x8 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; RAM_LOCATIONS  ; 32    ; Signed Integer                              ;
; RAM_BITS       ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0                ;
+------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                  ; Type           ;
+------------------------------------+--------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                              ; Untyped        ;
; WIDTH_A                            ; 8                                                      ; Untyped        ;
; WIDTHAD_A                          ; 5                                                      ; Untyped        ;
; NUMWORDS_A                         ; 32                                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WIDTH_B                            ; 8                                                      ; Untyped        ;
; WIDTHAD_B                          ; 5                                                      ; Untyped        ;
; NUMWORDS_B                         ; 32                                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; INIT_FILE                          ; db/AlteraDE1_SimpleProcessor.ram0_RAM_5fe26480.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Stratix II                                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_fij1                                        ; Untyped        ;
+------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 32                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 8                                            ;
;     -- NUMWORDS_B                         ; 32                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DP:dataPath|addSubstractor:addSub1"                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; out[8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri May 01 17:30:53 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AlteraDE1_SimpleProcessor -c AlteraDe1_SimpleProcessor
Info: Found 1 design units, including 1 entities, in source file alterade1_simpleprocessor.v
    Info: Found entity 1: AlteraDE1_SimpleProcessor
Info: Found 1 design units, including 1 entities, in source file addsubstractor.v
    Info: Found entity 1: addSubstractor
Info: Found 1 design units, including 1 entities, in source file bcd_decoder_modified.v
    Info: Found entity 1: BCD_decoder_modified
Info: Found 1 design units, including 1 entities, in source file cu.v
    Info: Found entity 1: CU
Info: Found 1 design units, including 1 entities, in source file dff_reg.v
    Info: Found entity 1: DFF_reg
Info: Found 1 design units, including 1 entities, in source file dp.v
    Info: Found entity 1: DP
Info: Found 1 design units, including 1 entities, in source file lab4b_modified.v
    Info: Found entity 1: Lab4B_modified
Info: Found 1 design units, including 1 entities, in source file microprocessor_gcd_tb.v
    Info: Found entity 1: microprocessor_GCD_TB
Info: Found 1 design units, including 1 entities, in source file mux2to1.v
    Info: Found entity 1: mux2to1
Info: Found 1 design units, including 1 entities, in source file mux4to1.v
    Info: Found entity 1: mux4to1
Info: Found 1 design units, including 1 entities, in source file ram.v
    Info: Found entity 1: RAM
Info: Found 1 design units, including 1 entities, in source file two_b_bcd.v
    Info: Found entity 1: two_b_BCD
Info: Elaborating entity "AlteraDE1_SimpleProcessor" for the top level hierarchy
Info: Elaborating entity "CU" for hierarchy "CU:controlUnit"
Warning (10235): Verilog HDL Always Construct warning at CU.v(100): variable "Aeq0" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at CU.v(108): variable "Apos" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "DP" for hierarchy "DP:dataPath"
Warning (10036): Verilog HDL or VHDL warning at DP.v(19): object "wireAsel" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at DP.v(31): truncated value with size 9 to match size of target (8)
Info: Elaborating entity "mux2to1" for hierarchy "DP:dataPath|mux2to1:muxJMP"
Info: Elaborating entity "mux4to1" for hierarchy "DP:dataPath|mux4to1:mux1"
Info: Elaborating entity "DFF_reg" for hierarchy "DP:dataPath|DFF_reg:IRreg"
Info: Elaborating entity "DFF_reg" for hierarchy "DP:dataPath|DFF_reg:PCreg"
Info: Elaborating entity "RAM" for hierarchy "DP:dataPath|RAM:RAM32x8"
Info: Elaborating entity "addSubstractor" for hierarchy "DP:dataPath|addSubstractor:addSub1"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted tri-state buffer "DP:dataPath|Z[0]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "DP:dataPath|Z[1]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "DP:dataPath|Z[2]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "DP:dataPath|Z[3]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "DP:dataPath|Z[4]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "DP:dataPath|Z[5]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "DP:dataPath|Z[6]" feeding internal logic into a wire
    Warning: Converted tri-state buffer "DP:dataPath|Z[7]" feeding internal logic into a wire
Warning: Inferred dual-clock RAM node "DP:dataPath|RAM:RAM32x8|RAM~0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "DP:dataPath|RAM:RAM32x8|RAM~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 5
        Info: Parameter NUMWORDS_A set to 32
        Info: Parameter WIDTH_B set to 8
        Info: Parameter WIDTHAD_B set to 5
        Info: Parameter NUMWORDS_B set to 32
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK1
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter INIT_FILE set to db/AlteraDE1_SimpleProcessor.ram0_RAM_5fe26480.hdl.mif
Info: Elaborated megafunction instantiation "DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0"
Info: Instantiated megafunction "DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "8"
    Info: Parameter "WIDTHAD_A" = "5"
    Info: Parameter "NUMWORDS_A" = "32"
    Info: Parameter "WIDTH_B" = "8"
    Info: Parameter "WIDTHAD_B" = "5"
    Info: Parameter "NUMWORDS_B" = "32"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "INIT_FILE" = "db/AlteraDE1_SimpleProcessor.ram0_RAM_5fe26480.hdl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fij1.tdf
    Info: Found entity 1: altsyncram_fij1
Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below.
    Info: Register "CU:controlUnit|state~4" lost all its fanouts during netlist optimizations.
    Info: Register "CU:controlUnit|state~5" lost all its fanouts during netlist optimizations.
    Info: Register "CU:controlUnit|state~6" lost all its fanouts during netlist optimizations.
    Info: Register "CU:controlUnit|state~7" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDe1_SimpleProcessor.map.smsg
Info: Implemented 82 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 12 output pins
    Info: Implemented 51 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 228 megabytes
    Info: Processing ended: Fri May 01 17:30:55 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDe1_SimpleProcessor.map.smsg.


