Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Mon Dec  9 14:47:48 2019
| Host             : LAPTOP-LHCIPRAJ running 64-bit major release  (build 9200)
| Command          : report_power -file top_level_power_routed.rpt -pb top_level_power_summary_routed.pb -rpx top_level_power_routed.rpx
| Design           : top_level
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.356        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.255        |
| Device Static (W)        | 0.100        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.022 |        7 |       --- |             --- |
| Slice Logic             |     0.020 |    20777 |       --- |             --- |
|   LUT as Logic          |     0.018 |    11307 |     63400 |           17.83 |
|   CARRY4                |     0.002 |      793 |     15850 |            5.00 |
|   Register              |    <0.001 |     6433 |    126800 |            5.07 |
|   LUT as Shift Register |    <0.001 |       22 |     19000 |            0.12 |
|   F7/F8 Muxes           |    <0.001 |      294 |     63400 |            0.46 |
|   Others                |     0.000 |      506 |       --- |             --- |
| Signals                 |     0.027 |    16301 |       --- |             --- |
| Block RAM               |     0.048 |     42.5 |       135 |           31.48 |
| MMCM                    |     0.121 |        1 |         6 |           16.67 |
| DSPs                    |    <0.001 |        1 |       240 |            0.42 |
| I/O                     |     0.017 |       66 |       210 |           31.43 |
| Static Power            |     0.100 |          |           |                 |
| Total                   |     0.356 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.131 |       0.114 |      0.017 |
| Vccaux    |       1.800 |     0.086 |       0.067 |      0.018 |
| Vcco33    |       3.300 |     0.009 |       0.005 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.004 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+-------------------------------------+-----------------+
| Clock               | Domain                              | Constraint (ns) |
+---------------------+-------------------------------------+-----------------+
| clk_25mhz_clk_wiz_0 | clkdivider/inst/clk_25mhz_clk_wiz_0 |            40.0 |
| clk_65mhz_clk_wiz_0 | clkdivider/inst/clk_65mhz_clk_wiz_0 |            15.4 |
| clkfbout_clk_wiz_0  | clkdivider/inst/clkfbout_clk_wiz_0  |            10.0 |
| sys_clk_pin         | clk_100mhz                          |            10.0 |
| sys_clk_pin         | clk_100mhz_IBUF_BUFG                |            10.0 |
+---------------------+-------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------+-----------+
| Name             | Power (W) |
+------------------+-----------+
| top_level        |     0.255 |
|   MouseCtl       |     0.002 |
|   clkdivider     |     0.121 |
|     inst         |     0.121 |
|   minesweeper    |     0.062 |
|     clear_fifo   |     0.001 |
|       U0         |     0.001 |
|     td           |     0.043 |
|       bomb_rom   |     0.001 |
|       eight_rom  |     0.001 |
|       fd_img_rom |     0.001 |
|       five_rom   |     0.001 |
|       flag_rom   |     0.001 |
|       four_rom   |     0.001 |
|       one_rom    |     0.001 |
|       seven_rom  |     0.001 |
|       three_rom  |     0.002 |
|       two_rom    |     0.001 |
|       zero_rom   |     0.001 |
|   random         |     0.003 |
|   sfx_manager    |     0.018 |
|     fs           |     0.002 |
|     sfx0         |     0.002 |
|       fifo       |     0.002 |
|     sfx1         |     0.003 |
|       fifo       |     0.002 |
|     sfx2         |     0.002 |
|       fifo       |     0.002 |
|     sfx3         |     0.002 |
|       fifo       |     0.002 |
|     sfx4         |     0.002 |
|       fifo       |     0.002 |
|     sfx5         |     0.002 |
|       fifo       |     0.002 |
|   snowflakes     |     0.028 |
|   timer          |     0.002 |
+------------------+-----------+


