<?xml version="1.0" encoding="utf-8"?>
<module id="L2ramw" HW_revision="" XML_version="1" description="L2 RAM Wrapper">
  <!-- (c) Texas Instruments 2003-2012, All rights reserved. -->
  <!-- Filename: Hercules_l2ramw_spec_1.4.0.xml                -->
  <!-- Version: 1.0                                          -->
  <register id="RamCtrl" acronym="RamCtrl" offset="0X0" width="32" description="Ram Control Register"></register>
  <register id="RamErrStat" acronym="RamErrStat" offset="0X10" width="32" description="Ram Error Status Register"></register>
  <register id="DiagDataVectH" acronym="DiagDataVectH" offset="0X24" width="32" description="Diagnostic Data Vector Upper 32bits"></register>
  <register id="DiagDataVectL" acronym="DiagDataVectL" offset="0X28" width="32" description="Diagnostic Data Vector Lower 32bits"></register>
  <register id="DiagEccVect" acronym="DiagEccVect" offset="0X2C" width="32" description="Diagnostic ECC Vector"></register>
  <register id="RamTest" acronym="RamTest" offset="0X30" width="32" description="RAM Test Control register"></register>
  <register id="AddrVectTstReg" acronym="AddrVectTstReg" offset="0X38" width="32" description="RAM Address Decode Vector Test Register"></register>
  <register id="MemInitDomain" acronym="MemInitDomain" offset="0X3C" width="32" description="Memory Initialization Domain Register"></register>
  <register id="BnkDmnMap0" acronym="BnkDmnMap0" offset="0X44" width="32" description="Bank to Domain Mapping Register0"></register>
  <register id="BnkDmnMap1" acronym="BnkDmnMap1" offset="0X48" width="32" description="Bank to Domain Mapping Register1"></register>
</module>