#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '+verilog2001ext+.v' '-full64' '-lca' '-LDFLAGS' '-Wl,--no-as-needed' '+notimingcheck' '-timescale=1ps/1ps' '-sverilog' '-ntb_opts' '+vcs+lic+wait' '-notice' '+define+DEBUSSY' '-P' '/home/tools/synopsys/VERDI2016/share/PLI/VCS/LINUX64/novas.tab' '/home/tools/synopsys/VERDI2016/share/PLI/VCS/LINUX64/pli.a' '-PP' '-Mupdate' '+v2k' '+notimingcheck' '-l' 'compile.log' '+libext+.v+.vh+.vcs+.h+.sv+.c+.hgv' '+vcs+lic+wait' '-notice' '+lint=TFIPC-L' '-v2k_generate' '+vcs+lic+wait' '+vcs+finish+5000000000000' '-ucli' '-i' 'tb_top.ucli' '-l' 'simulation.log' '+incdir+./../../models/' '-f' 'filelist.f' '-top' 'tb_top' 2>&1
