{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556783768813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556783768828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 00:56:08 2019 " "Processing started: Thu May 02 00:56:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556783768828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556783768828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Slide -c Slide " "Command: quartus_map --read_settings_files=on --write_settings_files=off Slide -c Slide" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556783768829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556783770958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556783770959 ""}
{ "Warning" "WSGN_SEARCH_FILE" "slide.v 1 1 " "Using design file slide.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Slide " "Found entity 1: Slide" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556783793106 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1556783793106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Slide " "Elaborating entity \"Slide\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556783793109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 slide.v(40) " "Verilog HDL assignment warning at slide.v(40): truncated value with size 4 to match size of target (1)" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556783793110 "|Slide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 slide.v(41) " "Verilog HDL assignment warning at slide.v(41): truncated value with size 3 to match size of target (1)" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556783793110 "|Slide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 slide.v(42) " "Verilog HDL assignment warning at slide.v(42): truncated value with size 4 to match size of target (1)" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556783793111 "|Slide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 slide.v(43) " "Verilog HDL assignment warning at slide.v(43): truncated value with size 4 to match size of target (1)" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556783793111 "|Slide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 slide.v(44) " "Verilog HDL assignment warning at slide.v(44): truncated value with size 3 to match size of target (1)" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556783793111 "|Slide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 slide.v(45) " "Verilog HDL assignment warning at slide.v(45): truncated value with size 4 to match size of target (1)" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556783793111 "|Slide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 slide.v(46) " "Verilog HDL assignment warning at slide.v(46): truncated value with size 3 to match size of target (1)" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556783793111 "|Slide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 slide.v(47) " "Verilog HDL assignment warning at slide.v(47): truncated value with size 4 to match size of target (1)" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556783793112 "|Slide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 slide.v(48) " "Verilog HDL assignment warning at slide.v(48): truncated value with size 4 to match size of target (1)" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556783793112 "|Slide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 slide.v(49) " "Verilog HDL assignment warning at slide.v(49): truncated value with size 3 to match size of target (1)" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556783793112 "|Slide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 slide.v(50) " "Verilog HDL assignment warning at slide.v(50): truncated value with size 3 to match size of target (1)" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556783793112 "|Slide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 slide.v(51) " "Verilog HDL assignment warning at slide.v(51): truncated value with size 3 to match size of target (1)" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556783793112 "|Slide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 slide.v(52) " "Verilog HDL assignment warning at slide.v(52): truncated value with size 3 to match size of target (1)" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556783793113 "|Slide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 slide.v(53) " "Verilog HDL assignment warning at slide.v(53): truncated value with size 2 to match size of target (1)" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556783793113 "|Slide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 slide.v(54) " "Verilog HDL assignment warning at slide.v(54): truncated value with size 3 to match size of target (1)" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556783793113 "|Slide"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 slide.v(55) " "Verilog HDL assignment warning at slide.v(55): truncated value with size 2 to match size of target (1)" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556783793113 "|Slide"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0\[6..3\] slide.v(16) " "Output port \"HEX0\[6..3\]\" at slide.v(16) has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556783793116 "|Slide"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1\[6..4\] slide.v(17) " "Output port \"HEX1\[6..4\]\" at slide.v(17) has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556783793116 "|Slide"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1\[2..1\] slide.v(17) " "Output port \"HEX1\[2..1\]\" at slide.v(17) has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556783793116 "|Slide"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2\[6..4\] slide.v(18) " "Output port \"HEX2\[6..4\]\" at slide.v(18) has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556783793116 "|Slide"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2\[2..1\] slide.v(18) " "Output port \"HEX2\[2..1\]\" at slide.v(18) has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556783793116 "|Slide"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3\[6..4\] slide.v(19) " "Output port \"HEX3\[6..4\]\" at slide.v(19) has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556783793117 "|Slide"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3\[2..1\] slide.v(19) " "Output port \"HEX3\[2..1\]\" at slide.v(19) has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556783793117 "|Slide"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4\[6..4\] slide.v(20) " "Output port \"HEX4\[6..4\]\" at slide.v(20) has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556783793117 "|Slide"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4\[2..1\] slide.v(20) " "Output port \"HEX4\[2..1\]\" at slide.v(20) has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556783793117 "|Slide"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5\[6\] slide.v(21) " "Output port \"HEX5\[6\]\" at slide.v(21) has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556783793117 "|Slide"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5\[2..1\] slide.v(21) " "Output port \"HEX5\[2..1\]\" at slide.v(21) has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556783793117 "|Slide"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK slide.v(24) " "Output port \"SD_CLK\" at slide.v(24) has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1556783793117 "|Slide"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[0\] " "bidirectional pin \"SD_DATA\[0\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[1\] " "bidirectional pin \"SD_DATA\[1\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[2\] " "bidirectional pin \"SD_DATA\[2\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DATA\[3\] " "bidirectional pin \"SD_DATA\[3\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 26 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1556783794239 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1556783794239 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556783794271 "|Slide|SD_CLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556783794271 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556783794469 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[9\] GPIO\[0\] " "Output pin \"LEDR\[9\]\" driven by bidirectional pin \"GPIO\[0\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 13 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794824 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "HEX5\[0\] GPIO\[0\] " "Output pin \"HEX5\[0\]\" driven by bidirectional pin \"GPIO\[0\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 21 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794824 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[8\] GPIO\[4\] " "Output pin \"LEDR\[8\]\" driven by bidirectional pin \"GPIO\[4\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 13 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794824 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "HEX4\[0\] GPIO\[4\] " "Output pin \"HEX4\[0\]\" driven by bidirectional pin \"GPIO\[4\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 20 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794825 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[7\] GPIO\[7\] " "Output pin \"LEDR\[7\]\" driven by bidirectional pin \"GPIO\[7\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 13 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794825 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "HEX3\[0\] GPIO\[7\] " "Output pin \"HEX3\[0\]\" driven by bidirectional pin \"GPIO\[7\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 19 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794825 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[6\] GPIO\[11\] " "Output pin \"LEDR\[6\]\" driven by bidirectional pin \"GPIO\[11\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 13 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794825 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "HEX2\[0\] GPIO\[11\] " "Output pin \"HEX2\[0\]\" driven by bidirectional pin \"GPIO\[11\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 18 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794825 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[5\] GPIO\[15\] " "Output pin \"LEDR\[5\]\" driven by bidirectional pin \"GPIO\[15\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 13 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794825 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "HEX1\[0\] GPIO\[15\] " "Output pin \"HEX1\[0\]\" driven by bidirectional pin \"GPIO\[15\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 17 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794826 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "HEX0\[0\] GPIO\[18\] " "Output pin \"HEX0\[0\]\" driven by bidirectional pin \"GPIO\[18\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 16 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794826 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[4\] GPIO\[18\] " "Output pin \"LEDR\[4\]\" driven by bidirectional pin \"GPIO\[18\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 13 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794826 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "HEX0\[1\] GPIO\[21\] " "Output pin \"HEX0\[1\]\" driven by bidirectional pin \"GPIO\[21\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 16 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794826 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "HEX0\[2\] GPIO\[21\] " "Output pin \"HEX0\[2\]\" driven by bidirectional pin \"GPIO\[21\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 16 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794826 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[3\] GPIO\[22\] " "Output pin \"LEDR\[3\]\" driven by bidirectional pin \"GPIO\[22\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 13 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794827 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "HEX1\[3\] GPIO\[24\] " "Output pin \"HEX1\[3\]\" driven by bidirectional pin \"GPIO\[24\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 17 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794827 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[2\] GPIO\[25\] " "Output pin \"LEDR\[2\]\" driven by bidirectional pin \"GPIO\[25\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 13 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794827 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "HEX2\[3\] GPIO\[27\] " "Output pin \"HEX2\[3\]\" driven by bidirectional pin \"GPIO\[27\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 18 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794827 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "HEX3\[3\] GPIO\[29\] " "Output pin \"HEX3\[3\]\" driven by bidirectional pin \"GPIO\[29\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 19 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794827 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[1\] GPIO\[29\] " "Output pin \"LEDR\[1\]\" driven by bidirectional pin \"GPIO\[29\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 13 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794827 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "HEX4\[3\] GPIO\[30\] " "Output pin \"HEX4\[3\]\" driven by bidirectional pin \"GPIO\[30\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 20 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794827 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "LEDR\[0\] GPIO\[33\] " "Output pin \"LEDR\[0\]\" driven by bidirectional pin \"GPIO\[33\]\" cannot be tri-stated" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 13 -1 0 } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1556783794828 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV 24 " "Ignored 24 assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1556783794969 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1556783794969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556783795464 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556783795464 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556783795671 "|Slide|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556783795671 "|Slide|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556783795671 "|Slide|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556783795671 "|Slide|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_N " "No output dependent on input pin \"RESET_N\"" {  } { { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556783795671 "|Slide|RESET_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556783795671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556783795674 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556783795674 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "41 " "Implemented 41 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1556783795674 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556783795674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556783795674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 154 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556783795780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 00:56:35 2019 " "Processing ended: Thu May 02 00:56:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556783795780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556783795780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556783795780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556783795780 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1556783799262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556783799278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 00:56:37 2019 " "Processing started: Thu May 02 00:56:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556783799278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1556783799278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Slide -c Slide " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Slide -c Slide" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1556783799279 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1556783799874 ""}
{ "Info" "0" "" "Project  = Slide" {  } {  } 0 0 "Project  = Slide" 0 0 "Fitter" 0 0 1556783799875 ""}
{ "Info" "0" "" "Revision = Slide" {  } {  } 0 0 "Revision = Slide" 0 0 "Fitter" 0 0 1556783799876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1556783800179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1556783800180 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Slide 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Slide\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1556783800205 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1556783800334 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1556783800334 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1556783800969 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1556783801035 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1556783801830 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HEX5\[4\] 2A 2.5 V 2.5V 3.3V " "Pin HEX5\[4\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2A. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 79 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1556783802264 ""}
{ "Error" "EFIOMGR_IO_BANK_OUTPUTS_VCCIO_INCOMPATIBLE" "HEX5\[5\] 2A 2.5 V 2.5V 3.3V " "Pin HEX5\[5\] with I/O standard assignment 2.5 V is incompatible with I/O bank 2A. I/O standard 2.5 V, has a VCCIO requirement of 2.5V, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of 3.3V. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 80 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169026 "Pin %1!s! with I/O standard assignment %3!s! is incompatible with I/O bank %2!s!. I/O standard %3!s!, has a VCCIO requirement of %4!s!, which incompatible with the I/O bank's VCCIO setting or with other output or bidirectional pins in the I/O bank using a VCCIO requirement of %5!s!. Assign output and bidirectional pins with different VCCIO requirements to different I/O banks, or change the I/O standard assignment for the specified pin to a compatible I/O standard. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1556783802266 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1556783802267 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1556783802402 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "41 " "Following 41 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[0\] a permanently disabled " "Pin SD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 82 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[1\] a permanently disabled " "Pin SD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 83 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[2\] a permanently disabled " "Pin SD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 84 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DATA\[3\] a permanently disabled " "Pin SD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 85 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 86 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 87 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 88 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 89 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 90 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 91 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 92 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 93 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 94 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 95 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 96 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 97 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 98 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 99 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 100 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 102 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 104 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 106 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 108 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 13 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 14 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 15 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 16 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 17 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 18 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 101 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 19 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 20 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 105 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 21 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 107 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 22 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 23 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 24 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 25 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1556783802427 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1556783802427 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "69 " "Following 69 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[3\] GND " "Pin HEX0\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 43 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[4\] GND " "Pin HEX0\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 44 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[5\] GND " "Pin HEX0\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 45 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0\[6\] GND " "Pin HEX0\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 46 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[1\] GND " "Pin HEX1\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 48 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[2\] GND " "Pin HEX1\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 49 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[4\] GND " "Pin HEX1\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 51 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[5\] GND " "Pin HEX1\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 52 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1\[6\] GND " "Pin HEX1\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 53 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[1\] GND " "Pin HEX2\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 55 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[2\] GND " "Pin HEX2\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 56 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[4\] GND " "Pin HEX2\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 58 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[5\] GND " "Pin HEX2\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 59 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2\[6\] GND " "Pin HEX2\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 60 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[1\] GND " "Pin HEX3\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 62 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[2\] GND " "Pin HEX3\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 63 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[4\] GND " "Pin HEX3\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 65 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[5\] GND " "Pin HEX3\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 66 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3\[6\] GND " "Pin HEX3\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 67 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[1\] GND " "Pin HEX4\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 69 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[2\] GND " "Pin HEX4\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 70 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[4\] GND " "Pin HEX4\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 72 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[5\] GND " "Pin HEX4\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 73 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX4\[6\] GND " "Pin HEX4\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 74 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[1\] GND " "Pin HEX5\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 76 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[2\] GND " "Pin HEX5\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 77 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX5\[6\] GND " "Pin HEX5\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 81 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CLK GND " "Pin SD_CLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SD_CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 110 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_CMD VCC " "Pin SD_CMD has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 111 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DATA\[0\] VCC " "Pin SD_DATA\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SD_DATA[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[0\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 82 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DATA\[1\] VCC " "Pin SD_DATA\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SD_DATA[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[1\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 83 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DATA\[2\] VCC " "Pin SD_DATA\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SD_DATA[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[2\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 84 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SD_DATA\[3\] VCC " "Pin SD_DATA\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { SD_DATA[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DATA\[3\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 85 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[1\] VCC " "Pin GPIO\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 86 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[2\] VCC " "Pin GPIO\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 87 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[3\] VCC " "Pin GPIO\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 88 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[5\] VCC " "Pin GPIO\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 89 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[6\] VCC " "Pin GPIO\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 90 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[8\] VCC " "Pin GPIO\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 91 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[9\] VCC " "Pin GPIO\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 92 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[10\] VCC " "Pin GPIO\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 93 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[12\] VCC " "Pin GPIO\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 94 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[13\] VCC " "Pin GPIO\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 95 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[14\] VCC " "Pin GPIO\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 96 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[16\] VCC " "Pin GPIO\[16\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 97 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[17\] VCC " "Pin GPIO\[17\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 98 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[19\] VCC " "Pin GPIO\[19\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 99 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[20\] VCC " "Pin GPIO\[20\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 100 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[23\] VCC " "Pin GPIO\[23\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 102 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[26\] VCC " "Pin GPIO\[26\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 104 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[28\] VCC " "Pin GPIO\[28\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 106 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[31\] VCC " "Pin GPIO\[31\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 108 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[0\] VCC " "Pin GPIO\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 13 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[4\] VCC " "Pin GPIO\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 14 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[7\] VCC " "Pin GPIO\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 15 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[11\] VCC " "Pin GPIO\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 16 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[15\] VCC " "Pin GPIO\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 17 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[18\] VCC " "Pin GPIO\[18\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 18 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[21\] VCC " "Pin GPIO\[21\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 101 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[22\] VCC " "Pin GPIO\[22\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 19 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[24\] VCC " "Pin GPIO\[24\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 103 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[25\] VCC " "Pin GPIO\[25\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 20 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[27\] VCC " "Pin GPIO\[27\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 105 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[29\] VCC " "Pin GPIO\[29\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 21 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[30\] VCC " "Pin GPIO\[30\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 107 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[32\] VCC " "Pin GPIO\[32\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 22 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[33\] VCC " "Pin GPIO\[33\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 23 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[34\] VCC " "Pin GPIO\[34\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 24 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO\[35\] VCC " "Pin GPIO\[35\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "slide.v" "" { Text "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/slide.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/tfbni/Documents/GitHub/Quartus/Slide/" { { 0 { 0 ""} 0 25 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1556783802435 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1556783802435 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1556783802450 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5074 " "Peak virtual memory: 5074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556783802797 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 02 00:56:42 2019 " "Processing ended: Thu May 02 00:56:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556783802797 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556783802797 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556783802797 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556783802797 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 160 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 160 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1556783803912 ""}
