$comment
	File created using the following command:
		vcd file teste.msim.vcd -direction
$end
$date
	Wed Nov 29 10:07:28 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module quest2_vlg_vec_tst $end
$var reg 3 ! S [2:0] $end
$var reg 1 " X0 $end
$var reg 1 # X1 $end
$var reg 1 $ X2 $end
$var reg 1 % X3 $end
$var reg 1 & X4 $end
$var reg 1 ' X5 $end
$var reg 1 ( X6 $end
$var reg 1 ) X7 $end
$var wire 1 * Y $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 Y~output_o $end
$var wire 1 2 X5~input_o $end
$var wire 1 3 S[2]~input_o $end
$var wire 1 4 X3~input_o $end
$var wire 1 5 S[1]~input_o $end
$var wire 1 6 X1~input_o $end
$var wire 1 7 inst|inst3|22~0_combout $end
$var wire 1 8 X7~input_o $end
$var wire 1 9 inst|inst3|22~1_combout $end
$var wire 1 : X2~input_o $end
$var wire 1 ; X4~input_o $end
$var wire 1 < X0~input_o $end
$var wire 1 = inst|inst3|22~2_combout $end
$var wire 1 > X6~input_o $end
$var wire 1 ? inst|inst3|22~3_combout $end
$var wire 1 @ S[0]~input_o $end
$var wire 1 A inst|inst3|22~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1"
1#
1$
1%
0&
0'
0(
1)
1*
0+
1,
x-
1.
1/
10
11
02
03
14
05
16
17
18
19
1:
0;
1<
1=
0>
1?
0@
1A
$end
#40000
b1 !
0"
0#
1&
1'
0)
1@
0<
06
1;
12
08
0=
07
0?
09
0A
01
0*
#80000
b11 !
0%
b10 !
0&
0'
1)
0@
15
04
0;
02
18
1?
1A
11
1*
#120000
1(
1%
b11 !
1&
1'
0)
1>
14
1@
1;
12
08
17
0A
01
19
0*
1A
11
1*
#160000
b111 !
0$
1"
b101 !
0(
b100 !
0&
0@
05
13
0:
1<
0>
0;
0?
07
09
0A
19
01
0*
#200000
0'
1)
1$
b101 !
02
18
1:
1@
09
1A
11
0A
1*
01
0*
#240000
1#
0%
b111 !
1(
1&
1'
0$
b110 !
16
04
0@
15
1>
1;
12
0:
17
1=
19
1?
1A
11
1*
#280000
0#
1%
0(
0&
b111 !
06
14
0>
0;
1@
0?
#320000
b11 !
b1 !
0'
1#
0%
1&
b0 !
0@
05
03
02
16
04
1;
0A
1?
01
1A
0*
11
1*
#360000
0"
0)
1$
1(
b1 !
0<
08
1:
1>
1@
0=
0?
#400000
b11 !
1%
0&
1"
1)
0$
0(
b10 !
0@
15
14
0;
1<
18
0:
0>
0A
01
0*
#440000
1'
0#
1$
b11 !
12
06
1:
1@
1?
1A
11
1*
#480000
b111 !
b101 !
0%
1&
0"
1(
0'
1#
b100 !
0@
05
13
04
1;
0<
1>
02
16
0?
1=
07
0A
1?
09
01
1A
0*
11
1*
#520000
0)
1%
0&
1'
b101 !
08
14
0;
12
1@
19
0=
0A
01
1A
0?
0*
11
1*
#560000
0$
b111 !
1"
1)
0%
b110 !
0:
0@
15
1<
18
04
0A
1=
17
01
1?
0*
1A
11
1*
#600000
0#
0'
1%
b111 !
06
02
14
1@
#640000
b11 !
1&
1$
b1 !
0"
1'
b0 !
0@
05
03
1;
1:
0<
12
0=
07
0?
09
0A
01
0*
#680000
0)
1#
0&
1"
0'
b1 !
08
16
0;
1<
02
1@
17
1=
19
1?
1A
11
1*
#720000
0(
0%
0$
b11 !
1)
0#
0"
1'
b10 !
0>
04
0:
0@
15
18
06
0<
12
0?
07
0=
0A
09
01
0*
#760000
1&
1(
0)
1#
b11 !
1;
1>
08
16
1@
#800000
b111 !
1%
1$
b101 !
0'
0(
0#
b100 !
0@
05
13
14
1:
02
0>
06
1=
1?
1A
11
1*
#840000
1"
0&
1(
b101 !
1<
0;
1>
1@
0=
0A
01
0?
0*
#880000
0$
b111 !
0"
1&
0(
b110 !
0:
0@
15
0<
1;
0>
1=
17
#920000
1)
1'
1$
1"
0&
b111 !
18
12
1:
1<
0;
1@
19
1A
11
1*
#960000
b11 !
1#
b1 !
1(
0'
0"
1&
b0 !
0@
05
03
16
1>
02
0<
1;
0A
1?
0=
01
1A
0?
0*
11
0A
1*
01
0*
#1000000
