5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd enum1.2.vcd -o enum1.2.cdd -v enum1.2.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" enum1.2.v 1 20 1
2 1 5 8000c 1 3d 121002 0 0 1 2 2 $u0
1 A 3 a000f 1 0 15 0 16 1 0 0 0 0
1 B 3 a0012 1 0 15 0 16 1 1 0 0 0
1 C 3 a0015 1 0 15 0 16 1 4 0 0 0
1 foo 3 830018 1 0 15 0 16 1 10aa aa aa aa
4 1 0 0
3 1 main.$u0 "main.$u0" enum1.2.v 0 9 1
2 2 6 70007 0 1 0 0 0 B
2 3 6 10003 0 1 400 0 0 foo
2 4 6 10007 1 37 1100a 2 3
2 5 7 20003 1 0 20008 0 0 32 64 44 0 0 0 0 0 0 0
2 6 7 10003 2 2c 22000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 8 70007 0 1 0 0 0 A
2 8 8 10003 0 1 400 0 0 foo
2 9 8 10007 1 37 6 7 8
4 9 0 0
4 6 9 0
4 4 6 6
3 1 main.$u1 "main.$u1" enum1.2.v 0 18 1
