
FreeRTOS_SecureIOToggle_TrustZone_Secure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  0c000000  0c000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a968  0c0001f8  0c0001f8  000011f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000898  0c00ab60  0c00ab60  0000bb60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0c00b3f8  0c00b3f8  0000e0c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0c00b3f8  0c00b3f8  0000c3f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0c00b400  0c00b400  0000e0c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0c00b400  0c00b400  0000c400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0c00b408  0c00b408  0000c408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  30000000  0c00b410  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .gnu.sgstubs  000000c0  0c03e000  0c03e000  0000e000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .bss          00004cb8  30000088  30000088  0000f088  2**2
                  ALLOC
 11 .gnu.linkonce.b._ns_work_buffer 00000100  30004d40  30004d40  0000f088  2**3
                  ALLOC, LINK_ONCE_DISCARD
 12 ._user_heap_stack 00000600  30004e40  30004e40  0000f088  2**0
                  ALLOC
 13 .ARM.attributes 00000036  00000000  00000000  0000e0c0  2**0
                  CONTENTS, READONLY
 14 .debug_line   0001b274  00000000  00000000  0000e0f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line_str 0000007c  00000000  00000000  0002936a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_info   00019989  00000000  00000000  000293e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 00004733  00000000  00000000  00042d6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 000003b0  00000000  00000000  000474a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001125e4  00000000  00000000  00047858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_rnglists 000005a4  00000000  00000000  00159e3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000a6f6  00000000  00000000  0015a3e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  0002c13d  00000000  00000000  00164ad6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000043  00000000  00000000  00190c13  2**0
                  CONTENTS, READONLY
 24 .debug_frame  00003450  00000000  00000000  00190c58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0c0001f8 <__do_global_dtors_aux>:
 c0001f8:	b510      	push	{r4, lr}
 c0001fa:	4c05      	ldr	r4, [pc, #20]	@ (c000210 <__do_global_dtors_aux+0x18>)
 c0001fc:	7823      	ldrb	r3, [r4, #0]
 c0001fe:	b933      	cbnz	r3, c00020e <__do_global_dtors_aux+0x16>
 c000200:	4b04      	ldr	r3, [pc, #16]	@ (c000214 <__do_global_dtors_aux+0x1c>)
 c000202:	b113      	cbz	r3, c00020a <__do_global_dtors_aux+0x12>
 c000204:	4804      	ldr	r0, [pc, #16]	@ (c000218 <__do_global_dtors_aux+0x20>)
 c000206:	f3af 8000 	nop.w
 c00020a:	2301      	movs	r3, #1
 c00020c:	7023      	strb	r3, [r4, #0]
 c00020e:	bd10      	pop	{r4, pc}
 c000210:	30000088 	.word	0x30000088
 c000214:	00000000 	.word	0x00000000
 c000218:	0c00ab44 	.word	0x0c00ab44

0c00021c <frame_dummy>:
 c00021c:	b508      	push	{r3, lr}
 c00021e:	4b03      	ldr	r3, [pc, #12]	@ (c00022c <frame_dummy+0x10>)
 c000220:	b11b      	cbz	r3, c00022a <frame_dummy+0xe>
 c000222:	4903      	ldr	r1, [pc, #12]	@ (c000230 <frame_dummy+0x14>)
 c000224:	4803      	ldr	r0, [pc, #12]	@ (c000234 <frame_dummy+0x18>)
 c000226:	f3af 8000 	nop.w
 c00022a:	bd08      	pop	{r3, pc}
 c00022c:	00000000 	.word	0x00000000
 c000230:	3000008c 	.word	0x3000008c
 c000234:	0c00ab44 	.word	0x0c00ab44

0c000238 <KeyExpansion>:
*/
#define getSBoxValue(num) (sbox[(num)])

// This function produces Nb(Nr+1) round keys. The round keys are used in each round to decrypt the states.
static void KeyExpansion(uint8_t* RoundKey, const uint8_t* Key)
{
 c000238:	4603      	mov	r3, r0
 c00023a:	b5f0      	push	{r4, r5, r6, r7, lr}
 c00023c:	f101 0210 	add.w	r2, r1, #16
  uint8_t tempa[4]; // Used for the column/row operations

  // The first round key is the key itself.
  for (i = 0; i < Nk; ++i)
  {
    RoundKey[(i * 4) + 0] = Key[(i * 4) + 0];
 c000240:	780c      	ldrb	r4, [r1, #0]
  for (i = 0; i < Nk; ++i)
 c000242:	3104      	adds	r1, #4
    RoundKey[(i * 4) + 0] = Key[(i * 4) + 0];
 c000244:	701c      	strb	r4, [r3, #0]
    RoundKey[(i * 4) + 1] = Key[(i * 4) + 1];
 c000246:	f811 4c03 	ldrb.w	r4, [r1, #-3]
  for (i = 0; i < Nk; ++i)
 c00024a:	3304      	adds	r3, #4
    RoundKey[(i * 4) + 1] = Key[(i * 4) + 1];
 c00024c:	f803 4c03 	strb.w	r4, [r3, #-3]
    RoundKey[(i * 4) + 2] = Key[(i * 4) + 2];
 c000250:	f811 4c02 	ldrb.w	r4, [r1, #-2]
 c000254:	f803 4c02 	strb.w	r4, [r3, #-2]
    RoundKey[(i * 4) + 3] = Key[(i * 4) + 3];
 c000258:	f811 4c01 	ldrb.w	r4, [r1, #-1]
  for (i = 0; i < Nk; ++i)
 c00025c:	4291      	cmp	r1, r2
    RoundKey[(i * 4) + 3] = Key[(i * 4) + 3];
 c00025e:	f803 4c01 	strb.w	r4, [r3, #-1]
  for (i = 0; i < Nk; ++i)
 c000262:	d1ed      	bne.n	c000240 <KeyExpansion+0x8>
  }

  // All other round keys are found from the previous round keys.
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 c000264:	2204      	movs	r2, #4
      // SubWord() is a function that takes a four-byte input word and
      // applies the S-box to each of the four bytes to produce an output word.

      // Function Subword()
      {
        tempa[0] = getSBoxValue(tempa[0]);
 c000266:	4e14      	ldr	r6, [pc, #80]	@ (c0002b8 <KeyExpansion+0x80>)
        tempa[1] = getSBoxValue(tempa[1]);
        tempa[2] = getSBoxValue(tempa[2]);
        tempa[3] = getSBoxValue(tempa[3]);
      }

      tempa[0] = tempa[0] ^ Rcon[i/Nk];
 c000268:	4f14      	ldr	r7, [pc, #80]	@ (c0002bc <KeyExpansion+0x84>)
    if (i % Nk == 0)
 c00026a:	f012 0f03 	tst.w	r2, #3
      tempa[0]=RoundKey[k + 0];
 c00026e:	7b03      	ldrb	r3, [r0, #12]
      tempa[1]=RoundKey[k + 1];
 c000270:	7b45      	ldrb	r5, [r0, #13]
      tempa[2]=RoundKey[k + 2];
 c000272:	7b84      	ldrb	r4, [r0, #14]
      tempa[3]=RoundKey[k + 3];
 c000274:	7bc1      	ldrb	r1, [r0, #15]
    if (i % Nk == 0)
 c000276:	d108      	bne.n	c00028a <KeyExpansion+0x52>
        tempa[0] = getSBoxValue(tempa[0]);
 c000278:	f816 c005 	ldrb.w	ip, [r6, r5]
        tempa[1] = getSBoxValue(tempa[1]);
 c00027c:	5d35      	ldrb	r5, [r6, r4]
        tempa[2] = getSBoxValue(tempa[2]);
 c00027e:	5c74      	ldrb	r4, [r6, r1]
        tempa[3] = getSBoxValue(tempa[3]);
 c000280:	5cf1      	ldrb	r1, [r6, r3]
      tempa[0] = tempa[0] ^ Rcon[i/Nk];
 c000282:	0893      	lsrs	r3, r2, #2
 c000284:	5cfb      	ldrb	r3, [r7, r3]
 c000286:	ea8c 0303 	eor.w	r3, ip, r3
        tempa[3] = getSBoxValue(tempa[3]);
      }
    }
#endif
    j = i * 4; k=(i - Nk) * 4;
    RoundKey[j + 0] = RoundKey[k + 0] ^ tempa[0];
 c00028a:	f890 c000 	ldrb.w	ip, [r0]
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 c00028e:	3201      	adds	r2, #1
    RoundKey[j + 0] = RoundKey[k + 0] ^ tempa[0];
 c000290:	ea83 030c 	eor.w	r3, r3, ip
 c000294:	7403      	strb	r3, [r0, #16]
    RoundKey[j + 1] = RoundKey[k + 1] ^ tempa[1];
 c000296:	7843      	ldrb	r3, [r0, #1]
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 c000298:	2a2c      	cmp	r2, #44	@ 0x2c
    RoundKey[j + 1] = RoundKey[k + 1] ^ tempa[1];
 c00029a:	ea85 0503 	eor.w	r5, r5, r3
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 c00029e:	7883      	ldrb	r3, [r0, #2]
    RoundKey[j + 1] = RoundKey[k + 1] ^ tempa[1];
 c0002a0:	7445      	strb	r5, [r0, #17]
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 c0002a2:	ea84 0403 	eor.w	r4, r4, r3
    RoundKey[j + 3] = RoundKey[k + 3] ^ tempa[3];
 c0002a6:	78c3      	ldrb	r3, [r0, #3]
    RoundKey[j + 2] = RoundKey[k + 2] ^ tempa[2];
 c0002a8:	7484      	strb	r4, [r0, #18]
    RoundKey[j + 3] = RoundKey[k + 3] ^ tempa[3];
 c0002aa:	ea81 0103 	eor.w	r1, r1, r3
 c0002ae:	74c1      	strb	r1, [r0, #19]
  for (i = Nk; i < Nb * (Nr + 1); ++i)
 c0002b0:	f100 0004 	add.w	r0, r0, #4
 c0002b4:	d1d9      	bne.n	c00026a <KeyExpansion+0x32>
  }
}
 c0002b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 c0002b8:	0c00ad6b 	.word	0x0c00ad6b
 c0002bc:	0c00ac60 	.word	0x0c00ac60

0c0002c0 <AddRoundKey>:
#endif

// This function adds the round key to state.
// The round key is added to the state by an XOR function.
static void AddRoundKey(uint8_t round, state_t* state, const uint8_t* RoundKey)
{
 c0002c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 c0002c2:	0100      	lsls	r0, r0, #4
 c0002c4:	f101 0610 	add.w	r6, r1, #16
  uint8_t i,j;
  for (i = 0; i < 4; ++i)
  {
    for (j = 0; j < 4; ++j)
 c0002c8:	1814      	adds	r4, r2, r0
 c0002ca:	1d0d      	adds	r5, r1, #4
    {
      (*state)[i][j] ^= RoundKey[(round * Nb * 4) + (i * Nb) + j];
 c0002cc:	780b      	ldrb	r3, [r1, #0]
 c0002ce:	f814 7b01 	ldrb.w	r7, [r4], #1
 c0002d2:	407b      	eors	r3, r7
 c0002d4:	f801 3b01 	strb.w	r3, [r1], #1
    for (j = 0; j < 4; ++j)
 c0002d8:	42a9      	cmp	r1, r5
 c0002da:	d1f7      	bne.n	c0002cc <AddRoundKey+0xc>
  for (i = 0; i < 4; ++i)
 c0002dc:	428e      	cmp	r6, r1
 c0002de:	f100 0004 	add.w	r0, r0, #4
 c0002e2:	d1f1      	bne.n	c0002c8 <AddRoundKey+0x8>
    }
  }
}
 c0002e4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0c0002e6 <xtime>:
  (*state)[1][3] = temp;
}

static uint8_t xtime(uint8_t x)
{
  return ((x<<1) ^ (((x>>7) & 1) * 0x1b));
 c0002e6:	09c3      	lsrs	r3, r0, #7
 c0002e8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 c0002ec:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 c0002f0:	ea83 0040 	eor.w	r0, r3, r0, lsl #1
}
 c0002f4:	b2c0      	uxtb	r0, r0
 c0002f6:	4770      	bx	lr

0c0002f8 <Cipher>:
}
#endif // #if (defined(CBC) && CBC == 1) || (defined(ECB) && ECB == 1)

// Cipher is the main function that encrypts the PlainText.
static void Cipher(state_t* state, const uint8_t* RoundKey)
{
 c0002f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c0002fc:	4604      	mov	r4, r0

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr rounds are executed in the loop below.
  // Last one without MixColumns()
  for (round = 1; ; ++round)
 c0002fe:	2601      	movs	r6, #1
{
 c000300:	460a      	mov	r2, r1
  AddRoundKey(0, state, RoundKey);
 c000302:	4601      	mov	r1, r0
 c000304:	2000      	movs	r0, #0
 c000306:	f7ff ffdb 	bl	c0002c0 <AddRoundKey>
  for (round = 1; ; ++round)
 c00030a:	1d23      	adds	r3, r4, #4
 c00030c:	9300      	str	r3, [sp, #0]
 c00030e:	f104 0a10 	add.w	sl, r4, #16
  for (i = 0; i < 4; ++i)
 c000312:	4625      	mov	r5, r4
  for (round = 1; ; ++round)
 c000314:	4621      	mov	r1, r4
 c000316:	2300      	movs	r3, #0
      (*state)[j][i] = getSBoxValue((*state)[j][i]);
 c000318:	f811 0023 	ldrb.w	r0, [r1, r3, lsl #2]
 c00031c:	4f31      	ldr	r7, [pc, #196]	@ (c0003e4 <Cipher+0xec>)
 c00031e:	5c38      	ldrb	r0, [r7, r0]
 c000320:	f801 0023 	strb.w	r0, [r1, r3, lsl #2]
    for (j = 0; j < 4; ++j)
 c000324:	3301      	adds	r3, #1
 c000326:	2b04      	cmp	r3, #4
 c000328:	d1f6      	bne.n	c000318 <Cipher+0x20>
  for (i = 0; i < 4; ++i)
 c00032a:	9b00      	ldr	r3, [sp, #0]
 c00032c:	3101      	adds	r1, #1
 c00032e:	428b      	cmp	r3, r1
 c000330:	d1f1      	bne.n	c000316 <Cipher+0x1e>
  (*state)[0][1] = (*state)[1][1];
 c000332:	7961      	ldrb	r1, [r4, #5]
  temp           = (*state)[0][1];
 c000334:	7863      	ldrb	r3, [r4, #1]
  (*state)[0][1] = (*state)[1][1];
 c000336:	7061      	strb	r1, [r4, #1]
  (*state)[1][1] = (*state)[2][1];
 c000338:	7a61      	ldrb	r1, [r4, #9]
  {
    SubBytes(state);
    ShiftRows(state);
    if (round == Nr) {
 c00033a:	2e0a      	cmp	r6, #10
  (*state)[1][1] = (*state)[2][1];
 c00033c:	7161      	strb	r1, [r4, #5]
  (*state)[2][1] = (*state)[3][1];
 c00033e:	7b61      	ldrb	r1, [r4, #13]
  (*state)[3][1] = temp;
 c000340:	7363      	strb	r3, [r4, #13]
  (*state)[2][1] = (*state)[3][1];
 c000342:	7261      	strb	r1, [r4, #9]
  (*state)[0][2] = (*state)[2][2];
 c000344:	7aa1      	ldrb	r1, [r4, #10]
  temp           = (*state)[0][2];
 c000346:	78a3      	ldrb	r3, [r4, #2]
  (*state)[0][2] = (*state)[2][2];
 c000348:	70a1      	strb	r1, [r4, #2]
  (*state)[1][2] = (*state)[3][2];
 c00034a:	7ba1      	ldrb	r1, [r4, #14]
  (*state)[2][2] = temp;
 c00034c:	72a3      	strb	r3, [r4, #10]
  temp           = (*state)[1][2];
 c00034e:	79a3      	ldrb	r3, [r4, #6]
  (*state)[1][2] = (*state)[3][2];
 c000350:	71a1      	strb	r1, [r4, #6]
  (*state)[0][3] = (*state)[3][3];
 c000352:	7be1      	ldrb	r1, [r4, #15]
  (*state)[3][2] = temp;
 c000354:	73a3      	strb	r3, [r4, #14]
  temp           = (*state)[0][3];
 c000356:	78e3      	ldrb	r3, [r4, #3]
  (*state)[0][3] = (*state)[3][3];
 c000358:	70e1      	strb	r1, [r4, #3]
  (*state)[3][3] = (*state)[2][3];
 c00035a:	7ae1      	ldrb	r1, [r4, #11]
 c00035c:	73e1      	strb	r1, [r4, #15]
  (*state)[2][3] = (*state)[1][3];
 c00035e:	79e1      	ldrb	r1, [r4, #7]
  (*state)[1][3] = temp;
 c000360:	71e3      	strb	r3, [r4, #7]
  (*state)[2][3] = (*state)[1][3];
 c000362:	72e1      	strb	r1, [r4, #11]
    if (round == Nr) {
 c000364:	d038      	beq.n	c0003d8 <Cipher+0xe0>
    t   = (*state)[i][0];
 c000366:	f895 b000 	ldrb.w	fp, [r5]
    Tmp = (*state)[i][0] ^ (*state)[i][1] ^ (*state)[i][2] ^ (*state)[i][3] ;
 c00036a:	f895 8001 	ldrb.w	r8, [r5, #1]
 c00036e:	78af      	ldrb	r7, [r5, #2]
 c000370:	78e9      	ldrb	r1, [r5, #3]
 c000372:	ea8b 0008 	eor.w	r0, fp, r8
 c000376:	ea87 0301 	eor.w	r3, r7, r1
 c00037a:	ea80 0903 	eor.w	r9, r0, r3
 c00037e:	9301      	str	r3, [sp, #4]
    Tm  = (*state)[i][0] ^ (*state)[i][1] ; Tm = xtime(Tm);  (*state)[i][0] ^= Tm ^ Tmp ;
 c000380:	f7ff ffb1 	bl	c0002e6 <xtime>
 c000384:	ea8b 0000 	eor.w	r0, fp, r0
 c000388:	ea89 0000 	eor.w	r0, r9, r0
 c00038c:	7028      	strb	r0, [r5, #0]
    Tm  = (*state)[i][1] ^ (*state)[i][2] ; Tm = xtime(Tm);  (*state)[i][1] ^= Tm ^ Tmp ;
 c00038e:	ea88 0007 	eor.w	r0, r8, r7
 c000392:	f7ff ffa8 	bl	c0002e6 <xtime>
    Tm  = (*state)[i][2] ^ (*state)[i][3] ; Tm = xtime(Tm);  (*state)[i][2] ^= Tm ^ Tmp ;
 c000396:	9b01      	ldr	r3, [sp, #4]
    Tm  = (*state)[i][1] ^ (*state)[i][2] ; Tm = xtime(Tm);  (*state)[i][1] ^= Tm ^ Tmp ;
 c000398:	ea88 0800 	eor.w	r8, r8, r0
 c00039c:	ea89 0808 	eor.w	r8, r9, r8
 c0003a0:	f885 8001 	strb.w	r8, [r5, #1]
    Tm  = (*state)[i][2] ^ (*state)[i][3] ; Tm = xtime(Tm);  (*state)[i][2] ^= Tm ^ Tmp ;
 c0003a4:	4618      	mov	r0, r3
 c0003a6:	f7ff ff9e 	bl	c0002e6 <xtime>
 c0003aa:	4047      	eors	r7, r0
 c0003ac:	ea89 0707 	eor.w	r7, r9, r7
 c0003b0:	70af      	strb	r7, [r5, #2]
    Tm  = (*state)[i][3] ^ t ;              Tm = xtime(Tm);  (*state)[i][3] ^= Tm ^ Tmp ;
 c0003b2:	ea8b 0001 	eor.w	r0, fp, r1
 c0003b6:	f7ff ff96 	bl	c0002e6 <xtime>
 c0003ba:	4041      	eors	r1, r0
 c0003bc:	ea89 0901 	eor.w	r9, r9, r1
 c0003c0:	f885 9003 	strb.w	r9, [r5, #3]
  for (i = 0; i < 4; ++i)
 c0003c4:	3504      	adds	r5, #4
 c0003c6:	45aa      	cmp	sl, r5
 c0003c8:	d1cd      	bne.n	c000366 <Cipher+0x6e>
      break;
    }
    MixColumns(state);
    AddRoundKey(round, state, RoundKey);
 c0003ca:	4630      	mov	r0, r6
 c0003cc:	4621      	mov	r1, r4
  for (round = 1; ; ++round)
 c0003ce:	3601      	adds	r6, #1
    AddRoundKey(round, state, RoundKey);
 c0003d0:	f7ff ff76 	bl	c0002c0 <AddRoundKey>
  for (round = 1; ; ++round)
 c0003d4:	b2f6      	uxtb	r6, r6
    SubBytes(state);
 c0003d6:	e79c      	b.n	c000312 <Cipher+0x1a>
  }
  // Add round key to last round
  AddRoundKey(Nr, state, RoundKey);
 c0003d8:	4621      	mov	r1, r4
 c0003da:	4630      	mov	r0, r6
}
 c0003dc:	b003      	add	sp, #12
 c0003de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  AddRoundKey(Nr, state, RoundKey);
 c0003e2:	e76d      	b.n	c0002c0 <AddRoundKey>
 c0003e4:	0c00ad6b 	.word	0x0c00ad6b

0c0003e8 <InvCipher>:

#if (defined(CBC) && CBC == 1) || (defined(ECB) && ECB == 1)
static void InvCipher(state_t* state, const uint8_t* RoundKey)
{
 c0003e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c0003ec:	b08d      	sub	sp, #52	@ 0x34
 c0003ee:	4604      	mov	r4, r0
  uint8_t round = 0;

  // Add the First round key to the state before starting the rounds.
  AddRoundKey(Nr, state, RoundKey);
 c0003f0:	460a      	mov	r2, r1
{
 c0003f2:	9103      	str	r1, [sp, #12]
  AddRoundKey(Nr, state, RoundKey);
 c0003f4:	4601      	mov	r1, r0
 c0003f6:	200a      	movs	r0, #10
 c0003f8:	f7ff ff62 	bl	c0002c0 <AddRoundKey>

  // There will be Nr rounds.
  // The first Nr-1 rounds are identical.
  // These Nr rounds are executed in the loop below.
  // Last one without InvMixColumn()
  for (round = (Nr - 1); ; --round)
 c0003fc:	2309      	movs	r3, #9
 c0003fe:	9300      	str	r3, [sp, #0]
 c000400:	1d23      	adds	r3, r4, #4
 c000402:	9309      	str	r3, [sp, #36]	@ 0x24
 c000404:	f104 0310 	add.w	r3, r4, #16
 c000408:	930a      	str	r3, [sp, #40]	@ 0x28
  (*state)[3][1] = (*state)[2][1];
 c00040a:	7a62      	ldrb	r2, [r4, #9]
  temp = (*state)[3][1];
 c00040c:	7b63      	ldrb	r3, [r4, #13]
  (*state)[3][1] = (*state)[2][1];
 c00040e:	7362      	strb	r2, [r4, #13]
  (*state)[2][1] = (*state)[1][1];
 c000410:	7962      	ldrb	r2, [r4, #5]
 c000412:	4625      	mov	r5, r4
 c000414:	7262      	strb	r2, [r4, #9]
  (*state)[1][1] = (*state)[0][1];
 c000416:	7862      	ldrb	r2, [r4, #1]
  (*state)[0][1] = temp;
 c000418:	7063      	strb	r3, [r4, #1]
  (*state)[1][1] = (*state)[0][1];
 c00041a:	7162      	strb	r2, [r4, #5]
  (*state)[0][2] = (*state)[2][2];
 c00041c:	7aa2      	ldrb	r2, [r4, #10]
  temp = (*state)[0][2];
 c00041e:	78a3      	ldrb	r3, [r4, #2]
  (*state)[0][2] = (*state)[2][2];
 c000420:	70a2      	strb	r2, [r4, #2]
  (*state)[1][2] = (*state)[3][2];
 c000422:	7ba2      	ldrb	r2, [r4, #14]
  (*state)[2][2] = temp;
 c000424:	72a3      	strb	r3, [r4, #10]
  temp = (*state)[1][2];
 c000426:	79a3      	ldrb	r3, [r4, #6]
  (*state)[1][2] = (*state)[3][2];
 c000428:	71a2      	strb	r2, [r4, #6]
  (*state)[0][3] = (*state)[1][3];
 c00042a:	79e2      	ldrb	r2, [r4, #7]
  (*state)[3][2] = temp;
 c00042c:	73a3      	strb	r3, [r4, #14]
  temp = (*state)[0][3];
 c00042e:	78e3      	ldrb	r3, [r4, #3]
  (*state)[0][3] = (*state)[1][3];
 c000430:	70e2      	strb	r2, [r4, #3]
  (*state)[1][3] = (*state)[2][3];
 c000432:	7ae2      	ldrb	r2, [r4, #11]
 c000434:	71e2      	strb	r2, [r4, #7]
  (*state)[2][3] = (*state)[3][3];
 c000436:	7be2      	ldrb	r2, [r4, #15]
  (*state)[3][3] = temp;
 c000438:	73e3      	strb	r3, [r4, #15]
  (*state)[2][3] = (*state)[3][3];
 c00043a:	72e2      	strb	r2, [r4, #11]
  (*state)[3][3] = temp;
 c00043c:	4622      	mov	r2, r4
  for (round = (Nr - 1); ; --round)
 c00043e:	2300      	movs	r3, #0
      (*state)[j][i] = getSBoxInvert((*state)[j][i]);
 c000440:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
 c000444:	4852      	ldr	r0, [pc, #328]	@ (c000590 <InvCipher+0x1a8>)
 c000446:	5c41      	ldrb	r1, [r0, r1]
 c000448:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
    for (j = 0; j < 4; ++j)
 c00044c:	3301      	adds	r3, #1
 c00044e:	2b04      	cmp	r3, #4
 c000450:	d1f6      	bne.n	c000440 <InvCipher+0x58>
  for (i = 0; i < 4; ++i)
 c000452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 c000454:	3201      	adds	r2, #1
 c000456:	4293      	cmp	r3, r2
 c000458:	d1f1      	bne.n	c00043e <InvCipher+0x56>
  {
    InvShiftRows(state);
    InvSubBytes(state);
    AddRoundKey(round, state, RoundKey);
 c00045a:	4621      	mov	r1, r4
 c00045c:	9a03      	ldr	r2, [sp, #12]
 c00045e:	9800      	ldr	r0, [sp, #0]
 c000460:	f7ff ff2e 	bl	c0002c0 <AddRoundKey>
    if (round == 0) {
 c000464:	9b00      	ldr	r3, [sp, #0]
 c000466:	2b00      	cmp	r3, #0
 c000468:	f000 808e 	beq.w	c000588 <InvCipher+0x1a0>
    b = (*state)[i][1];
 c00046c:	786b      	ldrb	r3, [r5, #1]
    a = (*state)[i][0];
 c00046e:	f895 8000 	ldrb.w	r8, [r5]
    b = (*state)[i][1];
 c000472:	9301      	str	r3, [sp, #4]
    c = (*state)[i][2];
 c000474:	78ab      	ldrb	r3, [r5, #2]
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 c000476:	4640      	mov	r0, r8
    c = (*state)[i][2];
 c000478:	9302      	str	r3, [sp, #8]
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 c00047a:	f7ff ff34 	bl	c0002e6 <xtime>
 c00047e:	9004      	str	r0, [sp, #16]
 c000480:	f7ff ff31 	bl	c0002e6 <xtime>
 c000484:	9005      	str	r0, [sp, #20]
 c000486:	f7ff ff2e 	bl	c0002e6 <xtime>
 c00048a:	4682      	mov	sl, r0
 c00048c:	9801      	ldr	r0, [sp, #4]
 c00048e:	f7ff ff2a 	bl	c0002e6 <xtime>
 c000492:	4602      	mov	r2, r0
 c000494:	f7ff ff27 	bl	c0002e6 <xtime>
 c000498:	9006      	str	r0, [sp, #24]
 c00049a:	f7ff ff24 	bl	c0002e6 <xtime>
 c00049e:	4607      	mov	r7, r0
 c0004a0:	9802      	ldr	r0, [sp, #8]
 c0004a2:	f7ff ff20 	bl	c0002e6 <xtime>
 c0004a6:	900b      	str	r0, [sp, #44]	@ 0x2c
 c0004a8:	f7ff ff1d 	bl	c0002e6 <xtime>
 c0004ac:	9007      	str	r0, [sp, #28]
 c0004ae:	f7ff ff1a 	bl	c0002e6 <xtime>
    d = (*state)[i][3];
 c0004b2:	f895 b003 	ldrb.w	fp, [r5, #3]
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 c0004b6:	4606      	mov	r6, r0
 c0004b8:	4658      	mov	r0, fp
 c0004ba:	f7ff ff14 	bl	c0002e6 <xtime>
 c0004be:	9008      	str	r0, [sp, #32]
 c0004c0:	f7ff ff11 	bl	c0002e6 <xtime>
 c0004c4:	4681      	mov	r9, r0
 c0004c6:	f7ff ff0e 	bl	c0002e6 <xtime>
 c0004ca:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 c0004ce:	ea83 0c01 	eor.w	ip, r3, r1
 c0004d2:	ea8a 0c0c 	eor.w	ip, sl, ip
 c0004d6:	9b07      	ldr	r3, [sp, #28]
 c0004d8:	ea82 0c0c 	eor.w	ip, r2, ip
 c0004dc:	ea87 0c0c 	eor.w	ip, r7, ip
 c0004e0:	ea83 0c0c 	eor.w	ip, r3, ip
 c0004e4:	ea86 0c0c 	eor.w	ip, r6, ip
 c0004e8:	9b01      	ldr	r3, [sp, #4]
 c0004ea:	ea80 0c0c 	eor.w	ip, r0, ip
 c0004ee:	ea83 0c0c 	eor.w	ip, r3, ip
 c0004f2:	9b02      	ldr	r3, [sp, #8]
    (*state)[i][1] = Multiply(a, 0x09) ^ Multiply(b, 0x0e) ^ Multiply(c, 0x0b) ^ Multiply(d, 0x0d);
 c0004f4:	ea8a 0202 	eor.w	r2, sl, r2
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 c0004f8:	ea83 0c0c 	eor.w	ip, r3, ip
    (*state)[i][1] = Multiply(a, 0x09) ^ Multiply(b, 0x0e) ^ Multiply(c, 0x0b) ^ Multiply(d, 0x0d);
 c0004fc:	9b06      	ldr	r3, [sp, #24]
 c0004fe:	9902      	ldr	r1, [sp, #8]
 c000500:	405a      	eors	r2, r3
 c000502:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 c000504:	407a      	eors	r2, r7
 c000506:	405a      	eors	r2, r3
 c000508:	4072      	eors	r2, r6
 c00050a:	ea89 0202 	eor.w	r2, r9, r2
 c00050e:	4042      	eors	r2, r0
 c000510:	ea88 0202 	eor.w	r2, r8, r2
 c000514:	404a      	eors	r2, r1
 c000516:	ea8b 0202 	eor.w	r2, fp, r2
 c00051a:	706a      	strb	r2, [r5, #1]
    (*state)[i][2] = Multiply(a, 0x0d) ^ Multiply(b, 0x09) ^ Multiply(c, 0x0e) ^ Multiply(d, 0x0b);
 c00051c:	9a05      	ldr	r2, [sp, #20]
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 c00051e:	ea8b 0c0c 	eor.w	ip, fp, ip
    (*state)[i][2] = Multiply(a, 0x0d) ^ Multiply(b, 0x09) ^ Multiply(c, 0x0e) ^ Multiply(d, 0x0b);
 c000522:	ea82 020a 	eor.w	r2, r2, sl
 c000526:	407a      	eors	r2, r7
 c000528:	4053      	eors	r3, r2
 c00052a:	9a07      	ldr	r2, [sp, #28]
    (*state)[i][0] = Multiply(a, 0x0e) ^ Multiply(b, 0x0b) ^ Multiply(c, 0x0d) ^ Multiply(d, 0x09);
 c00052c:	f885 c000 	strb.w	ip, [r5]
    (*state)[i][2] = Multiply(a, 0x0d) ^ Multiply(b, 0x09) ^ Multiply(c, 0x0e) ^ Multiply(d, 0x0b);
 c000530:	4053      	eors	r3, r2
 c000532:	9a08      	ldr	r2, [sp, #32]
 c000534:	4073      	eors	r3, r6
 c000536:	4053      	eors	r3, r2
 c000538:	4043      	eors	r3, r0
 c00053a:	9a01      	ldr	r2, [sp, #4]
 c00053c:	ea88 0303 	eor.w	r3, r8, r3
 c000540:	4053      	eors	r3, r2
 c000542:	ea8b 0b03 	eor.w	fp, fp, r3
 c000546:	f885 b002 	strb.w	fp, [r5, #2]
    (*state)[i][3] = Multiply(a, 0x0b) ^ Multiply(b, 0x0d) ^ Multiply(c, 0x09) ^ Multiply(d, 0x0e);
 c00054a:	9b04      	ldr	r3, [sp, #16]
 c00054c:	9a06      	ldr	r2, [sp, #24]
 c00054e:	ea83 030a 	eor.w	r3, r3, sl
 c000552:	4053      	eors	r3, r2
 c000554:	405f      	eors	r7, r3
 c000556:	9b08      	ldr	r3, [sp, #32]
 c000558:	407e      	eors	r6, r7
 c00055a:	4073      	eors	r3, r6
 c00055c:	ea89 0903 	eor.w	r9, r9, r3
 c000560:	ea80 0009 	eor.w	r0, r0, r9
 c000564:	9b01      	ldr	r3, [sp, #4]
 c000566:	ea88 0800 	eor.w	r8, r8, r0
 c00056a:	ea83 0808 	eor.w	r8, r3, r8
 c00056e:	ea81 0308 	eor.w	r3, r1, r8
 c000572:	70eb      	strb	r3, [r5, #3]
  for (i = 0; i < 4; ++i)
 c000574:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 c000576:	3504      	adds	r5, #4
 c000578:	42ab      	cmp	r3, r5
 c00057a:	f47f af77 	bne.w	c00046c <InvCipher+0x84>
  for (round = (Nr - 1); ; --round)
 c00057e:	9b00      	ldr	r3, [sp, #0]
 c000580:	3b01      	subs	r3, #1
 c000582:	b2db      	uxtb	r3, r3
 c000584:	9300      	str	r3, [sp, #0]
    InvShiftRows(state);
 c000586:	e740      	b.n	c00040a <InvCipher+0x22>
      break;
    }
    InvMixColumns(state);
  }

}
 c000588:	b00d      	add	sp, #52	@ 0x34
 c00058a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c00058e:	bf00      	nop
 c000590:	0c00ac6b 	.word	0x0c00ac6b

0c000594 <AES_init_ctx>:
  KeyExpansion(ctx->RoundKey, key);
 c000594:	e650      	b.n	c000238 <KeyExpansion>

0c000596 <AES_init_ctx_iv>:
{
 c000596:	b538      	push	{r3, r4, r5, lr}
 c000598:	4614      	mov	r4, r2
 c00059a:	4605      	mov	r5, r0
  KeyExpansion(ctx->RoundKey, key);
 c00059c:	f7ff fe4c 	bl	c000238 <KeyExpansion>
  memcpy (ctx->Iv, iv, AES_BLOCKLEN);
 c0005a0:	4622      	mov	r2, r4
 c0005a2:	f105 00b0 	add.w	r0, r5, #176	@ 0xb0
 c0005a6:	f104 0310 	add.w	r3, r4, #16
 c0005aa:	f852 1b04 	ldr.w	r1, [r2], #4
 c0005ae:	429a      	cmp	r2, r3
 c0005b0:	f840 1b04 	str.w	r1, [r0], #4
 c0005b4:	d1f9      	bne.n	c0005aa <AES_init_ctx_iv+0x14>
}
 c0005b6:	bd38      	pop	{r3, r4, r5, pc}

0c0005b8 <AES_ctx_set_iv>:
  memcpy (ctx->Iv, iv, AES_BLOCKLEN);
 c0005b8:	30b0      	adds	r0, #176	@ 0xb0
 c0005ba:	f101 0310 	add.w	r3, r1, #16
 c0005be:	f851 2b04 	ldr.w	r2, [r1], #4
 c0005c2:	4299      	cmp	r1, r3
 c0005c4:	f840 2b04 	str.w	r2, [r0], #4
 c0005c8:	d1f9      	bne.n	c0005be <AES_ctx_set_iv+0x6>
}
 c0005ca:	4770      	bx	lr

0c0005cc <AES_ECB_encrypt>:
/*****************************************************************************/
#if defined(ECB) && (ECB == 1)


void AES_ECB_encrypt(const struct AES_ctx* ctx, uint8_t* buf)
{
 c0005cc:	460b      	mov	r3, r1
  // The next function call encrypts the PlainText with the Key using AES algorithm.
  Cipher((state_t*)buf, ctx->RoundKey);
 c0005ce:	4601      	mov	r1, r0
 c0005d0:	4618      	mov	r0, r3
 c0005d2:	e691      	b.n	c0002f8 <Cipher>

0c0005d4 <AES_ECB_decrypt>:
}

void AES_ECB_decrypt(const struct AES_ctx* ctx, uint8_t* buf)
{
 c0005d4:	460b      	mov	r3, r1
  // The next function call decrypts the PlainText with the Key using AES algorithm.
  InvCipher((state_t*)buf, ctx->RoundKey);
 c0005d6:	4601      	mov	r1, r0
 c0005d8:	4618      	mov	r0, r3
 c0005da:	e705      	b.n	c0003e8 <InvCipher>

0c0005dc <AES_CBC_encrypt_buffer>:
    buf[i] ^= Iv[i];
  }
}

void AES_CBC_encrypt_buffer(struct AES_ctx *ctx, uint8_t* buf, size_t length)
{
 c0005dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  size_t i;
  uint8_t *Iv = ctx->Iv;
 c0005e0:	f100 05b0 	add.w	r5, r0, #176	@ 0xb0
{
 c0005e4:	4607      	mov	r7, r0
 c0005e6:	460e      	mov	r6, r1
 c0005e8:	4690      	mov	r8, r2
  uint8_t *Iv = ctx->Iv;
 c0005ea:	462b      	mov	r3, r5
  for (i = 0; i < length; i += AES_BLOCKLEN)
 c0005ec:	460c      	mov	r4, r1
 c0005ee:	1ba2      	subs	r2, r4, r6
 c0005f0:	4590      	cmp	r8, r2
 c0005f2:	d809      	bhi.n	c000608 <AES_CBC_encrypt_buffer+0x2c>
    Cipher((state_t*)buf, ctx->RoundKey);
    Iv = buf;
    buf += AES_BLOCKLEN;
  }
  /* store Iv in ctx for next call */
  memcpy(ctx->Iv, Iv, AES_BLOCKLEN);
 c0005f4:	f103 0210 	add.w	r2, r3, #16
 c0005f8:	f853 1b04 	ldr.w	r1, [r3], #4
 c0005fc:	4293      	cmp	r3, r2
 c0005fe:	f845 1b04 	str.w	r1, [r5], #4
 c000602:	d1f9      	bne.n	c0005f8 <AES_CBC_encrypt_buffer+0x1c>
}
 c000604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 c000608:	1e61      	subs	r1, r4, #1
 c00060a:	3b01      	subs	r3, #1
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 c00060c:	f104 000f 	add.w	r0, r4, #15
    buf[i] ^= Iv[i];
 c000610:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 c000614:	f813 cf01 	ldrb.w	ip, [r3, #1]!
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 c000618:	4281      	cmp	r1, r0
    buf[i] ^= Iv[i];
 c00061a:	ea82 020c 	eor.w	r2, r2, ip
 c00061e:	700a      	strb	r2, [r1, #0]
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 c000620:	d1f6      	bne.n	c000610 <AES_CBC_encrypt_buffer+0x34>
    Cipher((state_t*)buf, ctx->RoundKey);
 c000622:	4620      	mov	r0, r4
 c000624:	4639      	mov	r1, r7
 c000626:	f7ff fe67 	bl	c0002f8 <Cipher>
    Iv = buf;
 c00062a:	4623      	mov	r3, r4
    buf += AES_BLOCKLEN;
 c00062c:	3410      	adds	r4, #16
 c00062e:	e7de      	b.n	c0005ee <AES_CBC_encrypt_buffer+0x12>

0c000630 <AES_CBC_decrypt_buffer>:

void AES_CBC_decrypt_buffer(struct AES_ctx* ctx, uint8_t* buf, size_t length)
{
 c000630:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 c000634:	4606      	mov	r6, r0
 c000636:	4691      	mov	r9, r2
 c000638:	1e4c      	subs	r4, r1, #1
  size_t i;
  uint8_t storeNextIv[AES_BLOCKLEN];
  for (i = 0; i < length; i += AES_BLOCKLEN)
 c00063a:	f1c1 0501 	rsb	r5, r1, #1
  {
    memcpy(storeNextIv, buf, AES_BLOCKLEN);
    InvCipher((state_t*)buf, ctx->RoundKey);
    XorWithIv(buf, ctx->Iv);
    memcpy(ctx->Iv, storeNextIv, AES_BLOCKLEN);
 c00063e:	f10d 0810 	add.w	r8, sp, #16
  for (i = 0; i < length; i += AES_BLOCKLEN)
 c000642:	192b      	adds	r3, r5, r4
 c000644:	4599      	cmp	r9, r3
 c000646:	f104 0e01 	add.w	lr, r4, #1
 c00064a:	d802      	bhi.n	c000652 <AES_CBC_decrypt_buffer+0x22>
    buf += AES_BLOCKLEN;
  }

}
 c00064c:	b004      	add	sp, #16
 c00064e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    memcpy(storeNextIv, buf, AES_BLOCKLEN);
 c000652:	466a      	mov	r2, sp
 c000654:	4673      	mov	r3, lr
 c000656:	4617      	mov	r7, r2
 c000658:	f104 0a11 	add.w	sl, r4, #17
 c00065c:	4694      	mov	ip, r2
 c00065e:	6818      	ldr	r0, [r3, #0]
 c000660:	6859      	ldr	r1, [r3, #4]
 c000662:	3308      	adds	r3, #8
 c000664:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 c000668:	4553      	cmp	r3, sl
 c00066a:	4662      	mov	r2, ip
 c00066c:	d1f6      	bne.n	c00065c <AES_CBC_decrypt_buffer+0x2c>
    InvCipher((state_t*)buf, ctx->RoundKey);
 c00066e:	4631      	mov	r1, r6
 c000670:	4670      	mov	r0, lr
 c000672:	f7ff feb9 	bl	c0003e8 <InvCipher>
 c000676:	4623      	mov	r3, r4
 c000678:	f106 01af 	add.w	r1, r6, #175	@ 0xaf
 c00067c:	3410      	adds	r4, #16
    buf[i] ^= Iv[i];
 c00067e:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 c000682:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 c000686:	42a3      	cmp	r3, r4
    buf[i] ^= Iv[i];
 c000688:	ea82 0200 	eor.w	r2, r2, r0
 c00068c:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < AES_BLOCKLEN; ++i) // The block in AES is always 128bit no matter the key size
 c00068e:	d1f6      	bne.n	c00067e <AES_CBC_decrypt_buffer+0x4e>
    memcpy(ctx->Iv, storeNextIv, AES_BLOCKLEN);
 c000690:	f106 02b0 	add.w	r2, r6, #176	@ 0xb0
 c000694:	463b      	mov	r3, r7
 c000696:	cb03      	ldmia	r3!, {r0, r1}
 c000698:	4543      	cmp	r3, r8
 c00069a:	6010      	str	r0, [r2, #0]
 c00069c:	6051      	str	r1, [r2, #4]
 c00069e:	461f      	mov	r7, r3
 c0006a0:	f102 0208 	add.w	r2, r2, #8
 c0006a4:	d1f6      	bne.n	c000694 <AES_CBC_decrypt_buffer+0x64>
 c0006a6:	e7cc      	b.n	c000642 <AES_CBC_decrypt_buffer+0x12>

0c0006a8 <AES_CTR_xcrypt_buffer>:

#if defined(CTR) && (CTR == 1)

/* Symmetrical operation: same function for encrypting as for decrypting. Note any IV/nonce should never be reused with the same key */
void AES_CTR_xcrypt_buffer(struct AES_ctx* ctx, uint8_t* buf, size_t length)
{
 c0006a8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t buffer[AES_BLOCKLEN];

  size_t i;
  int bi;
  for (i = 0, bi = AES_BLOCKLEN; i < length; ++i, ++bi)
 c0006aa:	2310      	movs	r3, #16
{
 c0006ac:	4606      	mov	r6, r0
  for (i = 0, bi = AES_BLOCKLEN; i < length; ++i, ++bi)
 c0006ae:	460d      	mov	r5, r1
{
 c0006b0:	b085      	sub	sp, #20
 c0006b2:	188f      	adds	r7, r1, r2
  for (i = 0, bi = AES_BLOCKLEN; i < length; ++i, ++bi)
 c0006b4:	42bd      	cmp	r5, r7
 c0006b6:	d101      	bne.n	c0006bc <AES_CTR_xcrypt_buffer+0x14>
      bi = 0;
    }

    buf[i] = (buf[i] ^ buffer[bi]);
  }
}
 c0006b8:	b005      	add	sp, #20
 c0006ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (bi == AES_BLOCKLEN) /* we need to regen xor compliment in buffer */
 c0006bc:	2b10      	cmp	r3, #16
 c0006be:	d11b      	bne.n	c0006f8 <AES_CTR_xcrypt_buffer+0x50>
      memcpy(buffer, ctx->Iv, AES_BLOCKLEN);
 c0006c0:	466b      	mov	r3, sp
 c0006c2:	469c      	mov	ip, r3
 c0006c4:	f106 04b0 	add.w	r4, r6, #176	@ 0xb0
 c0006c8:	f106 0ec0 	add.w	lr, r6, #192	@ 0xc0
 c0006cc:	461a      	mov	r2, r3
 c0006ce:	6820      	ldr	r0, [r4, #0]
 c0006d0:	6861      	ldr	r1, [r4, #4]
 c0006d2:	3408      	adds	r4, #8
 c0006d4:	c203      	stmia	r2!, {r0, r1}
 c0006d6:	4574      	cmp	r4, lr
 c0006d8:	4613      	mov	r3, r2
 c0006da:	d1f7      	bne.n	c0006cc <AES_CTR_xcrypt_buffer+0x24>
      Cipher((state_t*)buffer,ctx->RoundKey);
 c0006dc:	4631      	mov	r1, r6
 c0006de:	4660      	mov	r0, ip
 c0006e0:	f7ff fe0a 	bl	c0002f8 <Cipher>
      for (bi = (AES_BLOCKLEN - 1); bi >= 0; --bi)
 c0006e4:	230f      	movs	r3, #15
        if (ctx->Iv[bi] == 255)
 c0006e6:	f814 1d01 	ldrb.w	r1, [r4, #-1]!
 c0006ea:	29ff      	cmp	r1, #255	@ 0xff
 c0006ec:	d10f      	bne.n	c00070e <AES_CTR_xcrypt_buffer+0x66>
          ctx->Iv[bi] = 0;
 c0006ee:	2200      	movs	r2, #0
      for (bi = (AES_BLOCKLEN - 1); bi >= 0; --bi)
 c0006f0:	3b01      	subs	r3, #1
          ctx->Iv[bi] = 0;
 c0006f2:	7022      	strb	r2, [r4, #0]
      for (bi = (AES_BLOCKLEN - 1); bi >= 0; --bi)
 c0006f4:	d2f7      	bcs.n	c0006e6 <AES_CTR_xcrypt_buffer+0x3e>
      bi = 0;
 c0006f6:	2300      	movs	r3, #0
    buf[i] = (buf[i] ^ buffer[bi]);
 c0006f8:	f103 0110 	add.w	r1, r3, #16
 c0006fc:	4469      	add	r1, sp
 c0006fe:	782a      	ldrb	r2, [r5, #0]
 c000700:	f811 1c10 	ldrb.w	r1, [r1, #-16]
  for (i = 0, bi = AES_BLOCKLEN; i < length; ++i, ++bi)
 c000704:	3301      	adds	r3, #1
    buf[i] = (buf[i] ^ buffer[bi]);
 c000706:	404a      	eors	r2, r1
 c000708:	f805 2b01 	strb.w	r2, [r5], #1
  for (i = 0, bi = AES_BLOCKLEN; i < length; ++i, ++bi)
 c00070c:	e7d2      	b.n	c0006b4 <AES_CTR_xcrypt_buffer+0xc>
        ctx->Iv[bi] += 1;
 c00070e:	4433      	add	r3, r6
 c000710:	3101      	adds	r1, #1
 c000712:	f883 10b0 	strb.w	r1, [r3, #176]	@ 0xb0
        break;
 c000716:	e7ee      	b.n	c0006f6 <AES_CTR_xcrypt_buffer+0x4e>

0c000718 <sha256_initialize>:
    uint32_t	buffer[16];	// Changed by RKW, unsigned long becomes uint32_t
    uint32_t	state[8];	// Changed by RKW, unsinged long becomes uint32_t
    uint8_t		length[8];	// Changed by RKW, unsigned char becomes uint8_t
} sha256;

void sha256_initialize(sha256 *sha) {
 c000718:	b510      	push	{r4, lr}
 c00071a:	4604      	mov	r4, r0
    int i;
    for (i = 0; i < 17; ++i) sha->buffer[i] = 0;
 c00071c:	2244      	movs	r2, #68	@ 0x44
 c00071e:	2100      	movs	r1, #0
 c000720:	3020      	adds	r0, #32
 c000722:	f009 fc8d 	bl	c00a040 <memset>
    sha->state[0] = 0x6a09e667;
    sha->state[1] = 0xbb67ae85;
 c000726:	4b0d      	ldr	r3, [pc, #52]	@ (c00075c <sha256_initialize+0x44>)
 c000728:	4a0d      	ldr	r2, [pc, #52]	@ (c000760 <sha256_initialize+0x48>)
    sha->state[2] = 0x3c6ef372;
    sha->state[3] = 0xa54ff53a;
 c00072a:	490e      	ldr	r1, [pc, #56]	@ (c000764 <sha256_initialize+0x4c>)
    sha->state[1] = 0xbb67ae85;
 c00072c:	e9c4 2318 	strd	r2, r3, [r4, #96]	@ 0x60
    sha->state[3] = 0xa54ff53a;
 c000730:	4b0d      	ldr	r3, [pc, #52]	@ (c000768 <sha256_initialize+0x50>)
    sha->state[4] = 0x510e527f;
    sha->state[5] = 0x9b05688c;
 c000732:	480e      	ldr	r0, [pc, #56]	@ (c00076c <sha256_initialize+0x54>)
    sha->state[3] = 0xa54ff53a;
 c000734:	e9c4 131a 	strd	r1, r3, [r4, #104]	@ 0x68
    sha->state[5] = 0x9b05688c;
 c000738:	4b0d      	ldr	r3, [pc, #52]	@ (c000770 <sha256_initialize+0x58>)
 c00073a:	e9c4 031c 	strd	r0, r3, [r4, #112]	@ 0x70
    sha->state[6] = 0x1f83d9ab;
 c00073e:	4b0d      	ldr	r3, [pc, #52]	@ (c000774 <sha256_initialize+0x5c>)
 c000740:	67a3      	str	r3, [r4, #120]	@ 0x78
    sha->state[7] = 0x5be0cd19;
 c000742:	f103 5374 	add.w	r3, r3, #1023410176	@ 0x3d000000
 c000746:	f5a3 0323 	sub.w	r3, r3, #10682368	@ 0xa30000
 c00074a:	f6a3 4392 	subw	r3, r3, #3218	@ 0xc92
 c00074e:	67e3      	str	r3, [r4, #124]	@ 0x7c
    for (i = 0; i < 8; ++i) sha->length[i] = 0;
 c000750:	2300      	movs	r3, #0
 c000752:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
 c000756:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
}
 c00075a:	bd10      	pop	{r4, pc}
 c00075c:	bb67ae85 	.word	0xbb67ae85
 c000760:	6a09e667 	.word	0x6a09e667
 c000764:	3c6ef372 	.word	0x3c6ef372
 c000768:	a54ff53a 	.word	0xa54ff53a
 c00076c:	510e527f 	.word	0x510e527f
 c000770:	9b05688c 	.word	0x9b05688c
 c000774:	1f83d9ab 	.word	0x1f83d9ab

0c000778 <sha256_update>:

//  Changed by RKW, formal args are now const uint8_t, uint_32
//    from const unsigned char, unsigned long respectively
void sha256_update(sha256 *sha,
                   const uint8_t *message,
                   uint32_t length) {
 c000778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c00077c:	4604      	mov	r4, r0
 c00077e:	4615      	mov	r5, r2
    int i, j;
    /* Add the length of the received message, counted in
     * bytes, to the total length of the messages hashed to
     * date, counted in bits and stored in 8 separate bytes. */
    for (i = 7; i >= 0; --i) {
 c000780:	2607      	movs	r6, #7
		if (i == 7)
			bits = length << 3;
		else if (i == 0 || i == 1 || i == 2)
			bits = 0;
		else
			bits = length >> (53 - 8 * i);
 c000782:	f06f 0c07 	mvn.w	ip, #7
                   uint32_t length) {
 c000786:	f5ad 7d0b 	sub.w	sp, sp, #556	@ 0x22c
			bits = length << 3;
 c00078a:	00d3      	lsls	r3, r2, #3
 c00078c:	3087      	adds	r0, #135	@ 0x87
		if (i == 7)
 c00078e:	f104 0780 	add.w	r7, r4, #128	@ 0x80
		bits &= 0xff;
        if (sha->length[i] + bits > 0xff) {
 c000792:	7802      	ldrb	r2, [r0, #0]
 c000794:	4680      	mov	r8, r0
 c000796:	fa52 f283 	uxtab	r2, r2, r3
 c00079a:	2aff      	cmp	r2, #255	@ 0xff
            for (j = i - 1; j >= 0 && sha->length[j]++ == 0xff; --j);
 c00079c:	f106 36ff 	add.w	r6, r6, #4294967295
        if (sha->length[i] + bits > 0xff) {
 c0007a0:	dd0b      	ble.n	c0007ba <sha256_update+0x42>
 c0007a2:	4602      	mov	r2, r0
            for (j = i - 1; j >= 0 && sha->length[j]++ == 0xff; --j);
 c0007a4:	4297      	cmp	r7, r2
 c0007a6:	d008      	beq.n	c0007ba <sha256_update+0x42>
 c0007a8:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
 c0007ac:	f10e 0901 	add.w	r9, lr, #1
 c0007b0:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 c0007b4:	f882 9000 	strb.w	r9, [r2]
 c0007b8:	d0f4      	beq.n	c0007a4 <sha256_update+0x2c>
        }
        sha->length[i] += bits;
 c0007ba:	f898 2000 	ldrb.w	r2, [r8]
 c0007be:	4413      	add	r3, r2
 c0007c0:	f800 3901 	strb.w	r3, [r0], #-1
    for (i = 7; i >= 0; --i) {
 c0007c4:	1c73      	adds	r3, r6, #1
 c0007c6:	f040 80be 	bne.w	c000946 <sha256_update+0x1ce>
    }
    /* Add the received message to the SHA buffer, updating the
     * hash at each block (each time the buffer is filled). */
    while (length > 0) {
 c0007ca:	2d00      	cmp	r5, #0
 c0007cc:	f000 80c7 	beq.w	c00095e <sha256_update+0x1e6>
        /* Find the index in the SHA buffer at which to
         * append what's left of the received message. */
        int index = sha->length[6] % 2 * 32 + sha->length[7] / 8;
 c0007d0:	2020      	movs	r0, #32
 c0007d2:	f894 3086 	ldrb.w	r3, [r4, #134]	@ 0x86
 c0007d6:	f894 2087 	ldrb.w	r2, [r4, #135]	@ 0x87
 c0007da:	f003 0301 	and.w	r3, r3, #1
 c0007de:	08d2      	lsrs	r2, r2, #3
 c0007e0:	fb10 2303 	smlabb	r3, r0, r3, r2
        index = (index + 64 - length % 64) % 64;
 c0007e4:	1b5b      	subs	r3, r3, r5
 c0007e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
        /* Append the received message bytes to the SHA buffer until
         * we run out of message bytes or until the buffer is filled. */
        for (;length > 0 && index < 64; ++message, ++index, --length) {
 c0007ea:	9100      	str	r1, [sp, #0]
            sha->buffer[index / 4] |= *message << (24 - index % 4 * 8);
 c0007ec:	9a00      	ldr	r2, [sp, #0]
 c0007ee:	f023 0103 	bic.w	r1, r3, #3
 c0007f2:	f812 0b01 	ldrb.w	r0, [r2], #1
 c0007f6:	4421      	add	r1, r4
 c0007f8:	9200      	str	r2, [sp, #0]
 c0007fa:	43da      	mvns	r2, r3
 c0007fc:	f002 0203 	and.w	r2, r2, #3
 c000800:	00d2      	lsls	r2, r2, #3
 c000802:	4090      	lsls	r0, r2
 c000804:	6a0a      	ldr	r2, [r1, #32]
        for (;length > 0 && index < 64; ++message, ++index, --length) {
 c000806:	3d01      	subs	r5, #1
            sha->buffer[index / 4] |= *message << (24 - index % 4 * 8);
 c000808:	ea42 0200 	orr.w	r2, r2, r0
 c00080c:	620a      	str	r2, [r1, #32]
        for (;length > 0 && index < 64; ++message, ++index, --length) {
 c00080e:	f103 0301 	add.w	r3, r3, #1
 c000812:	f000 80a1 	beq.w	c000958 <sha256_update+0x1e0>
 c000816:	2b40      	cmp	r3, #64	@ 0x40
 c000818:	d1e8      	bne.n	c0007ec <sha256_update+0x74>
        if (index == 64) {
            /* Update the hash with a block of message content. See FIPS 180-2
             * (<csrc.nist.gov/publications/fips/fips180-2/fips180-2.pdf>)
             * for a description of and details on the algorithm used here. */
			// Changed by RKW, const unsigned long becomes const uint32_t
            const uint32_t k[64] = {
 c00081a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 c00081e:	4955      	ldr	r1, [pc, #340]	@ (c000974 <sha256_update+0x1fc>)
 c000820:	a80a      	add	r0, sp, #40	@ 0x28
 c000822:	f009 fcac 	bl	c00a17e <memcpy>
                0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2
            };
			// Changed by RKW, unsigned long becomes uint32_t
            uint32_t w[64], a, b, c, d, e, f, g, h;
            int t;
            for (t = 0; t < 16; ++t) {
 c000826:	a84a      	add	r0, sp, #296	@ 0x128
            const uint32_t k[64] = {
 c000828:	4602      	mov	r2, r0
                w[t] = sha->buffer[t];
                sha->buffer[t] = 0;
 c00082a:	2600      	movs	r6, #0
 c00082c:	f104 031c 	add.w	r3, r4, #28
 c000830:	f104 015c 	add.w	r1, r4, #92	@ 0x5c
                w[t] = sha->buffer[t];
 c000834:	f853 7f04 	ldr.w	r7, [r3, #4]!
            for (t = 0; t < 16; ++t) {
 c000838:	4299      	cmp	r1, r3
                w[t] = sha->buffer[t];
 c00083a:	f842 7b04 	str.w	r7, [r2], #4
                sha->buffer[t] = 0;
 c00083e:	601e      	str	r6, [r3, #0]
            for (t = 0; t < 16; ++t) {
 c000840:	d1f8      	bne.n	c000834 <sha256_update+0xbc>
            }
            for (t = 16; t < 64; ++t) {
 c000842:	2610      	movs	r6, #16
				// Changed by RKW, unsigned long becomes uint32_t
                uint32_t s0, s1;
                s0 = (w[t - 15] >> 7 | w[t - 15] << 25);
 c000844:	4686      	mov	lr, r0
 c000846:	f8d0 c004 	ldr.w	ip, [r0, #4]
                s0 ^= (w[t - 15] >> 18 | w[t - 15] << 14);
                s0 ^= (w[t - 15] >> 3);
                s1 = (w[t - 2] >> 17 | w[t - 2] << 15);
 c00084a:	6b87      	ldr	r7, [r0, #56]	@ 0x38
                s1 ^= (w[t - 2] >> 19 | w[t - 2] << 13);
                s1 ^= (w[t - 2] >> 10);
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 c00084c:	f8de 3024 	ldr.w	r3, [lr, #36]	@ 0x24
                s0 ^= (w[t - 15] >> 18 | w[t - 15] << 14);
 c000850:	ea4f 41bc 	mov.w	r1, ip, ror #18
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 c000854:	f8de e000 	ldr.w	lr, [lr]
                s0 ^= (w[t - 15] >> 18 | w[t - 15] << 14);
 c000858:	ea81 11fc 	eor.w	r1, r1, ip, ror #7
                s1 ^= (w[t - 2] >> 19 | w[t - 2] << 13);
 c00085c:	ea4f 42f7 	mov.w	r2, r7, ror #19
 c000860:	ea82 4277 	eor.w	r2, r2, r7, ror #17
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 c000864:	4473      	add	r3, lr
                s0 ^= (w[t - 15] >> 3);
 c000866:	ea81 01dc 	eor.w	r1, r1, ip, lsr #3
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 c00086a:	440b      	add	r3, r1
                s1 ^= (w[t - 2] >> 10);
 c00086c:	ea82 2297 	eor.w	r2, r2, r7, lsr #10
            for (t = 16; t < 64; ++t) {
 c000870:	3601      	adds	r6, #1
 c000872:	3004      	adds	r0, #4
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 c000874:	4413      	add	r3, r2
            for (t = 16; t < 64; ++t) {
 c000876:	2e40      	cmp	r6, #64	@ 0x40
                w[t] = (s1 + w[t - 7] + s0 + w[t - 16]) & 0xffffffffU;
 c000878:	63c3      	str	r3, [r0, #60]	@ 0x3c
            for (t = 16; t < 64; ++t) {
 c00087a:	d1e3      	bne.n	c000844 <sha256_update+0xcc>
            d = sha->state[3];
            e = sha->state[4];
            f = sha->state[5];
            g = sha->state[6];
            h = sha->state[7];
            for (t = 0; t < 64; ++t) {
 c00087c:	f04f 0e00 	mov.w	lr, #0
            a = sha->state[0];
 c000880:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 c000882:	9302      	str	r3, [sp, #8]
            b = sha->state[1];
 c000884:	6e63      	ldr	r3, [r4, #100]	@ 0x64
            a = sha->state[0];
 c000886:	9802      	ldr	r0, [sp, #8]
            b = sha->state[1];
 c000888:	9303      	str	r3, [sp, #12]
            c = sha->state[2];
 c00088a:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 c00088c:	9304      	str	r3, [sp, #16]
            d = sha->state[3];
 c00088e:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
            b = sha->state[1];
 c000890:	e9dd c603 	ldrd	ip, r6, [sp, #12]
            d = sha->state[3];
 c000894:	9305      	str	r3, [sp, #20]
            e = sha->state[4];
 c000896:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 c000898:	9306      	str	r3, [sp, #24]
            f = sha->state[5];
 c00089a:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 c00089c:	9307      	str	r3, [sp, #28]
            g = sha->state[6];
 c00089e:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 c0008a0:	9308      	str	r3, [sp, #32]
            h = sha->state[7];
 c0008a2:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
            f = sha->state[5];
 c0008a4:	e9dd 9807 	ldrd	r9, r8, [sp, #28]
            h = sha->state[7];
 c0008a8:	469a      	mov	sl, r3
 c0008aa:	9309      	str	r3, [sp, #36]	@ 0x24
            d = sha->state[3];
 c0008ac:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 c0008b0:	9301      	str	r3, [sp, #4]
                e0 ^= (a >> 13 | a << 19);
                e0 ^= (a >> 22 | a << 10);
                e1 = (e >> 6 | e << 26);
                e1 ^= (e >> 11 | e << 21);
                e1 ^= (e >> 25 | e << 7);
                t1 = h + e1 + ((e & f) ^ (~e & g)) + k[t] + w[t];
 c0008b2:	a90a      	add	r1, sp, #40	@ 0x28
 c0008b4:	f851 702e 	ldr.w	r7, [r1, lr, lsl #2]
 c0008b8:	a94a      	add	r1, sp, #296	@ 0x128
 c0008ba:	f851 102e 	ldr.w	r1, [r1, lr, lsl #2]
                e1 ^= (e >> 11 | e << 21);
 c0008be:	ea4f 2bf2 	mov.w	fp, r2, ror #11
 c0008c2:	ea8b 1bb2 	eor.w	fp, fp, r2, ror #6
                t1 = h + e1 + ((e & f) ^ (~e & g)) + k[t] + w[t];
 c0008c6:	4439      	add	r1, r7
                e1 ^= (e >> 25 | e << 7);
 c0008c8:	ea8b 6b72 	eor.w	fp, fp, r2, ror #25
                t1 = h + e1 + ((e & f) ^ (~e & g)) + k[t] + w[t];
 c0008cc:	4459      	add	r1, fp
 c0008ce:	ea28 0702 	bic.w	r7, r8, r2
 c0008d2:	ea02 0b09 	and.w	fp, r2, r9
 c0008d6:	ea87 070b 	eor.w	r7, r7, fp
 c0008da:	4439      	add	r1, r7
 c0008dc:	4451      	add	r1, sl
                e0 ^= (a >> 13 | a << 19);
 c0008de:	ea4f 3370 	mov.w	r3, r0, ror #13
                t2 = e0 + ((a & b) ^ (a & c) ^ (b & c));
 c0008e2:	ea8c 0a06 	eor.w	sl, ip, r6
 c0008e6:	ea0a 0a00 	and.w	sl, sl, r0
                e0 ^= (a >> 13 | a << 19);
 c0008ea:	ea83 03b0 	eor.w	r3, r3, r0, ror #2
                t2 = e0 + ((a & b) ^ (a & c) ^ (b & c));
 c0008ee:	ea0c 0706 	and.w	r7, ip, r6
 c0008f2:	ea8a 0707 	eor.w	r7, sl, r7
                e0 ^= (a >> 22 | a << 10);
 c0008f6:	ea83 53b0 	eor.w	r3, r3, r0, ror #22
                t2 = e0 + ((a & b) ^ (a & c) ^ (b & c));
 c0008fa:	443b      	add	r3, r7
                h = g;
                g = f;
                f = e;
                e = d + t1;
 c0008fc:	9f01      	ldr	r7, [sp, #4]
            for (t = 0; t < 64; ++t) {
 c0008fe:	f10e 0e01 	add.w	lr, lr, #1
                e = d + t1;
 c000902:	440f      	add	r7, r1
            for (t = 0; t < 64; ++t) {
 c000904:	f1be 0f40 	cmp.w	lr, #64	@ 0x40
                e = d + t1;
 c000908:	46bb      	mov	fp, r7
                d = c;
                c = b;
                b = a;
                a = t1 + t2;
 c00090a:	46c2      	mov	sl, r8
 c00090c:	440b      	add	r3, r1
            for (t = 0; t < 64; ++t) {
 c00090e:	9601      	str	r6, [sp, #4]
 c000910:	d129      	bne.n	c000966 <sha256_update+0x1ee>
            }
            sha->state[0] = (sha->state[0] + a) & 0xffffffffU;
 c000912:	9f02      	ldr	r7, [sp, #8]
        for (;length > 0 && index < 64; ++message, ++index, --length) {
 c000914:	9900      	ldr	r1, [sp, #0]
            sha->state[0] = (sha->state[0] + a) & 0xffffffffU;
 c000916:	441f      	add	r7, r3
            sha->state[1] = (sha->state[1] + b) & 0xffffffffU;
 c000918:	9b03      	ldr	r3, [sp, #12]
            sha->state[0] = (sha->state[0] + a) & 0xffffffffU;
 c00091a:	6627      	str	r7, [r4, #96]	@ 0x60
            sha->state[1] = (sha->state[1] + b) & 0xffffffffU;
 c00091c:	4403      	add	r3, r0
 c00091e:	6663      	str	r3, [r4, #100]	@ 0x64
            sha->state[2] = (sha->state[2] + c) & 0xffffffffU;
 c000920:	9b04      	ldr	r3, [sp, #16]
 c000922:	4463      	add	r3, ip
 c000924:	66a3      	str	r3, [r4, #104]	@ 0x68
            sha->state[3] = (sha->state[3] + d) & 0xffffffffU;
 c000926:	9b05      	ldr	r3, [sp, #20]
 c000928:	4433      	add	r3, r6
 c00092a:	66e3      	str	r3, [r4, #108]	@ 0x6c
            sha->state[4] = (sha->state[4] + e) & 0xffffffffU;
 c00092c:	9b06      	ldr	r3, [sp, #24]
 c00092e:	445b      	add	r3, fp
 c000930:	6723      	str	r3, [r4, #112]	@ 0x70
            sha->state[5] = (sha->state[5] + f) & 0xffffffffU;
 c000932:	9b07      	ldr	r3, [sp, #28]
 c000934:	4413      	add	r3, r2
 c000936:	6763      	str	r3, [r4, #116]	@ 0x74
            sha->state[6] = (sha->state[6] + g) & 0xffffffffU;
 c000938:	9b08      	ldr	r3, [sp, #32]
 c00093a:	444b      	add	r3, r9
 c00093c:	67a3      	str	r3, [r4, #120]	@ 0x78
            sha->state[7] = (sha->state[7] + h) & 0xffffffffU;
 c00093e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 c000940:	4443      	add	r3, r8
 c000942:	67e3      	str	r3, [r4, #124]	@ 0x7c
 c000944:	e741      	b.n	c0007ca <sha256_update+0x52>
		else if (i == 0 || i == 1 || i == 2)
 c000946:	2e02      	cmp	r6, #2
			bits = length >> (53 - 8 * i);
 c000948:	bfc5      	ittet	gt
 c00094a:	fb0c f306 	mulgt.w	r3, ip, r6
 c00094e:	3335      	addgt	r3, #53	@ 0x35
			bits = 0;
 c000950:	2300      	movle	r3, #0
			bits = length >> (53 - 8 * i);
 c000952:	fa25 f303 	lsrgt.w	r3, r5, r3
 c000956:	e71c      	b.n	c000792 <sha256_update+0x1a>
        if (index == 64) {
 c000958:	2b40      	cmp	r3, #64	@ 0x40
 c00095a:	f43f af5e 	beq.w	c00081a <sha256_update+0xa2>
        }
    }
}
 c00095e:	f50d 7d0b 	add.w	sp, sp, #556	@ 0x22c
 c000962:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c000966:	46c8      	mov	r8, r9
 c000968:	4666      	mov	r6, ip
 c00096a:	4691      	mov	r9, r2
 c00096c:	4684      	mov	ip, r0
 c00096e:	465a      	mov	r2, fp
 c000970:	4618      	mov	r0, r3
 c000972:	e79e      	b.n	c0008b2 <sha256_update+0x13a>
 c000974:	0c00ab60 	.word	0x0c00ab60

0c000978 <sha256_finalize>:

//  Changed by RKW, formal args are now const uint8_t, uint_32
//    from const unsigned char, unsigned long respectively
void sha256_finalize(sha256 *sha,
                     const uint8_t *message,
                     uint32_t length) {
 c000978:	b570      	push	{r4, r5, r6, lr}
    int i;
	// Changed by RKW, unsigned char becomes uint8_t
    uint8_t terminator[64 + 8] = { 0x80 };
 c00097a:	2380      	movs	r3, #128	@ 0x80
                     uint32_t length) {
 c00097c:	4615      	mov	r5, r2
 c00097e:	b092      	sub	sp, #72	@ 0x48
 c000980:	4604      	mov	r4, r0
 c000982:	460e      	mov	r6, r1
    uint8_t terminator[64 + 8] = { 0x80 };
 c000984:	2244      	movs	r2, #68	@ 0x44
 c000986:	2100      	movs	r1, #0
 c000988:	a801      	add	r0, sp, #4
 c00098a:	9300      	str	r3, [sp, #0]
 c00098c:	f009 fb58 	bl	c00a040 <memset>
    /* Hash the final message bytes if necessary. */
    if (length > 0) sha256_update(sha, message, length);
 c000990:	b125      	cbz	r5, c00099c <sha256_finalize+0x24>
 c000992:	462a      	mov	r2, r5
 c000994:	4631      	mov	r1, r6
 c000996:	4620      	mov	r0, r4
 c000998:	f7ff feee 	bl	c000778 <sha256_update>
    /* Create a terminator that includes a stop bit, padding, and
     * the the total message length. See FIPS 180-2 for details. */
    length = 64 - sha->length[6] % 2 * 32 - sha->length[7] / 8;
 c00099c:	f894 3086 	ldrb.w	r3, [r4, #134]	@ 0x86
 c0009a0:	f894 2087 	ldrb.w	r2, [r4, #135]	@ 0x87
 c0009a4:	f003 0301 	and.w	r3, r3, #1
 c0009a8:	f1c3 0302 	rsb	r3, r3, #2
 c0009ac:	08d2      	lsrs	r2, r2, #3
 c0009ae:	ebc2 1243 	rsb	r2, r2, r3, lsl #5
    if (length < 9) length += 64;
 c0009b2:	2a08      	cmp	r2, #8
    for (i = 0; i < 8; ++i) terminator[length - 8 + i] = sha->length[i];
 c0009b4:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
    if (length < 9) length += 64;
 c0009b8:	bfd8      	it	le
 c0009ba:	3240      	addle	r2, #64	@ 0x40
    for (i = 0; i < 8; ++i) terminator[length - 8 + i] = sha->length[i];
 c0009bc:	f1a2 0108 	sub.w	r1, r2, #8
 c0009c0:	f84d 3001 	str.w	r3, [sp, r1]
 c0009c4:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 c0009c8:	eb0d 0001 	add.w	r0, sp, r1
 c0009cc:	6043      	str	r3, [r0, #4]
    /* Hash the terminator to finalize the message digest. */
    sha256_update(sha, terminator, length);
 c0009ce:	4669      	mov	r1, sp
 c0009d0:	4620      	mov	r0, r4
 c0009d2:	f7ff fed1 	bl	c000778 <sha256_update>
    /* Extract the message digest. */
    for (i = 0; i < 32; ++i) {
 c0009d6:	2300      	movs	r3, #0
        sha->hash[i] = (sha->state[i / 4] >> (24 - 8 * (i % 4))) & 0xff;
 c0009d8:	43da      	mvns	r2, r3
 c0009da:	1099      	asrs	r1, r3, #2
 c0009dc:	3118      	adds	r1, #24
 c0009de:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 c0009e2:	f002 0203 	and.w	r2, r2, #3
 c0009e6:	00d2      	lsls	r2, r2, #3
 c0009e8:	fa21 f202 	lsr.w	r2, r1, r2
 c0009ec:	54e2      	strb	r2, [r4, r3]
    for (i = 0; i < 32; ++i) {
 c0009ee:	3301      	adds	r3, #1
 c0009f0:	2b20      	cmp	r3, #32
 c0009f2:	d1f1      	bne.n	c0009d8 <sha256_finalize+0x60>
    }
}
 c0009f4:	b012      	add	sp, #72	@ 0x48
 c0009f6:	bd70      	pop	{r4, r5, r6, pc}

0c0009f8 <sha256_get>:

//  Changed by RKW, formal args are now uint8_t, const uint_8
//    from unsigned char, const unsigned char respectively
void sha256_get(uint8_t hash[32],
                const uint8_t *message,
                int length) {
 c0009f8:	b570      	push	{r4, r5, r6, lr}
 c0009fa:	460d      	mov	r5, r1
 c0009fc:	4616      	mov	r6, r2
 c0009fe:	4604      	mov	r4, r0
 c000a00:	b0a2      	sub	sp, #136	@ 0x88
    int i;
    sha256 sha;
    sha256_initialize(&sha);
 c000a02:	4668      	mov	r0, sp
 c000a04:	f7ff fe88 	bl	c000718 <sha256_initialize>
    sha256_finalize(&sha, message, length);
 c000a08:	4632      	mov	r2, r6
 c000a0a:	4629      	mov	r1, r5
 c000a0c:	4668      	mov	r0, sp
 c000a0e:	f7ff ffb3 	bl	c000978 <sha256_finalize>
    for (i = 0; i < 32; ++i) hash[i] = sha.hash[i];
 c000a12:	466a      	mov	r2, sp
 c000a14:	4623      	mov	r3, r4
 c000a16:	ad08      	add	r5, sp, #32
 c000a18:	4614      	mov	r4, r2
 c000a1a:	cc03      	ldmia	r4!, {r0, r1}
 c000a1c:	42ac      	cmp	r4, r5
 c000a1e:	6018      	str	r0, [r3, #0]
 c000a20:	6059      	str	r1, [r3, #4]
 c000a22:	4622      	mov	r2, r4
 c000a24:	f103 0308 	add.w	r3, r3, #8
 c000a28:	d1f6      	bne.n	c000a18 <sha256_get+0x20>
}
 c000a2a:	b022      	add	sp, #136	@ 0x88
 c000a2c:	bd70      	pop	{r4, r5, r6, pc}

0c000a2e <hmac_sha256_initialize>:
//    from const unsigned char
void hmac_sha256_initialize(hmac_sha256 *hmac,
                            const uint8_t *key, int length) {
    int i;
    /* Prepare the inner hash key block, hashing the key if it's too long. */
    if (length <= 64) {
 c000a2e:	2a40      	cmp	r2, #64	@ 0x40
                            const uint8_t *key, int length) {
 c000a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c000a34:	4605      	mov	r5, r0
 c000a36:	460f      	mov	r7, r1
 c000a38:	4614      	mov	r4, r2
 c000a3a:	f100 061f 	add.w	r6, r0, #31
    if (length <= 64) {
 c000a3e:	dc23      	bgt.n	c000a88 <hmac_sha256_initialize+0x5a>
 c000a40:	4633      	mov	r3, r6
        for (i = 0; i < length; ++i) hmac->key[i] = key[i] ^ 0x36;
 c000a42:	2200      	movs	r2, #0
 c000a44:	42a2      	cmp	r2, r4
 c000a46:	db15      	blt.n	c000a74 <hmac_sha256_initialize+0x46>
        for (; i < 64; ++i) hmac->key[i] = 0x36;
 c000a48:	2236      	movs	r2, #54	@ 0x36
 c000a4a:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 c000a4e:	341f      	adds	r4, #31
 c000a50:	442c      	add	r4, r5
 c000a52:	f105 035f 	add.w	r3, r5, #95	@ 0x5f
 c000a56:	429c      	cmp	r4, r3
 c000a58:	d113      	bne.n	c000a82 <hmac_sha256_initialize+0x54>
        sha256_finalize(&(hmac->sha), key, length);
        for (i = 0; i < 32; ++i) hmac->key[i] = hmac->sha.hash[i] ^ 0x36;
        for (; i < 64; ++i) hmac->key[i] = 0x36;
    }
    /* Initialize the inner hash with the key block. */
    sha256_initialize(&(hmac->sha));
 c000a5a:	f105 0460 	add.w	r4, r5, #96	@ 0x60
 c000a5e:	4620      	mov	r0, r4
 c000a60:	f7ff fe5a 	bl	c000718 <sha256_initialize>
    sha256_update(&(hmac->sha), hmac->key, 64);
 c000a64:	4620      	mov	r0, r4
 c000a66:	f105 0120 	add.w	r1, r5, #32
 c000a6a:	2240      	movs	r2, #64	@ 0x40
}
 c000a6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    sha256_update(&(hmac->sha), hmac->key, 64);
 c000a70:	f7ff be82 	b.w	c000778 <sha256_update>
        for (i = 0; i < length; ++i) hmac->key[i] = key[i] ^ 0x36;
 c000a74:	5cb9      	ldrb	r1, [r7, r2]
 c000a76:	3201      	adds	r2, #1
 c000a78:	f081 0136 	eor.w	r1, r1, #54	@ 0x36
 c000a7c:	f803 1f01 	strb.w	r1, [r3, #1]!
 c000a80:	e7e0      	b.n	c000a44 <hmac_sha256_initialize+0x16>
        for (; i < 64; ++i) hmac->key[i] = 0x36;
 c000a82:	f804 2f01 	strb.w	r2, [r4, #1]!
 c000a86:	e7e6      	b.n	c000a56 <hmac_sha256_initialize+0x28>
        sha256_initialize(&(hmac->sha));
 c000a88:	f100 0860 	add.w	r8, r0, #96	@ 0x60
 c000a8c:	4640      	mov	r0, r8
 c000a8e:	f7ff fe43 	bl	c000718 <sha256_initialize>
        sha256_finalize(&(hmac->sha), key, length);
 c000a92:	4639      	mov	r1, r7
 c000a94:	4622      	mov	r2, r4
 c000a96:	4640      	mov	r0, r8
 c000a98:	f7ff ff6e 	bl	c000978 <sha256_finalize>
        for (i = 0; i < 32; ++i) hmac->key[i] = hmac->sha.hash[i] ^ 0x36;
 c000a9c:	4633      	mov	r3, r6
 c000a9e:	f105 013f 	add.w	r1, r5, #63	@ 0x3f
 c000aa2:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 c000aa6:	f082 0236 	eor.w	r2, r2, #54	@ 0x36
 c000aaa:	f803 2f01 	strb.w	r2, [r3, #1]!
 c000aae:	428b      	cmp	r3, r1
 c000ab0:	d1f7      	bne.n	c000aa2 <hmac_sha256_initialize+0x74>
        for (; i < 64; ++i) hmac->key[i] = 0x36;
 c000ab2:	2220      	movs	r2, #32
 c000ab4:	2136      	movs	r1, #54	@ 0x36
 c000ab6:	f105 0040 	add.w	r0, r5, #64	@ 0x40
 c000aba:	f009 fac1 	bl	c00a040 <memset>
 c000abe:	e7cc      	b.n	c000a5a <hmac_sha256_initialize+0x2c>

0c000ac0 <hmac_sha256_update>:
//  Changed by RKW, formal arg is now const uint8_t
//    from const unsigned char
void hmac_sha256_update(hmac_sha256 *hmac,
                        const uint8_t *message, int length) {
    /* Update the inner hash. */
    sha256_update(&(hmac->sha), message, length);
 c000ac0:	3060      	adds	r0, #96	@ 0x60
 c000ac2:	f7ff be59 	b.w	c000778 <sha256_update>

0c000ac6 <hmac_sha256_finalize>:
}

//  Changed by RKW, formal arg is now const uint8_t
//    from const unsigned char
void hmac_sha256_finalize(hmac_sha256 *hmac,
                          const uint8_t *message, int length) {
 c000ac6:	b538      	push	{r3, r4, r5, lr}
 c000ac8:	4604      	mov	r4, r0
    int i;
    /* Finalize the inner hash and store its value in the digest array. */
    sha256_finalize(&(hmac->sha), message, length);
 c000aca:	f100 0560 	add.w	r5, r0, #96	@ 0x60
 c000ace:	4628      	mov	r0, r5
 c000ad0:	f7ff ff52 	bl	c000978 <sha256_finalize>
    for (i = 0; i < 32; ++i) hmac->digest[i] = hmac->sha.hash[i];
 c000ad4:	462b      	mov	r3, r5
 c000ad6:	4622      	mov	r2, r4
 c000ad8:	f104 0180 	add.w	r1, r4, #128	@ 0x80
 c000adc:	f853 0b04 	ldr.w	r0, [r3], #4
 c000ae0:	428b      	cmp	r3, r1
 c000ae2:	f842 0b04 	str.w	r0, [r2], #4
 c000ae6:	d1f9      	bne.n	c000adc <hmac_sha256_finalize+0x16>
 c000ae8:	f104 031f 	add.w	r3, r4, #31
 c000aec:	f104 015f 	add.w	r1, r4, #95	@ 0x5f
    /* Convert the inner hash key block to the outer hash key block. */
    for (i = 0; i < 64; ++i) hmac->key[i] ^= (0x36 ^ 0x5c);
 c000af0:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 c000af4:	f082 026a 	eor.w	r2, r2, #106	@ 0x6a
 c000af8:	4299      	cmp	r1, r3
 c000afa:	701a      	strb	r2, [r3, #0]
 c000afc:	d1f8      	bne.n	c000af0 <hmac_sha256_finalize+0x2a>
    /* Calculate the outer hash. */
    sha256_initialize(&(hmac->sha));
 c000afe:	4628      	mov	r0, r5
 c000b00:	f7ff fe0a 	bl	c000718 <sha256_initialize>
    sha256_update(&(hmac->sha), hmac->key, 64);
 c000b04:	2240      	movs	r2, #64	@ 0x40
 c000b06:	4628      	mov	r0, r5
 c000b08:	f104 0120 	add.w	r1, r4, #32
 c000b0c:	f7ff fe34 	bl	c000778 <sha256_update>
    sha256_finalize(&(hmac->sha), hmac->digest, 32);
 c000b10:	4628      	mov	r0, r5
 c000b12:	2220      	movs	r2, #32
 c000b14:	4621      	mov	r1, r4
 c000b16:	f7ff ff2f 	bl	c000978 <sha256_finalize>
    /* Use the outer hash value as the HMAC digest. */
    for (i = 0; i < 32; ++i) hmac->digest[i] = hmac->sha.hash[i];
 c000b1a:	4628      	mov	r0, r5
 c000b1c:	f105 0320 	add.w	r3, r5, #32
 c000b20:	f850 2b04 	ldr.w	r2, [r0], #4
 c000b24:	4298      	cmp	r0, r3
 c000b26:	f844 2b04 	str.w	r2, [r4], #4
 c000b2a:	d1f9      	bne.n	c000b20 <hmac_sha256_finalize+0x5a>
}
 c000b2c:	bd38      	pop	{r3, r4, r5, pc}

0c000b2e <hmac_sha256_get>:

//  Changed by RKW, formal args are now uint8_t, const uint8_t
//    from unsinged char, const unsigned char respectively
void hmac_sha256_get(uint8_t digest[32],
                     const uint8_t *message, int message_length,
                     const uint8_t *key, int key_length) {
 c000b2e:	b570      	push	{r4, r5, r6, lr}
 c000b30:	460d      	mov	r5, r1
 c000b32:	4616      	mov	r6, r2
 c000b34:	4604      	mov	r4, r0
 c000b36:	b0ba      	sub	sp, #232	@ 0xe8
    int i;
    hmac_sha256 hmac;
    hmac_sha256_initialize(&hmac, key, key_length);
 c000b38:	4619      	mov	r1, r3
 c000b3a:	4668      	mov	r0, sp
 c000b3c:	9a3e      	ldr	r2, [sp, #248]	@ 0xf8
 c000b3e:	f7ff ff76 	bl	c000a2e <hmac_sha256_initialize>
    hmac_sha256_finalize(&hmac, message, message_length);
 c000b42:	4632      	mov	r2, r6
 c000b44:	4629      	mov	r1, r5
 c000b46:	4668      	mov	r0, sp
 c000b48:	f7ff ffbd 	bl	c000ac6 <hmac_sha256_finalize>
    for (i = 0; i < 32; ++i) digest[i] = hmac.digest[i];
 c000b4c:	466a      	mov	r2, sp
 c000b4e:	4623      	mov	r3, r4
 c000b50:	ad08      	add	r5, sp, #32
 c000b52:	4614      	mov	r4, r2
 c000b54:	cc03      	ldmia	r4!, {r0, r1}
 c000b56:	42ac      	cmp	r4, r5
 c000b58:	6018      	str	r0, [r3, #0]
 c000b5a:	6059      	str	r1, [r3, #4]
 c000b5c:	4622      	mov	r2, r4
 c000b5e:	f103 0308 	add.w	r3, r3, #8
 c000b62:	d1f6      	bne.n	c000b52 <hmac_sha256_get+0x24>
}
 c000b64:	b03a      	add	sp, #232	@ 0xe8
 c000b66:	bd70      	pop	{r4, r5, r6, pc}

0c000b68 <__acle_se_SECURE_RegisterPrintCallback>:



CMSE_NS_ENTRY void SECURE_RegisterPrintCallback(void *callback)
{
    ns_print_cb = (void (*)(const char *))cmse_nsfptr_create(callback);
 c000b68:	4b1b      	ldr	r3, [pc, #108]	@ (c000bd8 <__acle_se_SECURE_RegisterPrintCallback+0x70>)
 c000b6a:	f020 0001 	bic.w	r0, r0, #1
 c000b6e:	6018      	str	r0, [r3, #0]
}
 c000b70:	4671      	mov	r1, lr
 c000b72:	4670      	mov	r0, lr
 c000b74:	4672      	mov	r2, lr
 c000b76:	4673      	mov	r3, lr
 c000b78:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c000b7c:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c000b80:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c000b84:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c000b88:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c000b8c:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c000b90:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c000b94:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c000b98:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c000b9c:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c000ba0:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c000ba4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c000ba8:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c000bac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c000bb0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c000bb4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c000bb8:	f38e 8c00 	msr	CPSR_fs, lr
 c000bbc:	b410      	push	{r4}
 c000bbe:	eef1 ca10 	vmrs	ip, fpscr
 c000bc2:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c000bc6:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c000bca:	ea0c 0c04 	and.w	ip, ip, r4
 c000bce:	eee1 ca10 	vmsr	fpscr, ip
 c000bd2:	bc10      	pop	{r4}
 c000bd4:	46f4      	mov	ip, lr
 c000bd6:	4774      	bxns	lr
 c000bd8:	30002294 	.word	0x30002294

0c000bdc <__acle_se_SECURE_Print>:

CMSE_NS_ENTRY void SECURE_Print(const char *msg)
{
 c000bdc:	b508      	push	{r3, lr}
    if (ns_print_cb)
 c000bde:	4b1d      	ldr	r3, [pc, #116]	@ (c000c54 <__acle_se_SECURE_Print+0x78>)
 c000be0:	681b      	ldr	r3, [r3, #0]
 c000be2:	b103      	cbz	r3, c000be6 <__acle_se_SECURE_Print+0xa>
    {
        ns_print_cb(msg);
 c000be4:	4798      	blx	r3
    }
}
 c000be6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 c000bea:	4670      	mov	r0, lr
 c000bec:	4671      	mov	r1, lr
 c000bee:	4672      	mov	r2, lr
 c000bf0:	4673      	mov	r3, lr
 c000bf2:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c000bf6:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c000bfa:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c000bfe:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c000c02:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c000c06:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c000c0a:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c000c0e:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c000c12:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c000c16:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c000c1a:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c000c1e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c000c22:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c000c26:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c000c2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c000c2e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c000c32:	f38e 8c00 	msr	CPSR_fs, lr
 c000c36:	b410      	push	{r4}
 c000c38:	eef1 ca10 	vmrs	ip, fpscr
 c000c3c:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c000c40:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c000c44:	ea0c 0c04 	and.w	ip, ip, r4
 c000c48:	eee1 ca10 	vmsr	fpscr, ip
 c000c4c:	bc10      	pop	{r4}
 c000c4e:	46f4      	mov	ip, lr
 c000c50:	4774      	bxns	lr
 c000c52:	bf00      	nop
 c000c54:	30002294 	.word	0x30002294

0c000c58 <__acle_se_SECURE_RegisterCallback>:
  * @param  CallbackId  callback identifier
  * @param  func        pointer to non-secure function
  * @retval None
  */
CMSE_NS_ENTRY void SECURE_RegisterCallback(SECURE_CallbackIDTypeDef CallbackId, void *func)
{
 c000c58:	b2c0      	uxtb	r0, r0
  if(func != NULL)
 c000c5a:	b111      	cbz	r1, c000c62 <__acle_se_SECURE_RegisterCallback+0xa>
  {
    switch(CallbackId)
 c000c5c:	b3a8      	cbz	r0, c000cca <__acle_se_SECURE_RegisterCallback+0x72>
 c000c5e:	2801      	cmp	r0, #1
 c000c60:	d036      	beq.n	c000cd0 <__acle_se_SECURE_RegisterCallback+0x78>
      default:
        /* unknown */
        break;
    }
  }
}
 c000c62:	4670      	mov	r0, lr
 c000c64:	4671      	mov	r1, lr
 c000c66:	4672      	mov	r2, lr
 c000c68:	4673      	mov	r3, lr
 c000c6a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c000c6e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c000c72:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c000c76:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c000c7a:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c000c7e:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c000c82:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c000c86:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c000c8a:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c000c8e:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c000c92:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c000c96:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c000c9a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c000c9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c000ca2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c000ca6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c000caa:	f38e 8c00 	msr	CPSR_fs, lr
 c000cae:	b410      	push	{r4}
 c000cb0:	eef1 ca10 	vmrs	ip, fpscr
 c000cb4:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c000cb8:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c000cbc:	ea0c 0c04 	and.w	ip, ip, r4
 c000cc0:	eee1 ca10 	vmsr	fpscr, ip
 c000cc4:	bc10      	pop	{r4}
 c000cc6:	46f4      	mov	ip, lr
 c000cc8:	4774      	bxns	lr
        pSecureFaultCallback = func;
 c000cca:	4b02      	ldr	r3, [pc, #8]	@ (c000cd4 <__acle_se_SECURE_RegisterCallback+0x7c>)
        pSecureErrorCallback = func;
 c000ccc:	6019      	str	r1, [r3, #0]
}
 c000cce:	e7c8      	b.n	c000c62 <__acle_se_SECURE_RegisterCallback+0xa>
        pSecureErrorCallback = func;
 c000cd0:	4b01      	ldr	r3, [pc, #4]	@ (c000cd8 <__acle_se_SECURE_RegisterCallback+0x80>)
 c000cd2:	e7fb      	b.n	c000ccc <__acle_se_SECURE_RegisterCallback+0x74>
 c000cd4:	3000229c 	.word	0x3000229c
 c000cd8:	30002298 	.word	0x30002298

0c000cdc <__acle_se_SECURE_LEDToggle>:
/**
  * @brief  Secure treatment of non-secure push button interrupt.
  * @retval None
  */
/*CMSE_NS_ENTRY*/secureportNON_SECURE_CALLABLE void SECURE_LEDToggle(void)
{
 c000cdc:	b508      	push	{r3, lr}
  BSP_LED_Toggle(LED1);
 c000cde:	2000      	movs	r0, #0
 c000ce0:	f001 fa46 	bl	c002170 <BSP_LED_Toggle>
}
 c000ce4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 c000ce8:	4670      	mov	r0, lr
 c000cea:	4671      	mov	r1, lr
 c000cec:	4672      	mov	r2, lr
 c000cee:	4673      	mov	r3, lr
 c000cf0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c000cf4:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c000cf8:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c000cfc:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c000d00:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c000d04:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c000d08:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c000d0c:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c000d10:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c000d14:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c000d18:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c000d1c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c000d20:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c000d24:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c000d28:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c000d2c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c000d30:	f38e 8c00 	msr	CPSR_fs, lr
 c000d34:	b410      	push	{r4}
 c000d36:	eef1 ca10 	vmrs	ip, fpscr
 c000d3a:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c000d3e:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c000d42:	ea0c 0c04 	and.w	ip, ip, r4
 c000d46:	eee1 ca10 	vmsr	fpscr, ip
 c000d4a:	bc10      	pop	{r4}
 c000d4c:	46f4      	mov	ip, lr
 c000d4e:	4774      	bxns	lr

0c000d50 <__acle_se_SECURE_CopyMessage>:



__attribute__((cmse_nonsecure_entry))
void SECURE_CopyMessage(char* buffer, size_t maxlen)
{
 c000d50:	b538      	push	{r3, r4, r5, lr}
    if (!buffer || maxlen == 0) return;
 c000d52:	4605      	mov	r5, r0
 c000d54:	b138      	cbz	r0, c000d66 <__acle_se_SECURE_CopyMessage+0x16>
 c000d56:	b131      	cbz	r1, c000d66 <__acle_se_SECURE_CopyMessage+0x16>
    const char* secure_msg = "AAA test in secure";
    strncpy(buffer, secure_msg, maxlen - 1);
 c000d58:	1e4c      	subs	r4, r1, #1
 c000d5a:	4622      	mov	r2, r4
 c000d5c:	491d      	ldr	r1, [pc, #116]	@ (c000dd4 <__acle_se_SECURE_CopyMessage+0x84>)
 c000d5e:	f009 f977 	bl	c00a050 <strncpy>
    buffer[maxlen - 1] = '\0';
 c000d62:	2300      	movs	r3, #0
 c000d64:	552b      	strb	r3, [r5, r4]
}
 c000d66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 c000d6a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c000d6e:	4670      	mov	r0, lr
 c000d70:	4671      	mov	r1, lr
 c000d72:	4672      	mov	r2, lr
 c000d74:	4673      	mov	r3, lr
 c000d76:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c000d7a:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c000d7e:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c000d82:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c000d86:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c000d8a:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c000d8e:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c000d92:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c000d96:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c000d9a:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c000d9e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c000da2:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c000da6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c000daa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c000dae:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c000db2:	f38e 8c00 	msr	CPSR_fs, lr
 c000db6:	b410      	push	{r4}
 c000db8:	eef1 ca10 	vmrs	ip, fpscr
 c000dbc:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c000dc0:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c000dc4:	ea0c 0c04 	and.w	ip, ip, r4
 c000dc8:	eee1 ca10 	vmsr	fpscr, ip
 c000dcc:	bc10      	pop	{r4}
 c000dce:	46f4      	mov	ip, lr
 c000dd0:	4774      	bxns	lr
 c000dd2:	bf00      	nop
 c000dd4:	0c00ae6b 	.word	0x0c00ae6b

0c000dd8 <__acle_se_SECURE_ComputeHMAC>:
static uint8_t secure_digest[SHA256_DIGEST_SIZE];


__attribute__((cmse_nonsecure_entry))
void SECURE_ComputeHMAC(uint8_t *output_digest, size_t maxlen)
{
 c000dd8:	b573      	push	{r0, r1, r4, r5, r6, lr}

    if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c000dda:	4604      	mov	r4, r0
 c000ddc:	b378      	cbz	r0, c000e3e <__acle_se_SECURE_ComputeHMAC+0x66>
 c000dde:	291f      	cmp	r1, #31
 c000de0:	d92d      	bls.n	c000e3e <__acle_se_SECURE_ComputeHMAC+0x66>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 c000de2:	b672      	cpsid	i

    __disable_irq();

    for (volatile uint32_t i = 0; i < 10000000; i++);
 c000de4:	2300      	movs	r3, #0
 c000de6:	4a35      	ldr	r2, [pc, #212]	@ (c000ebc <__acle_se_SECURE_ComputeHMAC+0xe4>)
 c000de8:	9300      	str	r3, [sp, #0]
 c000dea:	9b00      	ldr	r3, [sp, #0]
 c000dec:	4293      	cmp	r3, r2
 c000dee:	d35d      	bcc.n	c000eac <__acle_se_SECURE_ComputeHMAC+0xd4>
  __ASM volatile ("cpsie i" : : : "memory");
 c000df0:	b662      	cpsie	i
	__enable_irq();

    const uint8_t message[] = "Temp Temp from Secure World!";

    hmac_sha256_initialize(&secure_hmac_ctx, secure_key, strlen((const char*)secure_key));
 c000df2:	220b      	movs	r2, #11
 c000df4:	4932      	ldr	r1, [pc, #200]	@ (c000ec0 <__acle_se_SECURE_ComputeHMAC+0xe8>)
 c000df6:	4833      	ldr	r0, [pc, #204]	@ (c000ec4 <__acle_se_SECURE_ComputeHMAC+0xec>)
 c000df8:	f7ff fe19 	bl	c000a2e <hmac_sha256_initialize>
//    hmac_sha256_update(&secure_hmac_ctx, message, strlen((const char*)message));
    hmac_sha256_finalize(&secure_hmac_ctx, NULL, 0);
 c000dfc:	2200      	movs	r2, #0
 c000dfe:	4831      	ldr	r0, [pc, #196]	@ (c000ec4 <__acle_se_SECURE_ComputeHMAC+0xec>)
 c000e00:	4611      	mov	r1, r2
 c000e02:	f7ff fe60 	bl	c000ac6 <hmac_sha256_finalize>

    for (volatile uint32_t i = 0; i < 10000000; i++);
 c000e06:	2300      	movs	r3, #0
 c000e08:	4a2c      	ldr	r2, [pc, #176]	@ (c000ebc <__acle_se_SECURE_ComputeHMAC+0xe4>)
 c000e0a:	9301      	str	r3, [sp, #4]
 c000e0c:	9b01      	ldr	r3, [sp, #4]
 c000e0e:	4293      	cmp	r3, r2
 c000e10:	d350      	bcc.n	c000eb4 <__acle_se_SECURE_ComputeHMAC+0xdc>

    memcpy(secure_digest, secure_hmac_ctx.digest, SHA256_DIGEST_SIZE);
 c000e12:	4d2c      	ldr	r5, [pc, #176]	@ (c000ec4 <__acle_se_SECURE_ComputeHMAC+0xec>)
 c000e14:	4a2c      	ldr	r2, [pc, #176]	@ (c000ec8 <__acle_se_SECURE_ComputeHMAC+0xf0>)
 c000e16:	f105 0620 	add.w	r6, r5, #32
 c000e1a:	462b      	mov	r3, r5
 c000e1c:	cb03      	ldmia	r3!, {r0, r1}
 c000e1e:	42b3      	cmp	r3, r6
 c000e20:	6010      	str	r0, [r2, #0]
 c000e22:	6051      	str	r1, [r2, #4]
 c000e24:	461d      	mov	r5, r3
 c000e26:	f102 0208 	add.w	r2, r2, #8
 c000e2a:	d1f6      	bne.n	c000e1a <__acle_se_SECURE_ComputeHMAC+0x42>


	memcpy(output_digest, secure_digest, SHA256_DIGEST_SIZE);
 c000e2c:	4b26      	ldr	r3, [pc, #152]	@ (c000ec8 <__acle_se_SECURE_ComputeHMAC+0xf0>)
 c000e2e:	f103 0220 	add.w	r2, r3, #32
 c000e32:	f853 1b04 	ldr.w	r1, [r3], #4
 c000e36:	4293      	cmp	r3, r2
 c000e38:	f844 1b04 	str.w	r1, [r4], #4
 c000e3c:	d1f9      	bne.n	c000e32 <__acle_se_SECURE_ComputeHMAC+0x5a>


}
 c000e3e:	b002      	add	sp, #8
 c000e40:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c000e44:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 c000e48:	4670      	mov	r0, lr
 c000e4a:	4671      	mov	r1, lr
 c000e4c:	4672      	mov	r2, lr
 c000e4e:	4673      	mov	r3, lr
 c000e50:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c000e54:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c000e58:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c000e5c:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c000e60:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c000e64:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c000e68:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c000e6c:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c000e70:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c000e74:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c000e78:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c000e7c:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c000e80:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c000e84:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c000e88:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c000e8c:	f38e 8c00 	msr	CPSR_fs, lr
 c000e90:	b410      	push	{r4}
 c000e92:	eef1 ca10 	vmrs	ip, fpscr
 c000e96:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c000e9a:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c000e9e:	ea0c 0c04 	and.w	ip, ip, r4
 c000ea2:	eee1 ca10 	vmsr	fpscr, ip
 c000ea6:	bc10      	pop	{r4}
 c000ea8:	46f4      	mov	ip, lr
 c000eaa:	4774      	bxns	lr
    for (volatile uint32_t i = 0; i < 10000000; i++);
 c000eac:	9b00      	ldr	r3, [sp, #0]
 c000eae:	3301      	adds	r3, #1
 c000eb0:	9300      	str	r3, [sp, #0]
 c000eb2:	e79a      	b.n	c000dea <__acle_se_SECURE_ComputeHMAC+0x12>
    for (volatile uint32_t i = 0; i < 10000000; i++);
 c000eb4:	9b01      	ldr	r3, [sp, #4]
 c000eb6:	3301      	adds	r3, #1
 c000eb8:	9301      	str	r3, [sp, #4]
 c000eba:	e7a7      	b.n	c000e0c <__acle_se_SECURE_ComputeHMAC+0x34>
 c000ebc:	00989680 	.word	0x00989680
 c000ec0:	0c00b34b 	.word	0x0c00b34b
 c000ec4:	300021ac 	.word	0x300021ac
 c000ec8:	3000218c 	.word	0x3000218c

0c000ecc <__acle_se_SECURE_LinearHMAC>:



__attribute__((cmse_nonsecure_entry))
void SECURE_LinearHMAC(uint8_t *output_digest, size_t maxlen)
{
 c000ecc:	b538      	push	{r3, r4, r5, lr}
 c000ece:	4604      	mov	r4, r0
  __ASM volatile ("cpsid i" : : : "memory");
 c000ed0:	b672      	cpsid	i


    __disable_irq();
    if (!output_digest || maxlen < SHA256_DIGEST_SIZE) {
 c000ed2:	b300      	cbz	r0, c000f16 <__acle_se_SECURE_LinearHMAC+0x4a>
 c000ed4:	291f      	cmp	r1, #31
 c000ed6:	d91e      	bls.n	c000f16 <__acle_se_SECURE_LinearHMAC+0x4a>
//    for (int i = 0; i < TOTAL_SIZE; i++) {
//        real_memory[i] = i & 0xFF;  // test pattern
//    }

//    hmac_sha256_initialize(&hmac, key, strlen((const char *)key));
    hmac_sha256_initialize(&hmac, key, sizeof(key));
 c000ed8:	220f      	movs	r2, #15
 c000eda:	492a      	ldr	r1, [pc, #168]	@ (c000f84 <__acle_se_SECURE_LinearHMAC+0xb8>)
 c000edc:	482a      	ldr	r0, [pc, #168]	@ (c000f88 <__acle_se_SECURE_LinearHMAC+0xbc>)
 c000ede:	f7ff fda6 	bl	c000a2e <hmac_sha256_initialize>


    // Process blocks sequentially (not shuffled)
    hmac_sha256_update(&hmac, real_memory, TOTAL_SIZE);
 c000ee2:	4b2a      	ldr	r3, [pc, #168]	@ (c000f8c <__acle_se_SECURE_LinearHMAC+0xc0>)
 c000ee4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 c000ee8:	6819      	ldr	r1, [r3, #0]
 c000eea:	4827      	ldr	r0, [pc, #156]	@ (c000f88 <__acle_se_SECURE_LinearHMAC+0xbc>)
 c000eec:	f7ff fde8 	bl	c000ac0 <hmac_sha256_update>
//    for (int i = 0; i < BLOCKS; i++) {
//        const uint8_t *block = &real_memory[i * BLOCK_SIZE];
//        hmac_sha256_update(&hmac, block, BLOCK_SIZE);
//    }

    hmac_sha256_finalize(&hmac, NULL, 0);
 c000ef0:	2200      	movs	r2, #0
    memcpy(output_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c000ef2:	4d25      	ldr	r5, [pc, #148]	@ (c000f88 <__acle_se_SECURE_LinearHMAC+0xbc>)
    hmac_sha256_finalize(&hmac, NULL, 0);
 c000ef4:	4611      	mov	r1, r2
 c000ef6:	4824      	ldr	r0, [pc, #144]	@ (c000f88 <__acle_se_SECURE_LinearHMAC+0xbc>)
 c000ef8:	f7ff fde5 	bl	c000ac6 <hmac_sha256_finalize>
    memcpy(output_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c000efc:	4623      	mov	r3, r4
 c000efe:	f105 0420 	add.w	r4, r5, #32
 c000f02:	462a      	mov	r2, r5
 c000f04:	ca03      	ldmia	r2!, {r0, r1}
 c000f06:	42a2      	cmp	r2, r4
 c000f08:	6018      	str	r0, [r3, #0]
 c000f0a:	6059      	str	r1, [r3, #4]
 c000f0c:	4615      	mov	r5, r2
 c000f0e:	f103 0308 	add.w	r3, r3, #8
 c000f12:	d1f6      	bne.n	c000f02 <__acle_se_SECURE_LinearHMAC+0x36>
  __ASM volatile ("cpsie i" : : : "memory");
 c000f14:	b662      	cpsie	i

    __enable_irq();
}
 c000f16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 c000f1a:	4670      	mov	r0, lr
 c000f1c:	4671      	mov	r1, lr
 c000f1e:	4672      	mov	r2, lr
 c000f20:	4673      	mov	r3, lr
 c000f22:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c000f26:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c000f2a:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c000f2e:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c000f32:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c000f36:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c000f3a:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c000f3e:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c000f42:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c000f46:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c000f4a:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c000f4e:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c000f52:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c000f56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c000f5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c000f5e:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c000f62:	f38e 8c00 	msr	CPSR_fs, lr
 c000f66:	b410      	push	{r4}
 c000f68:	eef1 ca10 	vmrs	ip, fpscr
 c000f6c:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c000f70:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c000f74:	ea0c 0c04 	and.w	ip, ip, r4
 c000f78:	eee1 ca10 	vmsr	fpscr, ip
 c000f7c:	bc10      	pop	{r4}
 c000f7e:	46f4      	mov	ip, lr
 c000f80:	4774      	bxns	lr
 c000f82:	bf00      	nop
 c000f84:	0c00b33c 	.word	0x0c00b33c
 c000f88:	300020a4 	.word	0x300020a4
 c000f8c:	30000000 	.word	0x30000000

0c000f90 <__acle_se_SECURE_ShuffledHMAC>:


__attribute__((cmse_nonsecure_entry))
void SECURE_ShuffledHMAC(uint8_t *output_digest, size_t maxlen)
{
 c000f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	  if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c000f94:	4605      	mov	r5, r0
 c000f96:	2800      	cmp	r0, #0
 c000f98:	d04b      	beq.n	c001032 <__acle_se_SECURE_ShuffledHMAC+0xa2>
 c000f9a:	291f      	cmp	r1, #31
 c000f9c:	d949      	bls.n	c001032 <__acle_se_SECURE_ShuffledHMAC+0xa2>
 c000f9e:	4e40      	ldr	r6, [pc, #256]	@ (c0010a0 <__acle_se_SECURE_ShuffledHMAC+0x110>)

	    static int indices[BLOCKS];
	    for (int i = 0; i < BLOCKS; i++) indices[i] = i;
 c000fa0:	2400      	movs	r4, #0
	  if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c000fa2:	4633      	mov	r3, r6
 c000fa4:	46b0      	mov	r8, r6
	    for (int i = 0; i < BLOCKS; i++) indices[i] = i;
 c000fa6:	f843 4b04 	str.w	r4, [r3], #4
 c000faa:	3401      	adds	r4, #1
 c000fac:	f5b4 7f00 	cmp.w	r4, #512	@ 0x200
 c000fb0:	d1f9      	bne.n	c000fa6 <__acle_se_SECURE_ShuffledHMAC+0x16>
	    // Simple shuffle without srand for now


	      srand(42);
 c000fb2:	202a      	movs	r0, #42	@ 0x2a
 c000fb4:	f008 fdce 	bl	c009b54 <srand>

	      for (int i = BLOCKS - 1; i > 0; i--) {
 c000fb8:	4f3a      	ldr	r7, [pc, #232]	@ (c0010a4 <__acle_se_SECURE_ShuffledHMAC+0x114>)
	          int j = rand() % (i + 1);
 c000fba:	f008 fdf9 	bl	c009bb0 <rand>
 c000fbe:	fb90 f3f4 	sdiv	r3, r0, r4
 c000fc2:	fb03 0014 	mls	r0, r3, r4, r0
	          int tmp = indices[i];
 c000fc6:	f857 3d04 	ldr.w	r3, [r7, #-4]!
	          indices[i] = indices[j];
 c000fca:	f858 2020 	ldr.w	r2, [r8, r0, lsl #2]
	      for (int i = BLOCKS - 1; i > 0; i--) {
 c000fce:	3c01      	subs	r4, #1
 c000fd0:	2c01      	cmp	r4, #1
	          indices[i] = indices[j];
 c000fd2:	603a      	str	r2, [r7, #0]
	          indices[j] = tmp;
 c000fd4:	f848 3020 	str.w	r3, [r8, r0, lsl #2]
	      for (int i = BLOCKS - 1; i > 0; i--) {
 c000fd8:	d1ef      	bne.n	c000fba <__acle_se_SECURE_ShuffledHMAC+0x2a>
	      }

	    hmac_sha256_initialize(&hmac, key, strlen((const char *)key));
 c000fda:	220e      	movs	r2, #14
 c000fdc:	4932      	ldr	r1, [pc, #200]	@ (c0010a8 <__acle_se_SECURE_ShuffledHMAC+0x118>)
 c000fde:	4833      	ldr	r0, [pc, #204]	@ (c0010ac <__acle_se_SECURE_ShuffledHMAC+0x11c>)
 c000fe0:	f7ff fd25 	bl	c000a2e <hmac_sha256_initialize>
	    for (int i = 0; i < BLOCKS; i++) {
 c000fe4:	2400      	movs	r4, #0
	        const uint8_t *block = &real_memory[indices[i] * BLOCK_SIZE];
 c000fe6:	f8df 80c8 	ldr.w	r8, [pc, #200]	@ c0010b0 <__acle_se_SECURE_ShuffledHMAC+0x120>
	        __disable_irq();
	        hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c000fea:	4f30      	ldr	r7, [pc, #192]	@ (c0010ac <__acle_se_SECURE_ShuffledHMAC+0x11c>)
	        const uint8_t *block = &real_memory[indices[i] * BLOCK_SIZE];
 c000fec:	f856 3b04 	ldr.w	r3, [r6], #4
 c000ff0:	f8d8 1000 	ldr.w	r1, [r8]
 c000ff4:	eb01 2183 	add.w	r1, r1, r3, lsl #10
  __ASM volatile ("cpsid i" : : : "memory");
 c000ff8:	b672      	cpsid	i
	        hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c000ffa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 c000ffe:	4638      	mov	r0, r7
 c001000:	f7ff fd5e 	bl	c000ac0 <hmac_sha256_update>
  __ASM volatile ("cpsie i" : : : "memory");
 c001004:	b662      	cpsie	i
	    for (int i = 0; i < BLOCKS; i++) {
 c001006:	3401      	adds	r4, #1
 c001008:	f5b4 7f00 	cmp.w	r4, #512	@ 0x200
 c00100c:	d1ee      	bne.n	c000fec <__acle_se_SECURE_ShuffledHMAC+0x5c>
	        __enable_irq();
	    }
	    hmac_sha256_finalize(&hmac, NULL, 0);
 c00100e:	2200      	movs	r2, #0
	    memcpy(output_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c001010:	4c26      	ldr	r4, [pc, #152]	@ (c0010ac <__acle_se_SECURE_ShuffledHMAC+0x11c>)
	    hmac_sha256_finalize(&hmac, NULL, 0);
 c001012:	4611      	mov	r1, r2
 c001014:	4825      	ldr	r0, [pc, #148]	@ (c0010ac <__acle_se_SECURE_ShuffledHMAC+0x11c>)
 c001016:	f7ff fd56 	bl	c000ac6 <hmac_sha256_finalize>
	    memcpy(output_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c00101a:	462b      	mov	r3, r5
 c00101c:	f104 0520 	add.w	r5, r4, #32
 c001020:	4622      	mov	r2, r4
 c001022:	ca03      	ldmia	r2!, {r0, r1}
 c001024:	42aa      	cmp	r2, r5
 c001026:	6018      	str	r0, [r3, #0]
 c001028:	6059      	str	r1, [r3, #4]
 c00102a:	4614      	mov	r4, r2
 c00102c:	f103 0308 	add.w	r3, r3, #8
 c001030:	d1f6      	bne.n	c001020 <__acle_se_SECURE_ShuffledHMAC+0x90>



}
 c001032:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 c001036:	4670      	mov	r0, lr
 c001038:	4671      	mov	r1, lr
 c00103a:	4672      	mov	r2, lr
 c00103c:	4673      	mov	r3, lr
 c00103e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001042:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001046:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c00104a:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c00104e:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001052:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001056:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c00105a:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c00105e:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001062:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001066:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c00106a:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c00106e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001072:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001076:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c00107a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c00107e:	f38e 8c00 	msr	CPSR_fs, lr
 c001082:	b410      	push	{r4}
 c001084:	eef1 ca10 	vmrs	ip, fpscr
 c001088:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c00108c:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001090:	ea0c 0c04 	and.w	ip, ip, r4
 c001094:	eee1 ca10 	vmsr	fpscr, ip
 c001098:	bc10      	pop	{r4}
 c00109a:	46f4      	mov	ip, lr
 c00109c:	4774      	bxns	lr
 c00109e:	bf00      	nop
 c0010a0:	300018a4 	.word	0x300018a4
 c0010a4:	300020a4 	.word	0x300020a4
 c0010a8:	0c00b33c 	.word	0x0c00b33c
 c0010ac:	300020a4 	.word	0x300020a4
 c0010b0:	30000000 	.word	0x30000000

0c0010b4 <__acle_se_SECURE_ShuffledHMAC_secure>:

// ---- Non-secure callable: secure shuffle + HMAC over blocks
__attribute__((cmse_nonsecure_entry))
void SECURE_ShuffledHMAC_secure(uint8_t *out_digest, size_t out_len,
                                const uint8_t *challenge, size_t challenge_len)
{
 c0010b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c0010b8:	4615      	mov	r5, r2
 c0010ba:	461f      	mov	r7, r3

    if (!out_digest || out_len < SHA256_DIGEST_SIZE) return;
 c0010bc:	4604      	mov	r4, r0
{
 c0010be:	b0c5      	sub	sp, #276	@ 0x114
    if (!out_digest || out_len < SHA256_DIGEST_SIZE) return;
 c0010c0:	2800      	cmp	r0, #0
 c0010c2:	f000 809c 	beq.w	c0011fe <__acle_se_SECURE_ShuffledHMAC_secure+0x14a>
 c0010c6:	291f      	cmp	r1, #31
 c0010c8:	f240 8099 	bls.w	c0011fe <__acle_se_SECURE_ShuffledHMAC_secure+0x14a>
 c0010cc:	f8df 81bc 	ldr.w	r8, [pc, #444]	@ c00128c <__acle_se_SECURE_ShuffledHMAC_secure+0x1d8>

    // 1) indices = 0..BLOCKS-1
    static int indices[BLOCKS];
    for (int i = 0; i < BLOCKS; i++) indices[i] = i;
 c0010d0:	2300      	movs	r3, #0
    if (!out_digest || out_len < SHA256_DIGEST_SIZE) return;
 c0010d2:	4642      	mov	r2, r8
 c0010d4:	46c2      	mov	sl, r8
    for (int i = 0; i < BLOCKS; i++) indices[i] = i;
 c0010d6:	f842 3b04 	str.w	r3, [r2], #4
 c0010da:	3301      	adds	r3, #1
 c0010dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 c0010e0:	d1f9      	bne.n	c0010d6 <__acle_se_SECURE_ShuffledHMAC_secure+0x22>
    hmac_sha256_initialize(&hmac, (const uint8_t*)key, strlen(key));
 c0010e2:	220e      	movs	r2, #14
 c0010e4:	4965      	ldr	r1, [pc, #404]	@ (c00127c <__acle_se_SECURE_ShuffledHMAC_secure+0x1c8>)
 c0010e6:	4866      	ldr	r0, [pc, #408]	@ (c001280 <__acle_se_SECURE_ShuffledHMAC_secure+0x1cc>)
 c0010e8:	f7ff fca1 	bl	c000a2e <hmac_sha256_initialize>
    if (challenge && clen) {
 c0010ec:	4e64      	ldr	r6, [pc, #400]	@ (c001280 <__acle_se_SECURE_ShuffledHMAC_secure+0x1cc>)
 c0010ee:	2d00      	cmp	r5, #0
 c0010f0:	f000 80bc 	beq.w	c00126c <__acle_se_SECURE_ShuffledHMAC_secure+0x1b8>
 c0010f4:	2f00      	cmp	r7, #0
 c0010f6:	f000 80b9 	beq.w	c00126c <__acle_se_SECURE_ShuffledHMAC_secure+0x1b8>
        hmac_sha256_update(&hmac, challenge, clen);
 c0010fa:	463a      	mov	r2, r7
 c0010fc:	4629      	mov	r1, r5
 c0010fe:	4630      	mov	r0, r6
        hmac_sha256_update(&hmac, (uint8_t*)&tick, sizeof(tick));
 c001100:	f7ff fcde 	bl	c000ac0 <hmac_sha256_update>
    hmac_sha256_finalize(&hmac, NULL, 0);
 c001104:	2200      	movs	r2, #0
    memcpy(key16, hmac.digest, 16);
 c001106:	ad03      	add	r5, sp, #12
    hmac_sha256_finalize(&hmac, NULL, 0);
 c001108:	4611      	mov	r1, r2
 c00110a:	485d      	ldr	r0, [pc, #372]	@ (c001280 <__acle_se_SECURE_ShuffledHMAC_secure+0x1cc>)
 c00110c:	f7ff fcdb 	bl	c000ac6 <hmac_sha256_finalize>
    memcpy(key16, hmac.digest, 16);
 c001110:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 c001114:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
    memcpy(iv16,  hmac.digest + 16, 16);
 c001118:	4b5a      	ldr	r3, [pc, #360]	@ (c001284 <__acle_se_SECURE_ShuffledHMAC_secure+0x1d0>)
 c00111a:	ae07      	add	r6, sp, #28
 c00111c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 c00111e:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
    AES_init_ctx_iv(&p->ctx, key16, iv16);
 c001122:	4629      	mov	r1, r5
    memset(p->buf, 0, sizeof(p->buf));
 c001124:	2510      	movs	r5, #16
    AES_init_ctx_iv(&p->ctx, key16, iv16);
 c001126:	4632      	mov	r2, r6
 c001128:	a80f      	add	r0, sp, #60	@ 0x3c
    memset(p->buf, 0, sizeof(p->buf));
 c00112a:	ae3f      	add	r6, sp, #252	@ 0xfc
    AES_init_ctx_iv(&p->ctx, key16, iv16);
 c00112c:	f7ff fa33 	bl	c000596 <AES_init_ctx_iv>
    memset(p->buf, 0, sizeof(p->buf));
 c001130:	462a      	mov	r2, r5
 c001132:	2100      	movs	r1, #0
 c001134:	4630      	mov	r0, r6
 c001136:	f008 ff83 	bl	c00a040 <memset>
    const uint32_t lim = 0xFFFFFFFFu - (0xFFFFFFFFu % (uint32_t)n);
 c00113a:	f04f 3bff 	mov.w	fp, #4294967295
    p->idx = 16; // force refill on first use
 c00113e:	9543      	str	r5, [sp, #268]	@ 0x10c
 c001140:	f44f 7500 	mov.w	r5, #512	@ 0x200
 c001144:	f8df 9148 	ldr.w	r9, [pc, #328]	@ c001290 <__acle_se_SECURE_ShuffledHMAC_secure+0x1dc>
    uint8_t zero[16] = {0};
 c001148:	af0b      	add	r7, sp, #44	@ 0x2c
    const uint32_t lim = 0xFFFFFFFFu - (0xFFFFFFFFu % (uint32_t)n);
 c00114a:	fbbb f3f5 	udiv	r3, fp, r5
 c00114e:	436b      	muls	r3, r5
 c001150:	9301      	str	r3, [sp, #4]
    if (p->idx > 12) {           // not enough bytes left  refill
 c001152:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 c001154:	2b0c      	cmp	r3, #12
 c001156:	dd0f      	ble.n	c001178 <__acle_se_SECURE_ShuffledHMAC_secure+0xc4>
    uint8_t zero[16] = {0};
 c001158:	2210      	movs	r2, #16
 c00115a:	2100      	movs	r1, #0
 c00115c:	4638      	mov	r0, r7
 c00115e:	f008 ff6f 	bl	c00a040 <memset>
    memcpy(p->buf, zero, 16);
 c001162:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 c001166:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
    AES_CTR_xcrypt_buffer(&p->ctx, p->buf, 16); // p->ctx.Iv auto-increments
 c00116a:	2210      	movs	r2, #16
 c00116c:	4631      	mov	r1, r6
 c00116e:	a80f      	add	r0, sp, #60	@ 0x3c
 c001170:	f7ff fa9a 	bl	c0006a8 <AES_CTR_xcrypt_buffer>
    p->idx = 0;
 c001174:	2300      	movs	r3, #0
 c001176:	9343      	str	r3, [sp, #268]	@ 0x10c
    memcpy(&v, &p->buf[p->idx], 4);
 c001178:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 c00117a:	f502 7388 	add.w	r3, r2, #272	@ 0x110
 c00117e:	446b      	add	r3, sp
    p->idx += 4;
 c001180:	3204      	adds	r2, #4
    memcpy(&v, &p->buf[p->idx], 4);
 c001182:	f853 3c14 	ldr.w	r3, [r3, #-20]
    p->idx += 4;
 c001186:	9243      	str	r2, [sp, #268]	@ 0x10c
        if (r < lim) return (int)(r % (uint32_t)n);
 c001188:	9a01      	ldr	r2, [sp, #4]
 c00118a:	429a      	cmp	r2, r3
 c00118c:	d9e1      	bls.n	c001152 <__acle_se_SECURE_ShuffledHMAC_secure+0x9e>
 c00118e:	fbb3 f1f5 	udiv	r1, r3, r5
 c001192:	fb05 3311 	mls	r3, r5, r1, r3
        int tmp = arr[i]; arr[i] = arr[j]; arr[j] = tmp;
 c001196:	f859 2d04 	ldr.w	r2, [r9, #-4]!
 c00119a:	f85a 1023 	ldr.w	r1, [sl, r3, lsl #2]
    for (int i = n - 1; i > 0; i--) {
 c00119e:	3d01      	subs	r5, #1
 c0011a0:	2d01      	cmp	r5, #1
        int tmp = arr[i]; arr[i] = arr[j]; arr[j] = tmp;
 c0011a2:	f8c9 1000 	str.w	r1, [r9]
 c0011a6:	f84a 2023 	str.w	r2, [sl, r3, lsl #2]
    for (int i = n - 1; i > 0; i--) {
 c0011aa:	d1ce      	bne.n	c00114a <__acle_se_SECURE_ShuffledHMAC_secure+0x96>

    // 3) secure shuffle
    shuffle_secure_aes_ctr(indices, BLOCKS, key16, iv16);

    // 4) HMAC over shuffled blocks
    hmac_sha256_initialize(&hmac, (const uint8_t*)key, strlen(key));
 c0011ac:	220e      	movs	r2, #14
 c0011ae:	4933      	ldr	r1, [pc, #204]	@ (c00127c <__acle_se_SECURE_ShuffledHMAC_secure+0x1c8>)
 c0011b0:	4833      	ldr	r0, [pc, #204]	@ (c001280 <__acle_se_SECURE_ShuffledHMAC_secure+0x1cc>)
 c0011b2:	f7ff fc3c 	bl	c000a2e <hmac_sha256_initialize>
    uint8_t copy[BLOCK_SIZE];
    for (int i = 0; i < BLOCKS; i++) {
 c0011b6:	2500      	movs	r5, #0
        const uint8_t *blk = &real_memory[(size_t)indices[i] * BLOCK_SIZE];
 c0011b8:	4f33      	ldr	r7, [pc, #204]	@ (c001288 <__acle_se_SECURE_ShuffledHMAC_secure+0x1d4>)
        __disable_irq();
//        memcpy(copy, blk, BLOCK_SIZE);
        hmac_sha256_update(&hmac, blk, BLOCK_SIZE);
 c0011ba:	4e31      	ldr	r6, [pc, #196]	@ (c001280 <__acle_se_SECURE_ShuffledHMAC_secure+0x1cc>)
        const uint8_t *blk = &real_memory[(size_t)indices[i] * BLOCK_SIZE];
 c0011bc:	f858 3b04 	ldr.w	r3, [r8], #4
 c0011c0:	6839      	ldr	r1, [r7, #0]
 c0011c2:	eb01 2183 	add.w	r1, r1, r3, lsl #10
  __ASM volatile ("cpsid i" : : : "memory");
 c0011c6:	b672      	cpsid	i
        hmac_sha256_update(&hmac, blk, BLOCK_SIZE);
 c0011c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 c0011cc:	4630      	mov	r0, r6
 c0011ce:	f7ff fc77 	bl	c000ac0 <hmac_sha256_update>
  __ASM volatile ("cpsie i" : : : "memory");
 c0011d2:	b662      	cpsie	i
    for (int i = 0; i < BLOCKS; i++) {
 c0011d4:	3501      	adds	r5, #1
 c0011d6:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 c0011da:	d1ef      	bne.n	c0011bc <__acle_se_SECURE_ShuffledHMAC_secure+0x108>
        __enable_irq();
//        hmac_sha256_update(&hmac, copy, BLOCK_SIZE);
    }
    hmac_sha256_finalize(&hmac, NULL, 0);
 c0011dc:	2200      	movs	r2, #0
 c0011de:	4828      	ldr	r0, [pc, #160]	@ (c001280 <__acle_se_SECURE_ShuffledHMAC_secure+0x1cc>)
 c0011e0:	4611      	mov	r1, r2
 c0011e2:	f7ff fc70 	bl	c000ac6 <hmac_sha256_finalize>
    memcpy(out_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c0011e6:	4a26      	ldr	r2, [pc, #152]	@ (c001280 <__acle_se_SECURE_ShuffledHMAC_secure+0x1cc>)
 c0011e8:	f102 0520 	add.w	r5, r2, #32
 c0011ec:	4613      	mov	r3, r2
 c0011ee:	cb03      	ldmia	r3!, {r0, r1}
 c0011f0:	42ab      	cmp	r3, r5
 c0011f2:	6020      	str	r0, [r4, #0]
 c0011f4:	6061      	str	r1, [r4, #4]
 c0011f6:	461a      	mov	r2, r3
 c0011f8:	f104 0408 	add.w	r4, r4, #8
 c0011fc:	d1f6      	bne.n	c0011ec <__acle_se_SECURE_ShuffledHMAC_secure+0x138>
}
 c0011fe:	b045      	add	sp, #276	@ 0x114
 c001200:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001204:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c001208:	4670      	mov	r0, lr
 c00120a:	4671      	mov	r1, lr
 c00120c:	4672      	mov	r2, lr
 c00120e:	4673      	mov	r3, lr
 c001210:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001214:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001218:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c00121c:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001220:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001224:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001228:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c00122c:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001230:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001234:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001238:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c00123c:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001240:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001244:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001248:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c00124c:	f38e 8c00 	msr	CPSR_fs, lr
 c001250:	b410      	push	{r4}
 c001252:	eef1 ca10 	vmrs	ip, fpscr
 c001256:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c00125a:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c00125e:	ea0c 0c04 	and.w	ip, ip, r4
 c001262:	eee1 ca10 	vmsr	fpscr, ip
 c001266:	bc10      	pop	{r4}
 c001268:	46f4      	mov	ip, lr
 c00126a:	4774      	bxns	lr
        uint32_t tick = (uint32_t)SysTick->VAL;
 c00126c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 c001270:	699b      	ldr	r3, [r3, #24]
        hmac_sha256_update(&hmac, (uint8_t*)&tick, sizeof(tick));
 c001272:	2204      	movs	r2, #4
 c001274:	4802      	ldr	r0, [pc, #8]	@ (c001280 <__acle_se_SECURE_ShuffledHMAC_secure+0x1cc>)
        uint32_t tick = (uint32_t)SysTick->VAL;
 c001276:	930f      	str	r3, [sp, #60]	@ 0x3c
        hmac_sha256_update(&hmac, (uint8_t*)&tick, sizeof(tick));
 c001278:	a90f      	add	r1, sp, #60	@ 0x3c
 c00127a:	e741      	b.n	c001100 <__acle_se_SECURE_ShuffledHMAC_secure+0x4c>
 c00127c:	0c00b33c 	.word	0x0c00b33c
 c001280:	300020a4 	.word	0x300020a4
 c001284:	300020b4 	.word	0x300020b4
 c001288:	30000000 	.word	0x30000000
 c00128c:	300010a4 	.word	0x300010a4
 c001290:	300018a4 	.word	0x300018a4

0c001294 <__acle_se_SECURE_SMARM>:


__attribute__((cmse_nonsecure_entry))
void SECURE_SMARM(uint8_t *output_digest, size_t maxlen)
{
 c001294:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c001298:	4604      	mov	r4, r0
{
 c00129a:	f5ad 1d00 	sub.w	sp, sp, #2097152	@ 0x200000
	if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c00129e:	2800      	cmp	r0, #0
 c0012a0:	d049      	beq.n	c001336 <__acle_se_SECURE_SMARM+0xa2>
 c0012a2:	291f      	cmp	r1, #31
 c0012a4:	d947      	bls.n	c001336 <__acle_se_SECURE_SMARM+0xa2>

    srand(42);  // Use fixed seed or hardware-derived one like SysTick->VAL
 c0012a6:	202a      	movs	r0, #42	@ 0x2a
 c0012a8:	f008 fc54 	bl	c009b54 <srand>
 c0012ac:	f44f 2500 	mov.w	r5, #524288	@ 0x80000
 c0012b0:	f50d 1600 	add.w	r6, sp, #2097152	@ 0x200000

	// ben shuffle_aes_ctr  main.c -> shuffle.c

	for (int i = TOTAL_SIZE - 1; i > 0; i--) {

	int j = rand() % (i + 1);
 c0012b4:	f008 fc7c 	bl	c009bb0 <rand>
 c0012b8:	fb90 f3f5 	sdiv	r3, r0, r5
 c0012bc:	fb03 0015 	mls	r0, r3, r5, r0

	int tmp = indices[i];
 c0012c0:	f856 3d04 	ldr.w	r3, [r6, #-4]!

	indices[i] = indices[j];
 c0012c4:	f85d 2020 	ldr.w	r2, [sp, r0, lsl #2]
	for (int i = TOTAL_SIZE - 1; i > 0; i--) {
 c0012c8:	3d01      	subs	r5, #1
 c0012ca:	2d01      	cmp	r5, #1
	indices[i] = indices[j];
 c0012cc:	6032      	str	r2, [r6, #0]

	indices[j] = tmp;
 c0012ce:	f84d 3020 	str.w	r3, [sp, r0, lsl #2]
	for (int i = TOTAL_SIZE - 1; i > 0; i--) {
 c0012d2:	d1ef      	bne.n	c0012b4 <__acle_se_SECURE_SMARM+0x20>

	}

	hmac_sha256_initialize(&hmac, key, strlen((const char )key));
 c0012d4:	4d34      	ldr	r5, [pc, #208]	@ (c0013a8 <__acle_se_SECURE_SMARM+0x114>)

	for (int i = 0; i < BLOCKS; i++) {
 c0012d6:	2600      	movs	r6, #0
	hmac_sha256_initialize(&hmac, key, strlen((const char )key));
 c0012d8:	b2e8      	uxtb	r0, r5
 c0012da:	f008 f850 	bl	c00937e <strlen>
 c0012de:	4629      	mov	r1, r5
 c0012e0:	4602      	mov	r2, r0
 c0012e2:	4832      	ldr	r0, [pc, #200]	@ (c0013ac <__acle_se_SECURE_SMARM+0x118>)
 c0012e4:	f7ff fba3 	bl	c000a2e <hmac_sha256_initialize>
	for (int i = 0; i < BLOCKS; i++) {
 c0012e8:	466d      	mov	r5, sp

	const uint8_t *block = &real_memory[indices[i] * BLOCK_SIZE];
 c0012ea:	f8df 80c4 	ldr.w	r8, [pc, #196]	@ c0013b0 <__acle_se_SECURE_SMARM+0x11c>

		__disable_irq();
		hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c0012ee:	4f2f      	ldr	r7, [pc, #188]	@ (c0013ac <__acle_se_SECURE_SMARM+0x118>)
	const uint8_t *block = &real_memory[indices[i] * BLOCK_SIZE];
 c0012f0:	f855 3b04 	ldr.w	r3, [r5], #4
 c0012f4:	f8d8 1000 	ldr.w	r1, [r8]
 c0012f8:	eb01 2183 	add.w	r1, r1, r3, lsl #10
  __ASM volatile ("cpsid i" : : : "memory");
 c0012fc:	b672      	cpsid	i
		hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c0012fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 c001302:	4638      	mov	r0, r7
 c001304:	f7ff fbdc 	bl	c000ac0 <hmac_sha256_update>
  __ASM volatile ("cpsie i" : : : "memory");
 c001308:	b662      	cpsie	i
	for (int i = 0; i < BLOCKS; i++) {
 c00130a:	3601      	adds	r6, #1
 c00130c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 c001310:	d1ee      	bne.n	c0012f0 <__acle_se_SECURE_SMARM+0x5c>
		__enable_irq();

	}

	hmac_sha256_finalize(&hmac, NULL, 0);
 c001312:	2200      	movs	r2, #0

	memcpy(output_digest,hmac.digest, SHA256_DIGEST_SIZE);
 c001314:	4d25      	ldr	r5, [pc, #148]	@ (c0013ac <__acle_se_SECURE_SMARM+0x118>)
	hmac_sha256_finalize(&hmac, NULL, 0);
 c001316:	4611      	mov	r1, r2
 c001318:	4824      	ldr	r0, [pc, #144]	@ (c0013ac <__acle_se_SECURE_SMARM+0x118>)
 c00131a:	f7ff fbd4 	bl	c000ac6 <hmac_sha256_finalize>
	memcpy(output_digest,hmac.digest, SHA256_DIGEST_SIZE);
 c00131e:	4623      	mov	r3, r4
 c001320:	f105 0420 	add.w	r4, r5, #32
 c001324:	462a      	mov	r2, r5
 c001326:	ca03      	ldmia	r2!, {r0, r1}
 c001328:	42a2      	cmp	r2, r4
 c00132a:	6018      	str	r0, [r3, #0]
 c00132c:	6059      	str	r1, [r3, #4]
 c00132e:	4615      	mov	r5, r2
 c001330:	f103 0308 	add.w	r3, r3, #8
 c001334:	d1f6      	bne.n	c001324 <__acle_se_SECURE_SMARM+0x90>
}
 c001336:	f50d 1d00 	add.w	sp, sp, #2097152	@ 0x200000
 c00133a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c00133e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 c001342:	4670      	mov	r0, lr
 c001344:	4671      	mov	r1, lr
 c001346:	4672      	mov	r2, lr
 c001348:	4673      	mov	r3, lr
 c00134a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c00134e:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001352:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001356:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00135a:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c00135e:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001362:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001366:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00136a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c00136e:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001372:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001376:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00137a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c00137e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001382:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001386:	f38e 8c00 	msr	CPSR_fs, lr
 c00138a:	b410      	push	{r4}
 c00138c:	eef1 ca10 	vmrs	ip, fpscr
 c001390:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001394:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001398:	ea0c 0c04 	and.w	ip, ip, r4
 c00139c:	eee1 ca10 	vmsr	fpscr, ip
 c0013a0:	bc10      	pop	{r4}
 c0013a2:	46f4      	mov	ip, lr
 c0013a4:	4774      	bxns	lr
 c0013a6:	bf00      	nop
 c0013a8:	0c00b33c 	.word	0x0c00b33c
 c0013ac:	300020a4 	.word	0x300020a4
 c0013b0:	30000000 	.word	0x30000000

0c0013b4 <__acle_se_SECURE_TEST>:



__attribute__((cmse_nonsecure_entry))
void SECURE_TEST(uint8_t *output_digest, size_t maxlen)
{
 c0013b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	 if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c0013b8:	4605      	mov	r5, r0
{
 c0013ba:	f5ad 6d00 	sub.w	sp, sp, #2048	@ 0x800
	 if (!output_digest || maxlen < SHA256_DIGEST_SIZE) return;
 c0013be:	2800      	cmp	r0, #0
 c0013c0:	d050      	beq.n	c001464 <__acle_se_SECURE_TEST+0xb0>
 c0013c2:	291f      	cmp	r1, #31
 c0013c4:	d94e      	bls.n	c001464 <__acle_se_SECURE_TEST+0xb0>

	    // Fill real_memory if ( linear)
	    for (int i = 0; i < TOTAL_SIZE * BLOCK_SIZE; i++) {
 c0013c6:	2300      	movs	r3, #0
	        real_memory[i] = i & 0xFF;
 c0013c8:	4f42      	ldr	r7, [pc, #264]	@ (c0014d4 <__acle_se_SECURE_TEST+0x120>)
 c0013ca:	683a      	ldr	r2, [r7, #0]
 c0013cc:	54d3      	strb	r3, [r2, r3]
	    for (int i = 0; i < TOTAL_SIZE * BLOCK_SIZE; i++) {
 c0013ce:	3301      	adds	r3, #1
 c0013d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 c0013d4:	d1f9      	bne.n	c0013ca <__acle_se_SECURE_TEST+0x16>
 c0013d6:	466e      	mov	r6, sp
	    }

	    // 1. Initialize indices
	    int indices[BLOCKS];
	    for (int i = 0; i < BLOCKS; i++) indices[i] = i;
 c0013d8:	2400      	movs	r4, #0
	    for (int i = 0; i < TOTAL_SIZE * BLOCK_SIZE; i++) {
 c0013da:	4633      	mov	r3, r6
	    for (int i = 0; i < BLOCKS; i++) indices[i] = i;
 c0013dc:	f843 4b04 	str.w	r4, [r3], #4
 c0013e0:	3401      	adds	r4, #1
 c0013e2:	f5b4 7f00 	cmp.w	r4, #512	@ 0x200
 c0013e6:	d1f9      	bne.n	c0013dc <__acle_se_SECURE_TEST+0x28>

	    srand(42);
 c0013e8:	202a      	movs	r0, #42	@ 0x2a
 c0013ea:	f008 fbb3 	bl	c009b54 <srand>

	    // 2. Shuffle indices
	    for (int i = BLOCKS - 1; i > 0; i--) {
 c0013ee:	f50d 6800 	add.w	r8, sp, #2048	@ 0x800
	        int j = rand() % (i + 1);
 c0013f2:	f008 fbdd 	bl	c009bb0 <rand>
 c0013f6:	fb90 f3f4 	sdiv	r3, r0, r4
 c0013fa:	fb03 0014 	mls	r0, r3, r4, r0
	        int tmp = indices[i];
 c0013fe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
	        indices[i] = indices[j];
 c001402:	f856 2020 	ldr.w	r2, [r6, r0, lsl #2]
	    for (int i = BLOCKS - 1; i > 0; i--) {
 c001406:	3c01      	subs	r4, #1
 c001408:	2c01      	cmp	r4, #1
	        indices[i] = indices[j];
 c00140a:	f8c8 2000 	str.w	r2, [r8]
	        indices[j] = tmp;
 c00140e:	f846 3020 	str.w	r3, [r6, r0, lsl #2]
	    for (int i = BLOCKS - 1; i > 0; i--) {
 c001412:	d1ee      	bne.n	c0013f2 <__acle_se_SECURE_TEST+0x3e>
	    }

	    hmac_sha256_initialize(&hmac, key, strlen((const char *)key));
 c001414:	220e      	movs	r2, #14
 c001416:	4930      	ldr	r1, [pc, #192]	@ (c0014d8 <__acle_se_SECURE_TEST+0x124>)
 c001418:	4830      	ldr	r0, [pc, #192]	@ (c0014dc <__acle_se_SECURE_TEST+0x128>)
 c00141a:	f7ff fb08 	bl	c000a2e <hmac_sha256_initialize>

	    for (int i = 0; i < BLOCKS; i++) {
 c00141e:	2400      	movs	r4, #0
	        const uint8_t *block = &real_memory[indices[i] * BLOCK_SIZE];
	        hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c001420:	f8df 80b8 	ldr.w	r8, [pc, #184]	@ c0014dc <__acle_se_SECURE_TEST+0x128>
	        const uint8_t *block = &real_memory[indices[i] * BLOCK_SIZE];
 c001424:	f856 1b04 	ldr.w	r1, [r6], #4
 c001428:	683b      	ldr	r3, [r7, #0]
	        hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c00142a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 c00142e:	4640      	mov	r0, r8
 c001430:	eb03 2181 	add.w	r1, r3, r1, lsl #10
	    for (int i = 0; i < BLOCKS; i++) {
 c001434:	3401      	adds	r4, #1
	        hmac_sha256_update(&hmac, block, BLOCK_SIZE);
 c001436:	f7ff fb43 	bl	c000ac0 <hmac_sha256_update>
	    for (int i = 0; i < BLOCKS; i++) {
 c00143a:	f5b4 7f00 	cmp.w	r4, #512	@ 0x200
 c00143e:	d1f1      	bne.n	c001424 <__acle_se_SECURE_TEST+0x70>
	    }

	    hmac_sha256_finalize(&hmac, NULL, 0);
 c001440:	2200      	movs	r2, #0
	    memcpy(output_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c001442:	4c26      	ldr	r4, [pc, #152]	@ (c0014dc <__acle_se_SECURE_TEST+0x128>)
	    hmac_sha256_finalize(&hmac, NULL, 0);
 c001444:	4611      	mov	r1, r2
 c001446:	4825      	ldr	r0, [pc, #148]	@ (c0014dc <__acle_se_SECURE_TEST+0x128>)
 c001448:	f7ff fb3d 	bl	c000ac6 <hmac_sha256_finalize>
	    memcpy(output_digest, hmac.digest, SHA256_DIGEST_SIZE);
 c00144c:	462b      	mov	r3, r5
 c00144e:	f104 0520 	add.w	r5, r4, #32
 c001452:	4622      	mov	r2, r4
 c001454:	ca03      	ldmia	r2!, {r0, r1}
 c001456:	42aa      	cmp	r2, r5
 c001458:	6018      	str	r0, [r3, #0]
 c00145a:	6059      	str	r1, [r3, #4]
 c00145c:	4614      	mov	r4, r2
 c00145e:	f103 0308 	add.w	r3, r3, #8
 c001462:	d1f6      	bne.n	c001452 <__acle_se_SECURE_TEST+0x9e>
}
 c001464:	f50d 6d00 	add.w	sp, sp, #2048	@ 0x800
 c001468:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c00146c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 c001470:	4670      	mov	r0, lr
 c001472:	4671      	mov	r1, lr
 c001474:	4672      	mov	r2, lr
 c001476:	4673      	mov	r3, lr
 c001478:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c00147c:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001480:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001484:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001488:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c00148c:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001490:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001494:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001498:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c00149c:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c0014a0:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c0014a4:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c0014a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c0014ac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c0014b0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c0014b4:	f38e 8c00 	msr	CPSR_fs, lr
 c0014b8:	b410      	push	{r4}
 c0014ba:	eef1 ca10 	vmrs	ip, fpscr
 c0014be:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c0014c2:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0014c6:	ea0c 0c04 	and.w	ip, ip, r4
 c0014ca:	eee1 ca10 	vmsr	fpscr, ip
 c0014ce:	bc10      	pop	{r4}
 c0014d0:	46f4      	mov	ip, lr
 c0014d2:	4774      	bxns	lr
 c0014d4:	30000000 	.word	0x30000000
 c0014d8:	0c00b33c 	.word	0x0c00b33c
 c0014dc:	300020a4 	.word	0x300020a4

0c0014e0 <__acle_se_Secure_FlashTest>:
//
//}

__attribute__((cmse_nonsecure_entry))
void Secure_FlashTest(void)
{
 c0014e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 c0014e4:	b08d      	sub	sp, #52	@ 0x34
	 	HAL_StatusTypeDef status;
	    FLASH_EraseInitTypeDef EraseInitStruct = {0};
 c0014e6:	2210      	movs	r2, #16
 c0014e8:	2100      	movs	r1, #0
 c0014ea:	a802      	add	r0, sp, #8
 c0014ec:	f008 fda8 	bl	c00a040 <memset>
	    FLASH_BBAttributesTypeDef flash_bb_attr = {0};
 c0014f0:	2218      	movs	r2, #24
 c0014f2:	2100      	movs	r1, #0
 c0014f4:	eb0d 0002 	add.w	r0, sp, r2
 c0014f8:	f008 fda2 	bl	c00a040 <memset>
	    uint32_t PageError = 0;
 c0014fc:	2300      	movs	r3, #0

	    printf("[Secure] === Flash Test (with BB Attributes) ===\r\n");

	    // ========== Step 1: Get Current BB Attributes ==========
	    flash_bb_attr.Bank = FLASH_TEST_BANK;
	    flash_bb_attr.BBAttributesType = FLASH_BB_SEC;
 c0014fe:	2402      	movs	r4, #2
 c001500:	2601      	movs	r6, #1
	    printf("[Secure] === Flash Test (with BB Attributes) ===\r\n");
 c001502:	487b      	ldr	r0, [pc, #492]	@ (c0016f0 <__acle_se_Secure_FlashTest+0x210>)
	    uint32_t PageError = 0;
 c001504:	9301      	str	r3, [sp, #4]
	    printf("[Secure] === Flash Test (with BB Attributes) ===\r\n");
 c001506:	f008 fcbb 	bl	c009e80 <puts>

	    HAL_FLASHEx_GetConfigBBAttributes(&flash_bb_attr);
 c00150a:	a806      	add	r0, sp, #24
	    flash_bb_attr.BBAttributesType = FLASH_BB_SEC;
 c00150c:	e9cd 4606 	strd	r4, r6, [sp, #24]
	    HAL_FLASHEx_GetConfigBBAttributes(&flash_bb_attr);
 c001510:	f002 fd0a 	bl	c003f28 <HAL_FLASHEx_GetConfigBBAttributes>

	    uint32_t attr_index = FLASH_TEST_PAGE / 32;  // 120/32 = 3
	    uint32_t attr_bit = FLASH_TEST_PAGE % 32;    // 120%32 = 24

	    saved_attr = flash_bb_attr.BBAttributes_array[attr_index];
 c001514:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
	    uint32_t page_is_secure = (saved_attr >> attr_bit) & 0x1;

	    printf("[Secure] Page %d current: %s\r\n",
 c001516:	4b77      	ldr	r3, [pc, #476]	@ (c0016f4 <__acle_se_Secure_FlashTest+0x214>)
 c001518:	f017 7f80 	tst.w	r7, #16777216	@ 0x1000000
 c00151c:	f04f 0178 	mov.w	r1, #120	@ 0x78
 c001520:	4a75      	ldr	r2, [pc, #468]	@ (c0016f8 <__acle_se_Secure_FlashTest+0x218>)
 c001522:	4876      	ldr	r0, [pc, #472]	@ (c0016fc <__acle_se_Secure_FlashTest+0x21c>)
 c001524:	bf18      	it	ne
 c001526:	461a      	movne	r2, r3
 c001528:	f008 fc42 	bl	c009db0 <iprintf>
	           FLASH_TEST_PAGE,
	           page_is_secure ? "SECURE" : "NON-SECURE");

	    // ========== Step 2: Promote Page to SECURE ==========
	    printf("[Secure] Promoting to SECURE...\r\n");
 c00152c:	4874      	ldr	r0, [pc, #464]	@ (c001700 <__acle_se_Secure_FlashTest+0x220>)
 c00152e:	f008 fca7 	bl	c009e80 <puts>

	    // Set bit to make page Secure
	    flash_bb_attr.BBAttributes_array[attr_index] |= (1U << attr_bit);
 c001532:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c

	    status = HAL_FLASHEx_ConfigBBAttributes(&flash_bb_attr);
 c001534:	a806      	add	r0, sp, #24
	    flash_bb_attr.BBAttributes_array[attr_index] |= (1U << attr_bit);
 c001536:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 c00153a:	930b      	str	r3, [sp, #44]	@ 0x2c
	    status = HAL_FLASHEx_ConfigBBAttributes(&flash_bb_attr);
 c00153c:	f002 fcca 	bl	c003ed4 <HAL_FLASHEx_ConfigBBAttributes>
	    if (status != HAL_OK)
 c001540:	4601      	mov	r1, r0
 c001542:	b3c8      	cbz	r0, c0015b8 <__acle_se_Secure_FlashTest+0xd8>
	    {
	        printf("[Secure]  Promote FAILED: %d\r\n", status);
 c001544:	486f      	ldr	r0, [pc, #444]	@ (c001704 <__acle_se_Secure_FlashTest+0x224>)
 c001546:	f008 fc33 	bl	c009db0 <iprintf>
	    // ========== Step 10: Invalidate Caches ==========
	    __DSB();
	    __ISB();

	    printf("[Secure]  Flash Test Complete!\r\n");
}
 c00154a:	b00d      	add	sp, #52	@ 0x34
 c00154c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001550:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 c001554:	4670      	mov	r0, lr
 c001556:	4671      	mov	r1, lr
 c001558:	4672      	mov	r2, lr
 c00155a:	4673      	mov	r3, lr
 c00155c:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001560:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001564:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001568:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00156c:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001570:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001574:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001578:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00157c:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001580:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001584:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001588:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00158c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001590:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001594:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001598:	f38e 8c00 	msr	CPSR_fs, lr
 c00159c:	b410      	push	{r4}
 c00159e:	eef1 ca10 	vmrs	ip, fpscr
 c0015a2:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c0015a6:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0015aa:	ea0c 0c04 	and.w	ip, ip, r4
 c0015ae:	eee1 ca10 	vmsr	fpscr, ip
 c0015b2:	bc10      	pop	{r4}
 c0015b4:	46f4      	mov	ip, lr
 c0015b6:	4774      	bxns	lr
	    printf("[Secure]  Promoted to SECURE\r\n");
 c0015b8:	4853      	ldr	r0, [pc, #332]	@ (c001708 <__acle_se_Secure_FlashTest+0x228>)
 c0015ba:	f008 fc61 	bl	c009e80 <puts>
	    status = HAL_FLASH_Unlock();
 c0015be:	f002 f997 	bl	c0038f0 <HAL_FLASH_Unlock>
	    if (status != HAL_OK)
 c0015c2:	4601      	mov	r1, r0
 c0015c4:	b1d0      	cbz	r0, c0015fc <__acle_se_Secure_FlashTest+0x11c>
	        printf("[Secure]  Unlock FAILED: %d\r\n", status);
 c0015c6:	4851      	ldr	r0, [pc, #324]	@ (c00170c <__acle_se_Secure_FlashTest+0x22c>)
 c0015c8:	f008 fbf2 	bl	c009db0 <iprintf>
	    printf("[Secure] Restoring attributes...\r\n");
 c0015cc:	4850      	ldr	r0, [pc, #320]	@ (c001710 <__acle_se_Secure_FlashTest+0x230>)
 c0015ce:	f008 fc57 	bl	c009e80 <puts>
	    status = HAL_FLASHEx_ConfigBBAttributes(&flash_bb_attr);
 c0015d2:	a806      	add	r0, sp, #24
	    flash_bb_attr.BBAttributes_array[attr_index] = saved_attr;
 c0015d4:	970b      	str	r7, [sp, #44]	@ 0x2c
	    status = HAL_FLASHEx_ConfigBBAttributes(&flash_bb_attr);
 c0015d6:	f002 fc7d 	bl	c003ed4 <HAL_FLASHEx_ConfigBBAttributes>
	    if (status != HAL_OK)
 c0015da:	4601      	mov	r1, r0
 c0015dc:	2800      	cmp	r0, #0
 c0015de:	d07e      	beq.n	c0016de <__acle_se_Secure_FlashTest+0x1fe>
	        printf("[Secure]   WARNING: Failed to restore: %d\r\n", status);
 c0015e0:	484c      	ldr	r0, [pc, #304]	@ (c001714 <__acle_se_Secure_FlashTest+0x234>)
 c0015e2:	f008 fbe5 	bl	c009db0 <iprintf>
	        printf("[Secure]   Page may remain SECURE!\r\n");
 c0015e6:	484c      	ldr	r0, [pc, #304]	@ (c001718 <__acle_se_Secure_FlashTest+0x238>)
	        printf("[Secure]  Attributes restored\r\n");
 c0015e8:	f008 fc4a 	bl	c009e80 <puts>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 c0015ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c0015f0:	f3bf 8f6f 	isb	sy
	    printf("[Secure]  Flash Test Complete!\r\n");
 c0015f4:	4849      	ldr	r0, [pc, #292]	@ (c00171c <__acle_se_Secure_FlashTest+0x23c>)
 c0015f6:	f008 fc43 	bl	c009e80 <puts>
 c0015fa:	e7a6      	b.n	c00154a <__acle_se_Secure_FlashTest+0x6a>
	    printf("[Secure]  Unlocked\r\n");
 c0015fc:	4848      	ldr	r0, [pc, #288]	@ (c001720 <__acle_se_Secure_FlashTest+0x240>)
 c0015fe:	f008 fc3f 	bl	c009e80 <puts>
	    EraseInitStruct.Page = FLASH_TEST_PAGE;
 c001602:	2378      	movs	r3, #120	@ 0x78
	    status = HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 c001604:	a901      	add	r1, sp, #4
 c001606:	a802      	add	r0, sp, #8
	    EraseInitStruct.NbPages = 1;
 c001608:	e9cd 3604 	strd	r3, r6, [sp, #16]
	    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 c00160c:	9402      	str	r4, [sp, #8]
	    EraseInitStruct.Banks = FLASH_TEST_BANK;
 c00160e:	9403      	str	r4, [sp, #12]
	    status = HAL_FLASHEx_Erase(&EraseInitStruct, &PageError);
 c001610:	f002 fd5c 	bl	c0040cc <HAL_FLASHEx_Erase>
	    if (status != HAL_OK || PageError != 0xFFFFFFFF)
 c001614:	4601      	mov	r1, r0
 c001616:	b910      	cbnz	r0, c00161e <__acle_se_Secure_FlashTest+0x13e>
 c001618:	9b01      	ldr	r3, [sp, #4]
 c00161a:	3301      	adds	r3, #1
 c00161c:	d006      	beq.n	c00162c <__acle_se_Secure_FlashTest+0x14c>
	        printf("[Secure]  Erase FAILED: status=%d, PageError=0x%08lX\r\n",
 c00161e:	9a01      	ldr	r2, [sp, #4]
 c001620:	4840      	ldr	r0, [pc, #256]	@ (c001724 <__acle_se_Secure_FlashTest+0x244>)
 c001622:	f008 fbc5 	bl	c009db0 <iprintf>
	        HAL_FLASH_Lock();
 c001626:	f002 f983 	bl	c003930 <HAL_FLASH_Lock>
	        goto restore_attributes;
 c00162a:	e7cf      	b.n	c0015cc <__acle_se_Secure_FlashTest+0xec>
	    memcpy(ns_work_buffer, &test_data, sizeof(test_data));
 c00162c:	f8df 9138 	ldr.w	r9, [pc, #312]	@ c001768 <__acle_se_Secure_FlashTest+0x288>
	    printf("[Secure]  Erase OK\r\n");
 c001630:	483d      	ldr	r0, [pc, #244]	@ (c001728 <__acle_se_Secure_FlashTest+0x248>)
 c001632:	f008 fc25 	bl	c009e80 <puts>
	    memcpy(ns_work_buffer, &test_data, sizeof(test_data));
 c001636:	a52c      	add	r5, pc, #176	@ (adr r5, c0016e8 <__acle_se_Secure_FlashTest+0x208>)
 c001638:	e9d5 4500 	ldrd	r4, r5, [r5]
 c00163c:	e9c9 4500 	strd	r4, r5, [r9]
  __ASM volatile ("dsb 0xF":::"memory");
 c001640:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001644:	f3bf 8f6f 	isb	sy
	    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 c001648:	f8df 8120 	ldr.w	r8, [pc, #288]	@ c00176c <__acle_se_Secure_FlashTest+0x28c>
	    printf("[Secure] Programming...\r\n");
 c00164c:	4837      	ldr	r0, [pc, #220]	@ (c00172c <__acle_se_Secure_FlashTest+0x24c>)
 c00164e:	f008 fc17 	bl	c009e80 <puts>
	    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 c001652:	e9d9 2300 	ldrd	r2, r3, [r9]
 c001656:	4630      	mov	r0, r6
 c001658:	4641      	mov	r1, r8
 c00165a:	f002 f9e9 	bl	c003a30 <HAL_FLASH_Program>
	    if (status != HAL_OK)
 c00165e:	4606      	mov	r6, r0
 c001660:	b198      	cbz	r0, c00168a <__acle_se_Secure_FlashTest+0x1aa>
	        uint32_t flash_error = HAL_FLASH_GetError();
 c001662:	f002 f9a3 	bl	c0039ac <HAL_FLASH_GetError>
 c001666:	4604      	mov	r4, r0
	        printf("[Secure]  Program FAILED\r\n");
 c001668:	4831      	ldr	r0, [pc, #196]	@ (c001730 <__acle_se_Secure_FlashTest+0x250>)
 c00166a:	f008 fc09 	bl	c009e80 <puts>
	        printf("[Secure]    Status: %d\r\n", status);
 c00166e:	4631      	mov	r1, r6
 c001670:	4830      	ldr	r0, [pc, #192]	@ (c001734 <__acle_se_Secure_FlashTest+0x254>)
 c001672:	f008 fb9d 	bl	c009db0 <iprintf>
	        printf("[Secure]    Error: 0x%08lX\r\n", flash_error);
 c001676:	4621      	mov	r1, r4
 c001678:	482f      	ldr	r0, [pc, #188]	@ (c001738 <__acle_se_Secure_FlashTest+0x258>)
 c00167a:	f008 fb99 	bl	c009db0 <iprintf>
	        printf("[Secure]    SECSR: 0x%08lX\r\n", FLASH->SECSR);
 c00167e:	4b2f      	ldr	r3, [pc, #188]	@ (c00173c <__acle_se_Secure_FlashTest+0x25c>)
 c001680:	482f      	ldr	r0, [pc, #188]	@ (c001740 <__acle_se_Secure_FlashTest+0x260>)
 c001682:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 c001684:	f008 fb94 	bl	c009db0 <iprintf>
 c001688:	e7cd      	b.n	c001626 <__acle_se_Secure_FlashTest+0x146>
	    printf("[Secure]  Program OK\r\n");
 c00168a:	482e      	ldr	r0, [pc, #184]	@ (c001744 <__acle_se_Secure_FlashTest+0x264>)
 c00168c:	f008 fbf8 	bl	c009e80 <puts>
	    HAL_FLASH_Lock();
 c001690:	f002 f94e 	bl	c003930 <HAL_FLASH_Lock>
  __ASM volatile ("dsb 0xF":::"memory");
 c001694:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001698:	f3bf 8f6f 	isb	sy
	    uint64_t verify_value = *(volatile uint64_t*)FLASH_TEST_ADDR_SECURE;
 c00169c:	e9d8 8900 	ldrd	r8, r9, [r8]
	    if (verify_value == test_data)
 c0016a0:	4b29      	ldr	r3, [pc, #164]	@ (c001748 <__acle_se_Secure_FlashTest+0x268>)
 c0016a2:	4599      	cmp	r9, r3
 c0016a4:	bf08      	it	eq
 c0016a6:	4598      	cmpeq	r8, r3
 c0016a8:	d10d      	bne.n	c0016c6 <__acle_se_Secure_FlashTest+0x1e6>
	        printf("[Secure]  Verify OK!\r\n");
 c0016aa:	4828      	ldr	r0, [pc, #160]	@ (c00174c <__acle_se_Secure_FlashTest+0x26c>)
 c0016ac:	f008 fbe8 	bl	c009e80 <puts>
	        printf("[Secure]    Written:  0x%016llX\r\n", test_data);
 c0016b0:	4622      	mov	r2, r4
 c0016b2:	462b      	mov	r3, r5
 c0016b4:	4826      	ldr	r0, [pc, #152]	@ (c001750 <__acle_se_Secure_FlashTest+0x270>)
 c0016b6:	f008 fb7b 	bl	c009db0 <iprintf>
	        printf("[Secure]    Read:     0x%016llX\r\n", verify_value);
 c0016ba:	4622      	mov	r2, r4
 c0016bc:	462b      	mov	r3, r5
 c0016be:	4825      	ldr	r0, [pc, #148]	@ (c001754 <__acle_se_Secure_FlashTest+0x274>)
	        printf("[Secure]    Got:      0x%016llX\r\n", verify_value);
 c0016c0:	f008 fb76 	bl	c009db0 <iprintf>
 c0016c4:	e782      	b.n	c0015cc <__acle_se_Secure_FlashTest+0xec>
	        printf("[Secure]  Verify FAILED!\r\n");
 c0016c6:	4824      	ldr	r0, [pc, #144]	@ (c001758 <__acle_se_Secure_FlashTest+0x278>)
 c0016c8:	f008 fbda 	bl	c009e80 <puts>
	        printf("[Secure]    Expected: 0x%016llX\r\n", test_data);
 c0016cc:	4622      	mov	r2, r4
 c0016ce:	462b      	mov	r3, r5
 c0016d0:	4822      	ldr	r0, [pc, #136]	@ (c00175c <__acle_se_Secure_FlashTest+0x27c>)
 c0016d2:	f008 fb6d 	bl	c009db0 <iprintf>
	        printf("[Secure]    Got:      0x%016llX\r\n", verify_value);
 c0016d6:	4642      	mov	r2, r8
 c0016d8:	464b      	mov	r3, r9
 c0016da:	4821      	ldr	r0, [pc, #132]	@ (c001760 <__acle_se_Secure_FlashTest+0x280>)
 c0016dc:	e7f0      	b.n	c0016c0 <__acle_se_Secure_FlashTest+0x1e0>
	        printf("[Secure]  Attributes restored\r\n");
 c0016de:	4821      	ldr	r0, [pc, #132]	@ (c001764 <__acle_se_Secure_FlashTest+0x284>)
 c0016e0:	e782      	b.n	c0015e8 <__acle_se_Secure_FlashTest+0x108>
 c0016e2:	bf00      	nop
 c0016e4:	f3af 8000 	nop.w
 c0016e8:	12345678 	.word	0x12345678
 c0016ec:	12345678 	.word	0x12345678
 c0016f0:	0c00ae89 	.word	0x0c00ae89
 c0016f4:	0c00ae82 	.word	0x0c00ae82
 c0016f8:	0c00ae7e 	.word	0x0c00ae7e
 c0016fc:	0c00aebb 	.word	0x0c00aebb
 c001700:	0c00aeda 	.word	0x0c00aeda
 c001704:	0c00aefb 	.word	0x0c00aefb
 c001708:	0c00af1d 	.word	0x0c00af1d
 c00170c:	0c00af3e 	.word	0x0c00af3e
 c001710:	0c00b127 	.word	0x0c00b127
 c001714:	0c00b149 	.word	0x0c00b149
 c001718:	0c00b17b 	.word	0x0c00b17b
 c00171c:	0c00b1c7 	.word	0x0c00b1c7
 c001720:	0c00af5f 	.word	0x0c00af5f
 c001724:	0c00af76 	.word	0x0c00af76
 c001728:	0c00afb0 	.word	0x0c00afb0
 c00172c:	0c00afc7 	.word	0x0c00afc7
 c001730:	0c00afe0 	.word	0x0c00afe0
 c001734:	0c00affd 	.word	0x0c00affd
 c001738:	0c00b016 	.word	0x0c00b016
 c00173c:	50022000 	.word	0x50022000
 c001740:	0c00b033 	.word	0x0c00b033
 c001744:	0c00b050 	.word	0x0c00b050
 c001748:	12345678 	.word	0x12345678
 c00174c:	0c00b069 	.word	0x0c00b069
 c001750:	0c00b082 	.word	0x0c00b082
 c001754:	0c00b0a4 	.word	0x0c00b0a4
 c001758:	0c00b0c6 	.word	0x0c00b0c6
 c00175c:	0c00b0e3 	.word	0x0c00b0e3
 c001760:	0c00b105 	.word	0x0c00b105
 c001764:	0c00b1a5 	.word	0x0c00b1a5
 c001768:	30004d40 	.word	0x30004d40
 c00176c:	0c0be000 	.word	0x0c0be000

0c001770 <__acle_se_Secure_EraseWriteVerify>:


//Ben try to delete direcly
__attribute__((cmse_nonsecure_entry))
void Secure_EraseWriteVerify(void)
{
 c001770:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    uint64_t test_value = 0x123456789ABCDEF0ULL;

    uint32_t target_page = 127;
    uint32_t target_addr = 0x0807F800;

    volatile uint32_t debug_step = 0;
 c001772:	2300      	movs	r3, #0
 c001774:	9301      	str	r3, [sp, #4]
    volatile uint32_t debug_match = 0;
 c001776:	9302      	str	r3, [sp, #8]
    volatile uint32_t debug_notmatch = 0;
 c001778:	9303      	str	r3, [sp, #12]

    HAL_ICACHE_Disable();
 c00177a:	f003 fbbf 	bl	c004efc <HAL_ICACHE_Disable>
    debug_step = 1;
 c00177e:	2301      	movs	r3, #1

    // ========== Unlock NS ==========
    FLASH->NSKEYR = FLASH_KEY1;
 c001780:	4c54      	ldr	r4, [pc, #336]	@ (c0018d4 <__acle_se_Secure_EraseWriteVerify+0x164>)
    debug_step = 1;
 c001782:	9301      	str	r3, [sp, #4]
    FLASH->NSKEYR = FLASH_KEY1;
 c001784:	4b54      	ldr	r3, [pc, #336]	@ (c0018d8 <__acle_se_Secure_EraseWriteVerify+0x168>)
 c001786:	60a3      	str	r3, [r4, #8]
    FLASH->NSKEYR = FLASH_KEY2;
 c001788:	f103 3388 	add.w	r3, r3, #2290649224	@ 0x88888888
 c00178c:	60a3      	str	r3, [r4, #8]

    if (HAL_FLASH_Unlock() != HAL_OK) {
 c00178e:	f002 f8af 	bl	c0038f0 <HAL_FLASH_Unlock>
 c001792:	b3d0      	cbz	r0, c00180a <__acle_se_Secure_EraseWriteVerify+0x9a>
        debug_step = 10; // Unlock failed
 c001794:	230a      	movs	r3, #10
 c001796:	9301      	str	r3, [sp, #4]
        HAL_ICACHE_Enable();
 c001798:	f003 fba6 	bl	c004ee8 <HAL_ICACHE_Enable>
    if (debug_match == 256) {
        debug_step = 100;  //  Success
    } else {
        debug_step = 101;  //  Failed
    }
}
 c00179c:	b004      	add	sp, #16
 c00179e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c0017a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 c0017a6:	4670      	mov	r0, lr
 c0017a8:	4671      	mov	r1, lr
 c0017aa:	4672      	mov	r2, lr
 c0017ac:	4673      	mov	r3, lr
 c0017ae:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c0017b2:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c0017b6:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c0017ba:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c0017be:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c0017c2:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c0017c6:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c0017ca:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c0017ce:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c0017d2:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c0017d6:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c0017da:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c0017de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c0017e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c0017e6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c0017ea:	f38e 8c00 	msr	CPSR_fs, lr
 c0017ee:	b410      	push	{r4}
 c0017f0:	eef1 ca10 	vmrs	ip, fpscr
 c0017f4:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c0017f8:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0017fc:	ea0c 0c04 	and.w	ip, ip, r4
 c001800:	eee1 ca10 	vmsr	fpscr, ip
 c001804:	bc10      	pop	{r4}
 c001806:	46f4      	mov	ip, lr
 c001808:	4774      	bxns	lr
    pFlash.ProcedureOnGoing = FLASH_TYPEERASE_PAGES;  // Non-Secure operation
 c00180a:	2202      	movs	r2, #2
    FLASH->NSSR = 0xFFFFFFFF;  // Clear all flags
 c00180c:	f04f 30ff 	mov.w	r0, #4294967295
    pFlash.ProcedureOnGoing = FLASH_TYPEERASE_PAGES;  // Non-Secure operation
 c001810:	4b32      	ldr	r3, [pc, #200]	@ (c0018dc <__acle_se_Secure_EraseWriteVerify+0x16c>)
 c001812:	609a      	str	r2, [r3, #8]
    FLASH->NSSR = 0xFFFFFFFF;  // Clear all flags
 c001814:	6220      	str	r0, [r4, #32]
  __ASM volatile ("dsb 0xF":::"memory");
 c001816:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c00181a:	f3bf 8f6f 	isb	sy
    debug_step = 3;  // Erase OK
 c00181e:	2303      	movs	r3, #3
 c001820:	9301      	str	r3, [sp, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 c001822:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001826:	f3bf 8f6f 	isb	sy
    debug_step = 4;
 c00182a:	2304      	movs	r3, #4
 c00182c:	4a2c      	ldr	r2, [pc, #176]	@ (c0018e0 <__acle_se_Secure_EraseWriteVerify+0x170>)
 c00182e:	9301      	str	r3, [sp, #4]
        *(volatile uint32_t*)(addr + 4) = (uint32_t)(value >> 32);
 c001830:	4d2c      	ldr	r5, [pc, #176]	@ (c0018e4 <__acle_se_Secure_EraseWriteVerify+0x174>)
    debug_step = 4;
 c001832:	4b2d      	ldr	r3, [pc, #180]	@ (c0018e8 <__acle_se_Secure_EraseWriteVerify+0x178>)
    for (uint32_t i = 0; i < 256; i++) {
 c001834:	4e2d      	ldr	r6, [pc, #180]	@ (c0018ec <__acle_se_Secure_EraseWriteVerify+0x17c>)
        while (FLASH->NSSR & FLASH_NSSR_NSBSY);
 c001836:	6a21      	ldr	r1, [r4, #32]
 c001838:	03c9      	lsls	r1, r1, #15
 c00183a:	d4fc      	bmi.n	c001836 <__acle_se_Secure_EraseWriteVerify+0xc6>
        FLASH->NSSR = 0xFFFFFFFF;
 c00183c:	6220      	str	r0, [r4, #32]
        SET_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c00183e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 c001840:	f041 0101 	orr.w	r1, r1, #1
 c001844:	62a1      	str	r1, [r4, #40]	@ 0x28
        *(volatile uint32_t*)addr = (uint32_t)(value);
 c001846:	6013      	str	r3, [r2, #0]
 c001848:	f3bf 8f6f 	isb	sy
        *(volatile uint32_t*)(addr + 4) = (uint32_t)(value >> 32);
 c00184c:	6055      	str	r5, [r2, #4]
        while (FLASH->NSSR & FLASH_NSSR_NSBSY);
 c00184e:	6a21      	ldr	r1, [r4, #32]
 c001850:	03c9      	lsls	r1, r1, #15
 c001852:	d4fc      	bmi.n	c00184e <__acle_se_Secure_EraseWriteVerify+0xde>
        CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001854:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
    for (uint32_t i = 0; i < 256; i++) {
 c001856:	3301      	adds	r3, #1
        CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001858:	f021 0101 	bic.w	r1, r1, #1
    for (uint32_t i = 0; i < 256; i++) {
 c00185c:	42b3      	cmp	r3, r6
        CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c00185e:	62a1      	str	r1, [r4, #40]	@ 0x28
    for (uint32_t i = 0; i < 256; i++) {
 c001860:	f102 0208 	add.w	r2, r2, #8
 c001864:	d1e7      	bne.n	c001836 <__acle_se_Secure_EraseWriteVerify+0xc6>
  __ASM volatile ("dsb 0xF":::"memory");
 c001866:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c00186a:	f3bf 8f6f 	isb	sy
    debug_step = 5;
 c00186e:	2305      	movs	r3, #5
 c001870:	9301      	str	r3, [sp, #4]
    HAL_ICACHE_Invalidate();
 c001872:	f003 fb97 	bl	c004fa4 <HAL_ICACHE_Invalidate>
  __ASM volatile ("dsb 0xF":::"memory");
 c001876:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c00187a:	f3bf 8f6f 	isb	sy
    debug_step = 6;
 c00187e:	2306      	movs	r3, #6
 c001880:	4a18      	ldr	r2, [pc, #96]	@ (c0018e4 <__acle_se_Secure_EraseWriteVerify+0x174>)
 c001882:	9301      	str	r3, [sp, #4]
        uint64_t actual = *(volatile uint64_t*)addr;
 c001884:	4c1a      	ldr	r4, [pc, #104]	@ (c0018f0 <__acle_se_Secure_EraseWriteVerify+0x180>)
    debug_step = 6;
 c001886:	4b18      	ldr	r3, [pc, #96]	@ (c0018e8 <__acle_se_Secure_EraseWriteVerify+0x178>)
        uint64_t actual = *(volatile uint64_t*)addr;
 c001888:	eb04 01c3 	add.w	r1, r4, r3, lsl #3
 c00188c:	e9d1 0100 	ldrd	r0, r1, [r1]
        if (actual == expected) {
 c001890:	428a      	cmp	r2, r1
 c001892:	bf08      	it	eq
 c001894:	4283      	cmpeq	r3, r0
            debug_match++;
 c001896:	bf0b      	itete	eq
 c001898:	9902      	ldreq	r1, [sp, #8]
            debug_notmatch++;
 c00189a:	9903      	ldrne	r1, [sp, #12]
            debug_match++;
 c00189c:	3101      	addeq	r1, #1
            debug_notmatch++;
 c00189e:	3101      	addne	r1, #1
            debug_match++;
 c0018a0:	bf0c      	ite	eq
 c0018a2:	9102      	streq	r1, [sp, #8]
            debug_notmatch++;
 c0018a4:	9103      	strne	r1, [sp, #12]
    for (uint32_t j = 0; j < 256; j++) {
 c0018a6:	3301      	adds	r3, #1
 c0018a8:	f142 0200 	adc.w	r2, r2, #0
 c0018ac:	42aa      	cmp	r2, r5
 c0018ae:	bf08      	it	eq
 c0018b0:	42b3      	cmpeq	r3, r6
 c0018b2:	d1e9      	bne.n	c001888 <__acle_se_Secure_EraseWriteVerify+0x118>
    SET_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK);
 c0018b4:	4a07      	ldr	r2, [pc, #28]	@ (c0018d4 <__acle_se_Secure_EraseWriteVerify+0x164>)
 c0018b6:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 c0018b8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 c0018bc:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_ICACHE_Enable();
 c0018be:	f003 fb13 	bl	c004ee8 <HAL_ICACHE_Enable>
    if (debug_match == 256) {
 c0018c2:	9b02      	ldr	r3, [sp, #8]
 c0018c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
        debug_step = 100;  //  Success
 c0018c8:	bf0c      	ite	eq
 c0018ca:	2364      	moveq	r3, #100	@ 0x64
        debug_step = 101;  //  Failed
 c0018cc:	2365      	movne	r3, #101	@ 0x65
 c0018ce:	9301      	str	r3, [sp, #4]
 c0018d0:	e764      	b.n	c00179c <__acle_se_Secure_EraseWriteVerify+0x2c>
 c0018d2:	bf00      	nop
 c0018d4:	50022000 	.word	0x50022000
 c0018d8:	45670123 	.word	0x45670123
 c0018dc:	30000010 	.word	0x30000010
 c0018e0:	0807f800 	.word	0x0807f800
 c0018e4:	12345678 	.word	0x12345678
 c0018e8:	9abcdef0 	.word	0x9abcdef0
 c0018ec:	9abcdff0 	.word	0x9abcdff0
 c0018f0:	32210080 	.word	0x32210080

0c0018f4 <__acle_se_Simulate_flash_write_128KB>:



__attribute__((cmse_nonsecure_entry))
void Simulate_flash_write_128KB(uint32_t start_addr, uint8_t start_val, uint32_t *success)
{
 c0018f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    int num_pages = 4;
    uint32_t page_size = FLASH_PAGE_SIZE;  // 2KB = 0x800

    // Initialize as failed
    *success = 0;
 c0018f8:	2300      	movs	r3, #0
 c0018fa:	4e61      	ldr	r6, [pc, #388]	@ (c001a80 <__acle_se_Simulate_flash_write_128KB+0x18c>)
{
 c0018fc:	4615      	mov	r5, r2
    *success = 0;
 c0018fe:	6013      	str	r3, [r2, #0]
{
 c001900:	4604      	mov	r4, r0
    *success = 0;
 c001902:	4632      	mov	r2, r6
{
 c001904:	b2c9      	uxtb	r1, r1

    static  uint8_t data[FLASH_PAGE_SIZE];
    for(int i = 0; i < 2048; i++) {
        data[i] = i + start_val;
 c001906:	18c8      	adds	r0, r1, r3
    for(int i = 0; i < 2048; i++) {
 c001908:	3301      	adds	r3, #1
 c00190a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
        data[i] = i + start_val;
 c00190e:	f802 0b01 	strb.w	r0, [r2], #1
    for(int i = 0; i < 2048; i++) {
 c001912:	d1f8      	bne.n	c001906 <__acle_se_Simulate_flash_write_128KB+0x12>
    }
    HAL_ICACHE_Disable();
 c001914:	f003 faf2 	bl	c004efc <HAL_ICACHE_Disable>

    // Unlock NS Flash
    FLASH->NSKEYR = FLASH_KEY1;
 c001918:	4b5a      	ldr	r3, [pc, #360]	@ (c001a84 <__acle_se_Simulate_flash_write_128KB+0x190>)
 c00191a:	4a5b      	ldr	r2, [pc, #364]	@ (c001a88 <__acle_se_Simulate_flash_write_128KB+0x194>)
 c00191c:	609a      	str	r2, [r3, #8]
    FLASH->NSKEYR = FLASH_KEY2;
 c00191e:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 c001922:	609a      	str	r2, [r3, #8]

    if (FLASH->NSCR & FLASH_NSCR_NSLOCK) {
 c001924:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c001926:	2a00      	cmp	r2, #0
 c001928:	da37      	bge.n	c00199a <__acle_se_Simulate_flash_write_128KB+0xa6>
        HAL_ICACHE_Enable();
 c00192a:	f003 fadd 	bl	c004ee8 <HAL_ICACHE_Enable>
        }
    }

    // All verification passed
    *success = 1;
}
 c00192e:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c001932:	4670      	mov	r0, lr
 c001934:	4671      	mov	r1, lr
 c001936:	4672      	mov	r2, lr
 c001938:	4673      	mov	r3, lr
 c00193a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c00193e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001942:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001946:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c00194a:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00194e:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001952:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001956:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c00195a:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c00195e:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001962:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001966:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c00196a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c00196e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001972:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001976:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c00197a:	f38e 8c00 	msr	CPSR_fs, lr
 c00197e:	b410      	push	{r4}
 c001980:	eef1 ca10 	vmrs	ip, fpscr
 c001984:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001988:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c00198c:	ea0c 0c04 	and.w	ip, ip, r4
 c001990:	eee1 ca10 	vmsr	fpscr, ip
 c001994:	bc10      	pop	{r4}
 c001996:	46f4      	mov	ip, lr
 c001998:	4774      	bxns	lr
    pFlash.ProcedureOnGoing = FLASH_TYPEERASE_PAGES;
 c00199a:	2102      	movs	r1, #2
    FLASH->NSSR = 0xFFFFFFFF;
 c00199c:	f04f 38ff 	mov.w	r8, #4294967295
    pFlash.ProcedureOnGoing = FLASH_TYPEERASE_PAGES;
 c0019a0:	4a3a      	ldr	r2, [pc, #232]	@ (c001a8c <__acle_se_Simulate_flash_write_128KB+0x198>)
 c0019a2:	6091      	str	r1, [r2, #8]
    FLASH->NSSR = 0xFFFFFFFF;
 c0019a4:	f8c3 8020 	str.w	r8, [r3, #32]
  __ASM volatile ("dsb 0xF":::"memory");
 c0019a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c0019ac:	f3bf 8f6f 	isb	sy
       for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c0019b0:	4627      	mov	r7, r4
    	uint32_t end_addr = start_addr + (num_pages * page_size) - 8;  // 8KB - 8 bytes
 c0019b2:	f504 5eff 	add.w	lr, r4, #8160	@ 0x1fe0
 c0019b6:	f10e 0e18 	add.w	lr, lr, #24
       for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c0019ba:	4577      	cmp	r7, lr
 c0019bc:	d92c      	bls.n	c001a18 <__acle_se_Simulate_flash_write_128KB+0x124>
  __ASM volatile ("dsb 0xF":::"memory");
 c0019be:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c0019c2:	f3bf 8f6f 	isb	sy
    SET_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK);
 c0019c6:	4a2f      	ldr	r2, [pc, #188]	@ (c001a84 <__acle_se_Simulate_flash_write_128KB+0x190>)
 c0019c8:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 c0019ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 c0019ce:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_ICACHE_Invalidate();
 c0019d0:	f003 fae8 	bl	c004fa4 <HAL_ICACHE_Invalidate>
  __ASM volatile ("dsb 0xF":::"memory");
 c0019d4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c0019d8:	f3bf 8f6f 	isb	sy
    HAL_ICACHE_Enable();
 c0019dc:	f003 fa84 	bl	c004ee8 <HAL_ICACHE_Enable>
    for (int page = 0; page < num_pages; page++) {
 c0019e0:	f504 5000 	add.w	r0, r4, #8192	@ 0x2000
        for (uint32_t i = 0; i < page_size; i++) {
 c0019e4:	4a2a      	ldr	r2, [pc, #168]	@ (c001a90 <__acle_se_Simulate_flash_write_128KB+0x19c>)
 c0019e6:	2300      	movs	r3, #0
       for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c0019e8:	4611      	mov	r1, r2
            buf[i] = *(volatile uint8_t*)(page_addr + i);
 c0019ea:	5d1f      	ldrb	r7, [r3, r4]
        for (uint32_t i = 0; i < page_size; i++) {
 c0019ec:	3301      	adds	r3, #1
 c0019ee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
            buf[i] = *(volatile uint8_t*)(page_addr + i);
 c0019f2:	f801 7b01 	strb.w	r7, [r1], #1
        for (uint32_t i = 0; i < page_size; i++) {
 c0019f6:	d1f8      	bne.n	c0019ea <__acle_se_Simulate_flash_write_128KB+0xf6>
 c0019f8:	4631      	mov	r1, r6
            if (buf[i] != data[i]) {
 c0019fa:	f812 cb01 	ldrb.w	ip, [r2], #1
 c0019fe:	f811 7b01 	ldrb.w	r7, [r1], #1
 c001a02:	45bc      	cmp	ip, r7
 c001a04:	d193      	bne.n	c00192e <__acle_se_Simulate_flash_write_128KB+0x3a>
        for (uint32_t i = 0; i < page_size; i++) {
 c001a06:	3b01      	subs	r3, #1
 c001a08:	d1f7      	bne.n	c0019fa <__acle_se_Simulate_flash_write_128KB+0x106>
    for (int page = 0; page < num_pages; page++) {
 c001a0a:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 c001a0e:	4284      	cmp	r4, r0
 c001a10:	d1e8      	bne.n	c0019e4 <__acle_se_Simulate_flash_write_128KB+0xf0>
    *success = 1;
 c001a12:	2301      	movs	r3, #1
 c001a14:	602b      	str	r3, [r5, #0]
 c001a16:	e78a      	b.n	c00192e <__acle_se_Simulate_flash_write_128KB+0x3a>
           uint32_t offset = (addr - start_addr) % page_size;  // Offset within current page
 c001a18:	2200      	movs	r2, #0
           uint64_t value = 0;
 c001a1a:	4692      	mov	sl, r2
 c001a1c:	4691      	mov	r9, r2
           uint32_t offset = (addr - start_addr) % page_size;  // Offset within current page
 c001a1e:	eba7 0c04 	sub.w	ip, r7, r4
 c001a22:	f3cc 0c0a 	ubfx	ip, ip, #0, #11
 c001a26:	44b4      	add	ip, r6
               value |= ((uint64_t)data[offset + b]) << (b * 8);
 c001a28:	f81c 0b01 	ldrb.w	r0, [ip], #1
 c001a2c:	f1a2 0120 	sub.w	r1, r2, #32
 c001a30:	f1c2 0b20 	rsb	fp, r2, #32
 c001a34:	fa00 f101 	lsl.w	r1, r0, r1
 c001a38:	fa20 fb0b 	lsr.w	fp, r0, fp
 c001a3c:	ea41 010b 	orr.w	r1, r1, fp
 c001a40:	4090      	lsls	r0, r2
           for (int b = 0; b < 8; b++) {
 c001a42:	3208      	adds	r2, #8
               value |= ((uint64_t)data[offset + b]) << (b * 8);
 c001a44:	ea40 000a 	orr.w	r0, r0, sl
 c001a48:	ea41 0109 	orr.w	r1, r1, r9
           for (int b = 0; b < 8; b++) {
 c001a4c:	2a40      	cmp	r2, #64	@ 0x40
               value |= ((uint64_t)data[offset + b]) << (b * 8);
 c001a4e:	4682      	mov	sl, r0
 c001a50:	4689      	mov	r9, r1
           for (int b = 0; b < 8; b++) {
 c001a52:	d1e9      	bne.n	c001a28 <__acle_se_Simulate_flash_write_128KB+0x134>
           while (FLASH->NSSR & FLASH_NSSR_NSBSY);
 c001a54:	6a1a      	ldr	r2, [r3, #32]
 c001a56:	03d2      	lsls	r2, r2, #15
 c001a58:	d4fc      	bmi.n	c001a54 <__acle_se_Simulate_flash_write_128KB+0x160>
           FLASH->NSSR = 0xFFFFFFFF;
 c001a5a:	f8c3 8020 	str.w	r8, [r3, #32]
           SET_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001a5e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c001a60:	f042 0201 	orr.w	r2, r2, #1
 c001a64:	629a      	str	r2, [r3, #40]	@ 0x28
           *(volatile uint32_t*)addr = (uint32_t)(value);
 c001a66:	6038      	str	r0, [r7, #0]
 c001a68:	f3bf 8f6f 	isb	sy
           *(volatile uint32_t*)(addr + 4) = (uint32_t)(value >> 32);
 c001a6c:	6079      	str	r1, [r7, #4]
           while (FLASH->NSSR & FLASH_NSSR_NSBSY);
 c001a6e:	6a1a      	ldr	r2, [r3, #32]
 c001a70:	03d2      	lsls	r2, r2, #15
 c001a72:	d4fc      	bmi.n	c001a6e <__acle_se_Simulate_flash_write_128KB+0x17a>
           CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001a74:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
       for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001a76:	3708      	adds	r7, #8
           CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001a78:	f022 0201 	bic.w	r2, r2, #1
 c001a7c:	629a      	str	r2, [r3, #40]	@ 0x28
       for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001a7e:	e79c      	b.n	c0019ba <__acle_se_Simulate_flash_write_128KB+0xc6>
 c001a80:	300008a4 	.word	0x300008a4
 c001a84:	50022000 	.word	0x50022000
 c001a88:	45670123 	.word	0x45670123
 c001a8c:	30000010 	.word	0x30000010
 c001a90:	300000a4 	.word	0x300000a4

0c001a94 <__acle_se_Secure_WriteFlash_128KB>:


__attribute__((cmse_nonsecure_entry))
void Secure_WriteFlash_128KB(uint32_t *success_words, uint32_t *failed_words)
{
 c001a94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c001a98:	4607      	mov	r7, r0
 c001a9a:	460e      	mov	r6, r1
    uint32_t total_words = (end_addr - start_addr + 1) / 8;  // 16,384 words

    uint32_t success = 0;
    uint32_t failed = 0;

    HAL_ICACHE_Disable();
 c001a9c:	f003 fa2e 	bl	c004efc <HAL_ICACHE_Disable>

    // Unlock NS Flash
    FLASH->NSKEYR = FLASH_KEY1;
 c001aa0:	4b4c      	ldr	r3, [pc, #304]	@ (c001bd4 <__acle_se_Secure_WriteFlash_128KB+0x140>)
 c001aa2:	4a4d      	ldr	r2, [pc, #308]	@ (c001bd8 <__acle_se_Secure_WriteFlash_128KB+0x144>)
 c001aa4:	609a      	str	r2, [r3, #8]
    FLASH->NSKEYR = FLASH_KEY2;
 c001aa6:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 c001aaa:	609a      	str	r2, [r3, #8]

    if (FLASH->NSCR & FLASH_NSCR_NSLOCK) {
 c001aac:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c001aae:	2a00      	cmp	r2, #0
 c001ab0:	da3c      	bge.n	c001b2c <__acle_se_Secure_WriteFlash_128KB+0x98>
        HAL_ICACHE_Enable();
 c001ab2:	f003 fa19 	bl	c004ee8 <HAL_ICACHE_Enable>
        *success_words = 0;
        *failed_words = total_words;
        return;
 c001ab6:	2400      	movs	r4, #0
 c001ab8:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
        *success_words = 0;
 c001abc:	603c      	str	r4, [r7, #0]
    SET_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK);
    HAL_ICACHE_Enable();

    *success_words = success;
    *failed_words = failed;
}
 c001abe:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001ac2:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001ac6:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001aca:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001ace:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001ad2:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001ad6:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001ada:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001ade:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001ae2:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001ae6:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001aea:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001aee:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001af2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001af6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
        *failed_words = total_words;
 c001afa:	6035      	str	r5, [r6, #0]
}
 c001afc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001b00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 c001b04:	4670      	mov	r0, lr
 c001b06:	4671      	mov	r1, lr
 c001b08:	4672      	mov	r2, lr
 c001b0a:	4673      	mov	r3, lr
 c001b0c:	f38e 8c00 	msr	CPSR_fs, lr
 c001b10:	b410      	push	{r4}
 c001b12:	eef1 ca10 	vmrs	ip, fpscr
 c001b16:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001b1a:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001b1e:	ea0c 0c04 	and.w	ip, ip, r4
 c001b22:	eee1 ca10 	vmsr	fpscr, ip
 c001b26:	bc10      	pop	{r4}
 c001b28:	46f4      	mov	ip, lr
 c001b2a:	4774      	bxns	lr
    pFlash.ProcedureOnGoing = FLASH_TYPEERASE_PAGES;
 c001b2c:	2102      	movs	r1, #2
    FLASH->NSSR = 0xFFFFFFFF;
 c001b2e:	f04f 35ff 	mov.w	r5, #4294967295
    pFlash.ProcedureOnGoing = FLASH_TYPEERASE_PAGES;
 c001b32:	4a2a      	ldr	r2, [pc, #168]	@ (c001bdc <__acle_se_Secure_WriteFlash_128KB+0x148>)
 c001b34:	6091      	str	r1, [r2, #8]
    FLASH->NSSR = 0xFFFFFFFF;
 c001b36:	621d      	str	r5, [r3, #32]
  __ASM volatile ("dsb 0xF":::"memory");
 c001b38:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001b3c:	f3bf 8f6f 	isb	sy
 c001b40:	4927      	ldr	r1, [pc, #156]	@ (c001be0 <__acle_se_Secure_WriteFlash_128KB+0x14c>)
    for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001b42:	4a28      	ldr	r2, [pc, #160]	@ (c001be4 <__acle_se_Secure_WriteFlash_128KB+0x150>)
        *(volatile uint32_t*)(addr + 4) = (uint32_t)(value >> 32);
 c001b44:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ c001be8 <__acle_se_Secure_WriteFlash_128KB+0x154>
    for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001b48:	f8df c0a0 	ldr.w	ip, [pc, #160]	@ c001bec <__acle_se_Secure_WriteFlash_128KB+0x158>
        while (FLASH->NSSR & FLASH_NSSR_NSBSY);
 c001b4c:	6a18      	ldr	r0, [r3, #32]
 c001b4e:	03c0      	lsls	r0, r0, #15
 c001b50:	d4fc      	bmi.n	c001b4c <__acle_se_Secure_WriteFlash_128KB+0xb8>
        FLASH->NSSR = 0xFFFFFFFF;
 c001b52:	621d      	str	r5, [r3, #32]
        SET_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001b54:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 c001b56:	f040 0001 	orr.w	r0, r0, #1
 c001b5a:	6298      	str	r0, [r3, #40]	@ 0x28
        *(volatile uint32_t*)addr = (uint32_t)(value);
 c001b5c:	6011      	str	r1, [r2, #0]
 c001b5e:	f3bf 8f6f 	isb	sy
        *(volatile uint32_t*)(addr + 4) = (uint32_t)(value >> 32);
 c001b62:	f8c2 8004 	str.w	r8, [r2, #4]
        while (FLASH->NSSR & FLASH_NSSR_NSBSY);
 c001b66:	6a1c      	ldr	r4, [r3, #32]
 c001b68:	f414 3480 	ands.w	r4, r4, #65536	@ 0x10000
 c001b6c:	d1fb      	bne.n	c001b66 <__acle_se_Secure_WriteFlash_128KB+0xd2>
        CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001b6e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
    for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001b70:	3208      	adds	r2, #8
        CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001b72:	f020 0001 	bic.w	r0, r0, #1
    for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001b76:	4562      	cmp	r2, ip
        CLEAR_BIT(FLASH->NSCR, FLASH_NSCR_NSPG);
 c001b78:	6298      	str	r0, [r3, #40]	@ 0x28
    for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001b7a:	f101 0101 	add.w	r1, r1, #1
 c001b7e:	d1e5      	bne.n	c001b4c <__acle_se_Secure_WriteFlash_128KB+0xb8>
  __ASM volatile ("dsb 0xF":::"memory");
 c001b80:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001b84:	f3bf 8f6f 	isb	sy
    HAL_ICACHE_Invalidate();
 c001b88:	f003 fa0c 	bl	c004fa4 <HAL_ICACHE_Invalidate>
  __ASM volatile ("dsb 0xF":::"memory");
 c001b8c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001b90:	f3bf 8f6f 	isb	sy
    uint32_t failed = 0;
 c001b94:	4625      	mov	r5, r4
 c001b96:	4b12      	ldr	r3, [pc, #72]	@ (c001be0 <__acle_se_Secure_WriteFlash_128KB+0x14c>)
 c001b98:	4a13      	ldr	r2, [pc, #76]	@ (c001be8 <__acle_se_Secure_WriteFlash_128KB+0x154>)
        uint64_t actual = *(volatile uint64_t*)addr;
 c001b9a:	f8df e054 	ldr.w	lr, [pc, #84]	@ c001bf0 <__acle_se_Secure_WriteFlash_128KB+0x15c>
    for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001b9e:	f8df c054 	ldr.w	ip, [pc, #84]	@ c001bf4 <__acle_se_Secure_WriteFlash_128KB+0x160>
        uint64_t actual = *(volatile uint64_t*)addr;
 c001ba2:	eb0e 01c3 	add.w	r1, lr, r3, lsl #3
 c001ba6:	e9d1 0100 	ldrd	r0, r1, [r1]
        if (actual == expected) {
 c001baa:	428a      	cmp	r2, r1
 c001bac:	bf08      	it	eq
 c001bae:	4283      	cmpeq	r3, r0
            success++;
 c001bb0:	bf0c      	ite	eq
 c001bb2:	3401      	addeq	r4, #1
            failed++;
 c001bb4:	3501      	addne	r5, #1
    for (uint32_t addr = start_addr; addr <= end_addr; addr += 8) {
 c001bb6:	3301      	adds	r3, #1
 c001bb8:	f142 0200 	adc.w	r2, r2, #0
 c001bbc:	4542      	cmp	r2, r8
 c001bbe:	bf08      	it	eq
 c001bc0:	4563      	cmpeq	r3, ip
 c001bc2:	d1ee      	bne.n	c001ba2 <__acle_se_Secure_WriteFlash_128KB+0x10e>
    SET_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK);
 c001bc4:	4a03      	ldr	r2, [pc, #12]	@ (c001bd4 <__acle_se_Secure_WriteFlash_128KB+0x140>)
 c001bc6:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 c001bc8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 c001bcc:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_ICACHE_Enable();
 c001bce:	f003 f98b 	bl	c004ee8 <HAL_ICACHE_Enable>
    *failed_words = failed;
 c001bd2:	e773      	b.n	c001abc <__acle_se_Secure_WriteFlash_128KB+0x28>
 c001bd4:	50022000 	.word	0x50022000
 c001bd8:	45670123 	.word	0x45670123
 c001bdc:	30000010 	.word	0x30000010
 c001be0:	9abcdef0 	.word	0x9abcdef0
 c001be4:	08060000 	.word	0x08060000
 c001be8:	12345678 	.word	0x12345678
 c001bec:	08080000 	.word	0x08080000
 c001bf0:	321f0880 	.word	0x321f0880
 c001bf4:	9abd1ef0 	.word	0x9abd1ef0

0c001bf8 <__acle_se_Secure_Flash256KB>:



__attribute__((cmse_nonsecure_entry))
void Secure_Flash256KB(FlashResult_t *result)
{
 c001bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c001bfc:	b091      	sub	sp, #68	@ 0x44
 c001bfe:	2100      	movs	r1, #0
 c001c00:	46eb      	mov	fp, sp
	// just run 10 pages
    if (!result) return;
 c001c02:	4604      	mov	r4, r0
{
 c001c04:	af02      	add	r7, sp, #8
    if (!result) return;
 c001c06:	b3a0      	cbz	r0, c001c72 <__acle_se_Secure_Flash256KB+0x7a>
    const uint64_t FLASH_TEST_DATA_BASE = 0x1234567890ABCDEFULL;

    HAL_StatusTypeDef status;
    uint32_t PageError = 0;

    result->total_pages = TOTAL_PAGES;
 c001c08:	230a      	movs	r3, #10
    result->success_pages = 0;
    result->failed_pages = 0;
    result->total_words = 0;
 c001c0a:	e9c0 1102 	strd	r1, r1, [r0, #8]
    result->success_pages = 0;
 c001c0e:	e9c0 3100 	strd	r3, r1, [r0]
    result->success_words = 0;
    result->failed_words = 0;
 c001c12:	e9c0 1104 	strd	r1, r1, [r0, #16]

    // --- BB Attribute Management Variables ---
    FLASH_BBAttributesTypeDef flash_bb_attr = {0};
 c001c16:	2210      	movs	r2, #16
 c001c18:	f107 0028 	add.w	r0, r7, #40	@ 0x28
    uint32_t PageError = 0;
 c001c1c:	60f9      	str	r1, [r7, #12]
    uint32_t saved_attr_array[4] = {0}; // Bank 2 has 128 pages, 128/32 = 4 uint32_t values
    uint8_t original_page_is_secure[TOTAL_PAGES];

    flash_bb_attr.Bank = FLASH_BANK_2;
    flash_bb_attr.BBAttributesType = FLASH_BB_SEC;
 c001c1e:	2501      	movs	r5, #1
    FLASH_BBAttributesTypeDef flash_bb_attr = {0};
 c001c20:	f008 fa0e 	bl	c00a040 <memset>
    flash_bb_attr.BBAttributesType = FLASH_BB_SEC;
 c001c24:	2302      	movs	r3, #2
    HAL_FLASHEx_GetConfigBBAttributes(&flash_bb_attr);
 c001c26:	f107 0020 	add.w	r0, r7, #32
    flash_bb_attr.BBAttributesType = FLASH_BB_SEC;
 c001c2a:	e9c7 3508 	strd	r3, r5, [r7, #32]
    HAL_FLASHEx_GetConfigBBAttributes(&flash_bb_attr);
 c001c2e:	f002 f97b 	bl	c003f28 <HAL_FLASHEx_GetConfigBBAttributes>

    if (status != HAL_OK) {
 c001c32:	23f6      	movs	r3, #246	@ 0xf6
           uint32_t page = START_PAGE + i;
           uint32_t attr_index = page / 32;
           uint32_t attr_bit = page % 32;

           // Check if it's already secure
           if (flash_bb_attr.BBAttributes_array[attr_index] & (1U << attr_bit)) {
 c001c34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
           uint32_t attr_bit = page % 32;
 c001c36:	f003 011f 	and.w	r1, r3, #31
           if (flash_bb_attr.BBAttributes_array[attr_index] & (1U << attr_bit)) {
 c001c3a:	fa05 f101 	lsl.w	r1, r5, r1
 c001c3e:	420a      	tst	r2, r1
               original_page_is_secure[i] = 1;
           } else {
               original_page_is_secure[i] = 0;
               // Set bit to make page Secure
               flash_bb_attr.BBAttributes_array[attr_index] |= (1U << attr_bit);
 c001c40:	bf08      	it	eq
 c001c42:	430a      	orreq	r2, r1
       for (uint32_t i = 0; i < TOTAL_PAGES; i++) {
 c001c44:	f103 0301 	add.w	r3, r3, #1
               flash_bb_attr.BBAttributes_array[attr_index] |= (1U << attr_bit);
 c001c48:	bf08      	it	eq
 c001c4a:	647a      	streq	r2, [r7, #68]	@ 0x44
       for (uint32_t i = 0; i < TOTAL_PAGES; i++) {
 c001c4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 c001c50:	d1f0      	bne.n	c001c34 <__acle_se_Secure_Flash256KB+0x3c>
           }
       }

       // Apply the new (all-secure) attributes
          status = HAL_FLASHEx_ConfigBBAttributes(&flash_bb_attr);
 c001c52:	f107 0020 	add.w	r0, r7, #32
 c001c56:	f002 f93d 	bl	c003ed4 <HAL_FLASHEx_ConfigBBAttributes>
          if (status != HAL_OK) {
 c001c5a:	b950      	cbnz	r0, c001c72 <__acle_se_Secure_Flash256KB+0x7a>
              // Failed to promote pages, cannot proceed
              return;
          }

    uint32_t start_time = HAL_GetTick();
 c001c5c:	f000 fd9c 	bl	c002798 <HAL_GetTick>
 c001c60:	4681      	mov	r9, r0

    status = HAL_FLASH_Unlock();
 c001c62:	f001 fe45 	bl	c0038f0 <HAL_FLASH_Unlock>
    if (status != HAL_OK) {
 c001c66:	b3e8      	cbz	r0, c001ce4 <__acle_se_Secure_Flash256KB+0xec>
        }
    }

    HAL_FLASH_Lock();

    result->time_ms = HAL_GetTick() - start_time;
 c001c68:	f000 fd96 	bl	c002798 <HAL_GetTick>
 c001c6c:	eba0 0009 	sub.w	r0, r0, r9
 c001c70:	61a0      	str	r0, [r4, #24]
    if (!result) return;
 c001c72:	46dd      	mov	sp, fp
}
 c001c74:	373c      	adds	r7, #60	@ 0x3c
 c001c76:	46bd      	mov	sp, r7
 c001c78:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001c7c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c001c80:	4670      	mov	r0, lr
 c001c82:	4671      	mov	r1, lr
 c001c84:	4672      	mov	r2, lr
 c001c86:	4673      	mov	r3, lr
 c001c88:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001c8c:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001c90:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001c94:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001c98:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001c9c:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001ca0:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001ca4:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001ca8:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001cac:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001cb0:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001cb4:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001cb8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001cbc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001cc0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001cc4:	f38e 8c00 	msr	CPSR_fs, lr
 c001cc8:	b410      	push	{r4}
 c001cca:	eef1 ca10 	vmrs	ip, fpscr
 c001cce:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c001cd2:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c001cd6:	ea0c 0c04 	and.w	ip, ip, r4
 c001cda:	eee1 ca10 	vmsr	fpscr, ip
 c001cde:	bc10      	pop	{r4}
 c001ce0:	46f4      	mov	ip, lr
 c001ce2:	4774      	bxns	lr
 c001ce4:	4d42      	ldr	r5, [pc, #264]	@ (c001df0 <__acle_se_Secure_Flash256KB+0x1f8>)
 c001ce6:	f8df 8124 	ldr.w	r8, [pc, #292]	@ c001e0c <__acle_se_Secure_Flash256KB+0x214>
        uint32_t page = START_PAGE + i;
 c001cea:	4e42      	ldr	r6, [pc, #264]	@ (c001df4 <__acle_se_Secure_Flash256KB+0x1fc>)
        while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) {};
 c001cec:	4b42      	ldr	r3, [pc, #264]	@ (c001df8 <__acle_se_Secure_Flash256KB+0x200>)
        uint32_t page = START_PAGE + i;
 c001cee:	19ae      	adds	r6, r5, r6
        while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) {};
 c001cf0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c001cf2:	03d2      	lsls	r2, r2, #15
 c001cf4:	d4fc      	bmi.n	c001cf0 <__acle_se_Secure_Flash256KB+0xf8>
        if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS)) {
 c001cf6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 c001cf8:	4940      	ldr	r1, [pc, #256]	@ (c001dfc <__acle_se_Secure_Flash256KB+0x204>)
 c001cfa:	420a      	tst	r2, r1
 c001cfc:	d009      	beq.n	c001d12 <__acle_se_Secure_Flash256KB+0x11a>
            __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 c001cfe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 c001d00:	f042 4270 	orr.w	r2, r2, #4026531840	@ 0xf0000000
 c001d04:	631a      	str	r2, [r3, #48]	@ 0x30
 c001d06:	6a1a      	ldr	r2, [r3, #32]
 c001d08:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 c001d0c:	621a      	str	r2, [r3, #32]
 c001d0e:	22fa      	movs	r2, #250	@ 0xfa
 c001d10:	625a      	str	r2, [r3, #36]	@ 0x24
        EraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 c001d12:	2302      	movs	r3, #2
        EraseInit.Banks = FLASH_BANK_2;
 c001d14:	e9c7 3304 	strd	r3, r3, [r7, #16]
        EraseInit.NbPages = 1;
 c001d18:	2301      	movs	r3, #1
        status = HAL_FLASHEx_Erase(&EraseInit, &PageError);
 c001d1a:	f107 010c 	add.w	r1, r7, #12
 c001d1e:	f107 0010 	add.w	r0, r7, #16
        EraseInit.Page = page;
 c001d22:	61be      	str	r6, [r7, #24]
        EraseInit.NbPages = 1;
 c001d24:	61fb      	str	r3, [r7, #28]
        status = HAL_FLASHEx_Erase(&EraseInit, &PageError);
 c001d26:	f002 f9d1 	bl	c0040cc <HAL_FLASHEx_Erase>
        if (status != HAL_OK || PageError != 0xFFFFFFFF) {
 c001d2a:	4682      	mov	sl, r0
 c001d2c:	b910      	cbnz	r0, c001d34 <__acle_se_Secure_Flash256KB+0x13c>
 c001d2e:	68fb      	ldr	r3, [r7, #12]
 c001d30:	3301      	adds	r3, #1
 c001d32:	d018      	beq.n	c001d66 <__acle_se_Secure_Flash256KB+0x16e>
        	    uint32_t flash_error = HAL_FLASH_GetError();
 c001d34:	f001 fe3a 	bl	c0039ac <HAL_FLASH_GetError>
        	    printf(" Erase FAIL on Page %lu! HAL_Status=%d, Flash_Error_Flags=0x%08lX, PageError=0x%08lX\r\n",
 c001d38:	68fa      	ldr	r2, [r7, #12]
        	    uint32_t flash_error = HAL_FLASH_GetError();
 c001d3a:	4603      	mov	r3, r0
        	    printf(" Erase FAIL on Page %lu! HAL_Status=%d, Flash_Error_Flags=0x%08lX, PageError=0x%08lX\r\n",
 c001d3c:	9200      	str	r2, [sp, #0]
 c001d3e:	4631      	mov	r1, r6
 c001d40:	4652      	mov	r2, sl
 c001d42:	482f      	ldr	r0, [pc, #188]	@ (c001e00 <__acle_se_Secure_Flash256KB+0x208>)
 c001d44:	f008 f834 	bl	c009db0 <iprintf>
        	    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 c001d48:	4b2b      	ldr	r3, [pc, #172]	@ (c001df8 <__acle_se_Secure_Flash256KB+0x200>)
 c001d4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 c001d4c:	f042 4270 	orr.w	r2, r2, #4026531840	@ 0xf0000000
 c001d50:	631a      	str	r2, [r3, #48]	@ 0x30
 c001d52:	6a1a      	ldr	r2, [r3, #32]
 c001d54:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 c001d58:	621a      	str	r2, [r3, #32]
 c001d5a:	22fa      	movs	r2, #250	@ 0xfa
 c001d5c:	625a      	str	r2, [r3, #36]	@ 0x24
            result->failed_pages++;
 c001d5e:	68a3      	ldr	r3, [r4, #8]
 c001d60:	3301      	adds	r3, #1
 c001d62:	60a3      	str	r3, [r4, #8]
 c001d64:	e037      	b.n	c001dd6 <__acle_se_Secure_Flash256KB+0x1de>
  __ASM volatile ("dsb 0xF":::"memory");
 c001d66:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001d6a:	f3bf 8f6f 	isb	sy
 c001d6e:	462e      	mov	r6, r5
 c001d70:	46c2      	mov	sl, r8
 c001d72:	4b24      	ldr	r3, [pc, #144]	@ (c001e04 <__acle_se_Secure_Flash256KB+0x20c>)
 c001d74:	eb03 23c5 	add.w	r3, r3, r5, lsl #11
 c001d78:	607b      	str	r3, [r7, #4]
        for (uint32_t dw = 0; dw < DW_PER_PAGE; dw++) {
 c001d7a:	f505 7380 	add.w	r3, r5, #256	@ 0x100
 c001d7e:	603b      	str	r3, [r7, #0]
            result->total_words++;
 c001d80:	68e3      	ldr	r3, [r4, #12]
            status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 c001d82:	4632      	mov	r2, r6
            result->total_words++;
 c001d84:	3301      	adds	r3, #1
 c001d86:	60e3      	str	r3, [r4, #12]
            status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 c001d88:	2001      	movs	r0, #1
 c001d8a:	4653      	mov	r3, sl
 c001d8c:	6879      	ldr	r1, [r7, #4]
 c001d8e:	f001 fe4f 	bl	c003a30 <HAL_FLASH_Program>
            if (status != HAL_OK) {
 c001d92:	b118      	cbz	r0, c001d9c <__acle_se_Secure_Flash256KB+0x1a4>
                result->failed_words++;
 c001d94:	6963      	ldr	r3, [r4, #20]
 c001d96:	3301      	adds	r3, #1
 c001d98:	6163      	str	r3, [r4, #20]
 c001d9a:	e7e0      	b.n	c001d5e <__acle_se_Secure_Flash256KB+0x166>
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 c001d9c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 c001da0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c001da4:	f3bf 8f6f 	isb	sy
            uint64_t verify_value = *(volatile uint64_t*)target_addr;
 c001da8:	687b      	ldr	r3, [r7, #4]
 c001daa:	e9d3 2300 	ldrd	r2, r3, [r3]
            if (verify_value == test_value) {
 c001dae:	4553      	cmp	r3, sl
 c001db0:	bf08      	it	eq
 c001db2:	42b2      	cmpeq	r2, r6
 c001db4:	d1ee      	bne.n	c001d94 <__acle_se_Secure_Flash256KB+0x19c>
                result->success_words++;
 c001db6:	6923      	ldr	r3, [r4, #16]
        for (uint32_t dw = 0; dw < DW_PER_PAGE; dw++) {
 c001db8:	3601      	adds	r6, #1
                result->success_words++;
 c001dba:	f103 0301 	add.w	r3, r3, #1
 c001dbe:	6123      	str	r3, [r4, #16]
        for (uint32_t dw = 0; dw < DW_PER_PAGE; dw++) {
 c001dc0:	687b      	ldr	r3, [r7, #4]
 c001dc2:	f14a 0a00 	adc.w	sl, sl, #0
 c001dc6:	3308      	adds	r3, #8
 c001dc8:	607b      	str	r3, [r7, #4]
 c001dca:	683b      	ldr	r3, [r7, #0]
 c001dcc:	42b3      	cmp	r3, r6
 c001dce:	d1d7      	bne.n	c001d80 <__acle_se_Secure_Flash256KB+0x188>
            result->success_pages++;
 c001dd0:	6863      	ldr	r3, [r4, #4]
 c001dd2:	3301      	adds	r3, #1
 c001dd4:	6063      	str	r3, [r4, #4]
    for (uint32_t i = 0; i < TOTAL_PAGES; i++) {
 c001dd6:	3501      	adds	r5, #1
 c001dd8:	4b0b      	ldr	r3, [pc, #44]	@ (c001e08 <__acle_se_Secure_Flash256KB+0x210>)
 c001dda:	4a0c      	ldr	r2, [pc, #48]	@ (c001e0c <__acle_se_Secure_Flash256KB+0x214>)
 c001ddc:	f148 0800 	adc.w	r8, r8, #0
 c001de0:	4590      	cmp	r8, r2
 c001de2:	bf08      	it	eq
 c001de4:	429d      	cmpeq	r5, r3
 c001de6:	d180      	bne.n	c001cea <__acle_se_Secure_Flash256KB+0xf2>
    HAL_FLASH_Lock();
 c001de8:	f001 fda2 	bl	c003930 <HAL_FLASH_Lock>
 c001dec:	e73c      	b.n	c001c68 <__acle_se_Secure_Flash256KB+0x70>
 c001dee:	bf00      	nop
 c001df0:	90abcee5 	.word	0x90abcee5
 c001df4:	6f543211 	.word	0x6f543211
 c001df8:	50022000 	.word	0x50022000
 c001dfc:	f00020fa 	.word	0xf00020fa
 c001e00:	0c00b1eb 	.word	0x0c00b1eb
 c001e04:	a9948800 	.word	0xa9948800
 c001e08:	90abceef 	.word	0x90abceef
 c001e0c:	12345678 	.word	0x12345678

0c001e10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 c001e10:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 c001e12:	4b14      	ldr	r3, [pc, #80]	@ (c001e64 <HAL_MspInit+0x54>)

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* GTZC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c001e14:	2008      	movs	r0, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 c001e16:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 c001e18:	f042 0201 	orr.w	r2, r2, #1
 c001e1c:	661a      	str	r2, [r3, #96]	@ 0x60
 c001e1e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 c001e20:	f002 0201 	and.w	r2, r2, #1
 c001e24:	9201      	str	r2, [sp, #4]
 c001e26:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 c001e28:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c001e2a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 c001e2e:	659a      	str	r2, [r3, #88]	@ 0x58
 c001e30:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c001e32:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 c001e36:	9202      	str	r2, [sp, #8]
 c001e38:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GTZC_CLK_ENABLE();
 c001e3a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 c001e3c:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 c001e40:	649a      	str	r2, [r3, #72]	@ 0x48
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c001e42:	2200      	movs	r2, #0
  __HAL_RCC_GTZC_CLK_ENABLE();
 c001e44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c001e46:	4611      	mov	r1, r2
  __HAL_RCC_GTZC_CLK_ENABLE();
 c001e48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 c001e4c:	9303      	str	r3, [sp, #12]
 c001e4e:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(GTZC_IRQn, 0, 0);
 c001e50:	f000 fe1a 	bl	c002a88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(GTZC_IRQn);
 c001e54:	2008      	movs	r0, #8
 c001e56:	f000 fe47 	bl	c002ae8 <HAL_NVIC_EnableIRQ>
  HAL_PWREx_DisableUCPDDeadBattery();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 c001e5a:	b005      	add	sp, #20
 c001e5c:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_PWREx_DisableUCPDDeadBattery();
 c001e60:	f003 bdfc 	b.w	c005a5c <HAL_PWREx_DisableUCPDDeadBattery>
 c001e64:	50021000 	.word	0x50021000

0c001e68 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 c001e68:	4770      	bx	lr

0c001e6a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 c001e6a:	e7fe      	b.n	c001e6a <HardFault_Handler>

0c001e6c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 c001e6c:	e7fe      	b.n	c001e6c <MemManage_Handler>

0c001e6e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 c001e6e:	e7fe      	b.n	c001e6e <BusFault_Handler>

0c001e70 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 c001e70:	e7fe      	b.n	c001e70 <UsageFault_Handler>

0c001e72 <SecureFault_Handler>:
void SecureFault_Handler(void)
{
  /* USER CODE BEGIN SecureFault_IRQn 0 */
  funcptr_NS callback_NS; /* non-secure callback function pointer */

  if(pSecureFaultCallback != (funcptr_NS)NULL)
 c001e72:	4b18      	ldr	r3, [pc, #96]	@ (c001ed4 <SecureFault_Handler+0x62>)
{
 c001e74:	b510      	push	{r4, lr}
  if(pSecureFaultCallback != (funcptr_NS)NULL)
 c001e76:	681c      	ldr	r4, [r3, #0]
 c001e78:	b354      	cbz	r4, c001ed0 <SecureFault_Handler+0x5e>
  {
   /* return function pointer with cleared LSB */
   callback_NS = (funcptr_NS)cmse_nsfptr_create(pSecureFaultCallback);

   callback_NS();
 c001e7a:	f024 0401 	bic.w	r4, r4, #1
 c001e7e:	0864      	lsrs	r4, r4, #1
 c001e80:	0064      	lsls	r4, r4, #1
 c001e82:	4620      	mov	r0, r4
 c001e84:	4621      	mov	r1, r4
 c001e86:	4622      	mov	r2, r4
 c001e88:	4623      	mov	r3, r4
 c001e8a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001e8e:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001e92:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001e96:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001e9a:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001e9e:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001ea2:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001ea6:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001eaa:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001eae:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001eb2:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001eb6:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001eba:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001ebe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001ec2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001ec6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001eca:	f007 fa60 	bl	c00938e <__gnu_cmse_nonsecure_call>
  while (1)
  {
    /* USER CODE BEGIN W1_SecureFault_IRQn 0 */
    /* USER CODE END W1_SecureFault_IRQn 0 */
  }
}
 c001ece:	bd10      	pop	{r4, pc}
  while (1)
 c001ed0:	e7fe      	b.n	c001ed0 <SecureFault_Handler+0x5e>
 c001ed2:	bf00      	nop
 c001ed4:	3000229c 	.word	0x3000229c

0c001ed8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
 c001ed8:	4770      	bx	lr

0c001eda <DebugMon_Handler>:
}

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 c001eda:	4770      	bx	lr

0c001edc <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 c001edc:	4770      	bx	lr

0c001ede <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 c001ede:	f000 bc50 	b.w	c002782 <HAL_IncTick>

0c001ee2 <GTZC_IRQHandler>:

/**
  * @brief This function handles Global TrustZone controller global interrupt.
  */
void GTZC_IRQHandler(void)
{
 c001ee2:	b510      	push	{r4, lr}
  /* USER CODE BEGIN GTZC_IRQn 0 */
  funcptr_NS callback_NS; /* non-secure callback function pointer */
  /* USER CODE END GTZC_IRQn 0 */
  HAL_GTZC_IRQHandler();
 c001ee4:	f002 ff97 	bl	c004e16 <HAL_GTZC_IRQHandler>
  /* USER CODE BEGIN GTZC_IRQn 1 */
  if(pSecureErrorCallback != (funcptr_NS)NULL)
 c001ee8:	4b17      	ldr	r3, [pc, #92]	@ (c001f48 <GTZC_IRQHandler+0x66>)
 c001eea:	681c      	ldr	r4, [r3, #0]
 c001eec:	b354      	cbz	r4, c001f44 <GTZC_IRQHandler+0x62>
  {
   /* return function pointer with cleared LSB */
   callback_NS = (funcptr_NS)cmse_nsfptr_create(pSecureErrorCallback);

   callback_NS();
 c001eee:	f024 0401 	bic.w	r4, r4, #1
 c001ef2:	0864      	lsrs	r4, r4, #1
 c001ef4:	0064      	lsls	r4, r4, #1
 c001ef6:	4620      	mov	r0, r4
 c001ef8:	4621      	mov	r1, r4
 c001efa:	4622      	mov	r2, r4
 c001efc:	4623      	mov	r3, r4
 c001efe:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c001f02:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c001f06:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c001f0a:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c001f0e:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c001f12:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c001f16:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c001f1a:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c001f1e:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c001f22:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c001f26:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c001f2a:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c001f2e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c001f32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c001f36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c001f3a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c001f3e:	f007 fa26 	bl	c00938e <__gnu_cmse_nonsecure_call>
  {
    /* Something went wrong in test case */
    while(1);
  }
  /* USER CODE END GTZC_IRQn 1 */
}
 c001f42:	bd10      	pop	{r4, pc}
    while(1);
 c001f44:	e7fe      	b.n	c001f44 <GTZC_IRQHandler+0x62>
 c001f46:	bf00      	nop
 c001f48:	30002298 	.word	0x30002298

0c001f4c <initialise_monitor_handles>:


/* Functions */
void initialise_monitor_handles()
{
}
 c001f4c:	4770      	bx	lr

0c001f4e <_getpid>:

int _getpid(void)
{
  return 1;
}
 c001f4e:	2001      	movs	r0, #1
 c001f50:	4770      	bx	lr

0c001f52 <_kill>:

int _kill(int pid, int sig)
{
 c001f52:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 c001f54:	f008 f8e6 	bl	c00a124 <__errno>
 c001f58:	2316      	movs	r3, #22
 c001f5a:	6003      	str	r3, [r0, #0]
  return -1;
}
 c001f5c:	f04f 30ff 	mov.w	r0, #4294967295
 c001f60:	bd08      	pop	{r3, pc}

0c001f62 <_exit>:

void _exit (int status)
{
 c001f62:	b508      	push	{r3, lr}
  errno = EINVAL;
 c001f64:	f008 f8de 	bl	c00a124 <__errno>
 c001f68:	2316      	movs	r3, #22
 c001f6a:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 c001f6c:	e7fe      	b.n	c001f6c <_exit+0xa>

0c001f6e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 c001f6e:	b570      	push	{r4, r5, r6, lr}
 c001f70:	460d      	mov	r5, r1
 c001f72:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 c001f74:	460e      	mov	r6, r1
 c001f76:	1b73      	subs	r3, r6, r5
 c001f78:	429c      	cmp	r4, r3
 c001f7a:	dc01      	bgt.n	c001f80 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 c001f7c:	4620      	mov	r0, r4
 c001f7e:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 c001f80:	f3af 8000 	nop.w
 c001f84:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 c001f88:	e7f5      	b.n	c001f76 <_read+0x8>

0c001f8a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 c001f8a:	b570      	push	{r4, r5, r6, lr}
 c001f8c:	460d      	mov	r5, r1
 c001f8e:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 c001f90:	460e      	mov	r6, r1
 c001f92:	1b73      	subs	r3, r6, r5
 c001f94:	429c      	cmp	r4, r3
 c001f96:	dc01      	bgt.n	c001f9c <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 c001f98:	4620      	mov	r0, r4
 c001f9a:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 c001f9c:	f816 0b01 	ldrb.w	r0, [r6], #1
 c001fa0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 c001fa4:	e7f5      	b.n	c001f92 <_write+0x8>

0c001fa6 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 c001fa6:	f04f 30ff 	mov.w	r0, #4294967295
 c001faa:	4770      	bx	lr

0c001fac <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 c001fac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 c001fb0:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 c001fb2:	604b      	str	r3, [r1, #4]
}
 c001fb4:	4770      	bx	lr

0c001fb6 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 c001fb6:	2001      	movs	r0, #1
 c001fb8:	4770      	bx	lr

0c001fba <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 c001fba:	2000      	movs	r0, #0
 c001fbc:	4770      	bx	lr

0c001fbe <_open>:

int _open(char *path, int flags, ...)
{
 c001fbe:	b40e      	push	{r1, r2, r3}
  (void)path;
  (void)flags;
  /* Pretend like we always fail */
  return -1;
}
 c001fc0:	f04f 30ff 	mov.w	r0, #4294967295
 c001fc4:	b003      	add	sp, #12
 c001fc6:	4770      	bx	lr

0c001fc8 <_wait>:

int _wait(int *status)
{
 c001fc8:	b508      	push	{r3, lr}
  (void)status;
  errno = ECHILD;
 c001fca:	f008 f8ab 	bl	c00a124 <__errno>
 c001fce:	230a      	movs	r3, #10
 c001fd0:	6003      	str	r3, [r0, #0]
  return -1;
}
 c001fd2:	f04f 30ff 	mov.w	r0, #4294967295
 c001fd6:	bd08      	pop	{r3, pc}

0c001fd8 <_unlink>:

int _unlink(char *name)
{
 c001fd8:	b508      	push	{r3, lr}
  (void)name;
  errno = ENOENT;
 c001fda:	f008 f8a3 	bl	c00a124 <__errno>
 c001fde:	2302      	movs	r3, #2
 c001fe0:	6003      	str	r3, [r0, #0]
  return -1;
}
 c001fe2:	f04f 30ff 	mov.w	r0, #4294967295
 c001fe6:	bd08      	pop	{r3, pc}

0c001fe8 <_times>:

int _times(struct tms *buf)
{
  (void)buf;
  return -1;
}
 c001fe8:	f04f 30ff 	mov.w	r0, #4294967295
 c001fec:	4770      	bx	lr

0c001fee <_stat>:

int _stat(char *file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 c001fee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 c001ff2:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 c001ff4:	604b      	str	r3, [r1, #4]
}
 c001ff6:	4770      	bx	lr

0c001ff8 <_link>:

int _link(char *old, char *new)
{
 c001ff8:	b508      	push	{r3, lr}
  (void)old;
  (void)new;
  errno = EMLINK;
 c001ffa:	f008 f893 	bl	c00a124 <__errno>
 c001ffe:	231f      	movs	r3, #31
 c002000:	6003      	str	r3, [r0, #0]
  return -1;
}
 c002002:	f04f 30ff 	mov.w	r0, #4294967295
 c002006:	bd08      	pop	{r3, pc}

0c002008 <_fork>:

int _fork(void)
{
 c002008:	b508      	push	{r3, lr}
  errno = EAGAIN;
 c00200a:	f008 f88b 	bl	c00a124 <__errno>
 c00200e:	230b      	movs	r3, #11
 c002010:	6003      	str	r3, [r0, #0]
  return -1;
}
 c002012:	f04f 30ff 	mov.w	r0, #4294967295
 c002016:	bd08      	pop	{r3, pc}

0c002018 <_execve>:

int _execve(char *name, char **argv, char **env)
{
 c002018:	b508      	push	{r3, lr}
  (void)name;
  (void)argv;
  (void)env;
  errno = ENOMEM;
 c00201a:	f008 f883 	bl	c00a124 <__errno>
 c00201e:	230c      	movs	r3, #12
 c002020:	6003      	str	r3, [r0, #0]
  return -1;
}
 c002022:	f04f 30ff 	mov.w	r0, #4294967295
 c002026:	bd08      	pop	{r3, pc}

0c002028 <_gettimeofday>:
int _gettimeofday(struct timeval *tv, void *tz)
{
  (void)tv;
  (void)tz;
  return 0;  // Return dummy value
}
 c002028:	2000      	movs	r0, #0
 c00202a:	4770      	bx	lr

0c00202c <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 c00202c:	4a0b      	ldr	r2, [pc, #44]	@ (c00205c <_sbrk+0x30>)
{
 c00202e:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 c002030:	6811      	ldr	r1, [r2, #0]
{
 c002032:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 c002034:	b909      	cbnz	r1, c00203a <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 c002036:	490a      	ldr	r1, [pc, #40]	@ (c002060 <_sbrk+0x34>)
 c002038:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 c00203a:	6810      	ldr	r0, [r2, #0]
 c00203c:	4909      	ldr	r1, [pc, #36]	@ (c002064 <_sbrk+0x38>)
 c00203e:	4c0a      	ldr	r4, [pc, #40]	@ (c002068 <_sbrk+0x3c>)
 c002040:	4403      	add	r3, r0
 c002042:	1b09      	subs	r1, r1, r4
 c002044:	428b      	cmp	r3, r1
 c002046:	d906      	bls.n	c002056 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 c002048:	f008 f86c 	bl	c00a124 <__errno>
 c00204c:	230c      	movs	r3, #12
 c00204e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 c002050:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 c002054:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 c002056:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 c002058:	e7fc      	b.n	c002054 <_sbrk+0x28>
 c00205a:	bf00      	nop
 c00205c:	300022a0 	.word	0x300022a0
 c002060:	30004e40 	.word	0x30004e40
 c002064:	30018000 	.word	0x30018000
 c002068:	00000400 	.word	0x00000400

0c00206c <BSP_GetVersion>:
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
int32_t BSP_GetVersion(void)
{
  return ((int32_t)STM32L5xx_NUCLEO_BSP_VERSION);
}
 c00206c:	4800      	ldr	r0, [pc, #0]	@ (c002070 <BSP_GetVersion+0x4>)
 c00206e:	4770      	bx	lr
 c002070:	01000400 	.word	0x01000400

0c002074 <BSP_GetBoardName>:
  * @retval pointer to the board name string
  */
const uint8_t* BSP_GetBoardName(void)
{
  return (const uint8_t*)STM32L5XX_NUCLEO_BSP_BOARD_NAME;
}
 c002074:	4800      	ldr	r0, [pc, #0]	@ (c002078 <BSP_GetBoardName+0x4>)
 c002076:	4770      	bx	lr
 c002078:	0c00b245 	.word	0x0c00b245

0c00207c <BSP_GetBoardID>:
  * @retval pointer to the board ID string
  */
const uint8_t* BSP_GetBoardID(void)
{
  return (const uint8_t*)STM32L5XX_NUCLEO_BSP_BOARD_ID;
}
 c00207c:	4800      	ldr	r0, [pc, #0]	@ (c002080 <BSP_GetBoardID+0x4>)
 c00207e:	4770      	bx	lr
 c002080:	0c00b256 	.word	0x0c00b256

0c002084 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 c002084:	b530      	push	{r4, r5, lr}
 c002086:	4b1c      	ldr	r3, [pc, #112]	@ (c0020f8 <BSP_LED_Init+0x74>)
 c002088:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_Init;

  /* Enable the GPIO_LED Clock */
  if (Led == LED1)
  {
    LED1_GPIO_CLK_ENABLE();
 c00208a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
  if (Led == LED1)
 c00208c:	b9f8      	cbnz	r0, c0020ce <BSP_LED_Init+0x4a>
    LED1_GPIO_CLK_ENABLE();
 c00208e:	f042 0204 	orr.w	r2, r2, #4
 c002092:	64da      	str	r2, [r3, #76]	@ 0x4c
 c002094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c002096:	f003 0304 	and.w	r3, r3, #4
 c00209a:	9300      	str	r3, [sp, #0]
 c00209c:	9b00      	ldr	r3, [sp, #0]
  {
    LED3_GPIO_CLK_ENABLE();
  }

  /* configure the GPIO_LED pin */
  GPIO_Init.Pin   = LED_PIN[Led];
 c00209e:	4b17      	ldr	r3, [pc, #92]	@ (c0020fc <BSP_LED_Init+0x78>)
  GPIO_Init.Mode  = GPIO_MODE_OUTPUT_PP;
  GPIO_Init.Pull  = GPIO_PULLUP;
  GPIO_Init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
 c0020a0:	a903      	add	r1, sp, #12
  GPIO_Init.Pin   = LED_PIN[Led];
 c0020a2:	f833 5010 	ldrh.w	r5, [r3, r0, lsl #1]
  GPIO_Init.Mode  = GPIO_MODE_OUTPUT_PP;
 c0020a6:	2301      	movs	r3, #1
  GPIO_Init.Pull  = GPIO_PULLUP;
 c0020a8:	e9cd 3304 	strd	r3, r3, [sp, #16]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 c0020ac:	2303      	movs	r3, #3
 c0020ae:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
 c0020b0:	4b13      	ldr	r3, [pc, #76]	@ (c002100 <BSP_LED_Init+0x7c>)
  GPIO_Init.Pin   = LED_PIN[Led];
 c0020b2:	9503      	str	r5, [sp, #12]
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
 c0020b4:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 c0020b8:	4620      	mov	r0, r4
 c0020ba:	f002 f899 	bl	c0041f0 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 c0020be:	4620      	mov	r0, r4
 c0020c0:	2200      	movs	r2, #0
 c0020c2:	4629      	mov	r1, r5
 c0020c4:	f002 f9e6 	bl	c004494 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
}
 c0020c8:	2000      	movs	r0, #0
 c0020ca:	b009      	add	sp, #36	@ 0x24
 c0020cc:	bd30      	pop	{r4, r5, pc}
  else if (Led == LED2)
 c0020ce:	2801      	cmp	r0, #1
 c0020d0:	d108      	bne.n	c0020e4 <BSP_LED_Init+0x60>
    LED2_GPIO_CLK_ENABLE();
 c0020d2:	f042 0202 	orr.w	r2, r2, #2
 c0020d6:	64da      	str	r2, [r3, #76]	@ 0x4c
 c0020d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c0020da:	f003 0302 	and.w	r3, r3, #2
 c0020de:	9301      	str	r3, [sp, #4]
 c0020e0:	9b01      	ldr	r3, [sp, #4]
 c0020e2:	e7dc      	b.n	c00209e <BSP_LED_Init+0x1a>
    LED3_GPIO_CLK_ENABLE();
 c0020e4:	f042 0201 	orr.w	r2, r2, #1
 c0020e8:	64da      	str	r2, [r3, #76]	@ 0x4c
 c0020ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 c0020ec:	f003 0301 	and.w	r3, r3, #1
 c0020f0:	9302      	str	r3, [sp, #8]
 c0020f2:	9b02      	ldr	r3, [sp, #8]
 c0020f4:	e7d3      	b.n	c00209e <BSP_LED_Init+0x1a>
 c0020f6:	bf00      	nop
 c0020f8:	50021000 	.word	0x50021000
 c0020fc:	0c00b36c 	.word	0x0c00b36c
 c002100:	0c00b360 	.word	0x0c00b360

0c002104 <BSP_LED_DeInit>:
  *     @arg  LED3
  * @note BSP_LED_DeInit() does not disable the GPIO clock
  * @retval BSP error code
  */
int32_t BSP_LED_DeInit(Led_TypeDef Led)
{
 c002104:	b538      	push	{r3, r4, r5, lr}
  GPIO_InitTypeDef GPIO_Init;

  /* DeInit the GPIO_LED pin */
  GPIO_Init.Pin = LED_PIN[Led];
 c002106:	4b08      	ldr	r3, [pc, #32]	@ (c002128 <BSP_LED_DeInit+0x24>)

  /* Turn off LED */
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 c002108:	2200      	movs	r2, #0
  GPIO_Init.Pin = LED_PIN[Led];
 c00210a:	f833 5010 	ldrh.w	r5, [r3, r0, lsl #1]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 c00210e:	4b07      	ldr	r3, [pc, #28]	@ (c00212c <BSP_LED_DeInit+0x28>)
 c002110:	4629      	mov	r1, r5
 c002112:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 c002116:	4620      	mov	r0, r4
 c002118:	f002 f9bc 	bl	c004494 <HAL_GPIO_WritePin>
  HAL_GPIO_DeInit(LED_PORT[Led], GPIO_Init.Pin);
 c00211c:	4620      	mov	r0, r4
 c00211e:	4629      	mov	r1, r5
 c002120:	f002 f928 	bl	c004374 <HAL_GPIO_DeInit>
  return BSP_ERROR_NONE;
}
 c002124:	2000      	movs	r0, #0
 c002126:	bd38      	pop	{r3, r4, r5, pc}
 c002128:	0c00b36c 	.word	0x0c00b36c
 c00212c:	0c00b360 	.word	0x0c00b360

0c002130 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 c002130:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 c002132:	4b05      	ldr	r3, [pc, #20]	@ (c002148 <BSP_LED_On+0x18>)
 c002134:	2201      	movs	r2, #1
 c002136:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 c00213a:	4b04      	ldr	r3, [pc, #16]	@ (c00214c <BSP_LED_On+0x1c>)
 c00213c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 c002140:	f002 f9a8 	bl	c004494 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
}
 c002144:	2000      	movs	r0, #0
 c002146:	bd08      	pop	{r3, pc}
 c002148:	0c00b36c 	.word	0x0c00b36c
 c00214c:	0c00b360 	.word	0x0c00b360

0c002150 <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 c002150:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 c002152:	4b05      	ldr	r3, [pc, #20]	@ (c002168 <BSP_LED_Off+0x18>)
 c002154:	2200      	movs	r2, #0
 c002156:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 c00215a:	4b04      	ldr	r3, [pc, #16]	@ (c00216c <BSP_LED_Off+0x1c>)
 c00215c:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 c002160:	f002 f998 	bl	c004494 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
}
 c002164:	2000      	movs	r0, #0
 c002166:	bd08      	pop	{r3, pc}
 c002168:	0c00b36c 	.word	0x0c00b36c
 c00216c:	0c00b360 	.word	0x0c00b360

0c002170 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP error code
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 c002170:	b508      	push	{r3, lr}
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 c002172:	4b05      	ldr	r3, [pc, #20]	@ (c002188 <BSP_LED_Toggle+0x18>)
 c002174:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 c002178:	4b04      	ldr	r3, [pc, #16]	@ (c00218c <BSP_LED_Toggle+0x1c>)
 c00217a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 c00217e:	f002 f98e 	bl	c00449e <HAL_GPIO_TogglePin>
  return BSP_ERROR_NONE;
}
 c002182:	2000      	movs	r0, #0
 c002184:	bd08      	pop	{r3, pc}
 c002186:	bf00      	nop
 c002188:	0c00b36c 	.word	0x0c00b36c
 c00218c:	0c00b360 	.word	0x0c00b360

0c002190 <BSP_LED_GetState>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval 0 means off, 1 means on.
  */
int32_t BSP_LED_GetState(Led_TypeDef Led)
{
 c002190:	b508      	push	{r3, lr}
  int32_t status;

  status = (HAL_GPIO_ReadPin(LED_PORT[Led], LED_PIN[Led]) == GPIO_PIN_SET) ? 1 : 0;
 c002192:	4b06      	ldr	r3, [pc, #24]	@ (c0021ac <BSP_LED_GetState+0x1c>)
 c002194:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 c002198:	4b05      	ldr	r3, [pc, #20]	@ (c0021b0 <BSP_LED_GetState+0x20>)
 c00219a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 c00219e:	f002 f973 	bl	c004488 <HAL_GPIO_ReadPin>

  return status;
}
 c0021a2:	1e43      	subs	r3, r0, #1
 c0021a4:	4258      	negs	r0, r3
 c0021a6:	4158      	adcs	r0, r3
 c0021a8:	bd08      	pop	{r3, pc}
 c0021aa:	bf00      	nop
 c0021ac:	0c00b36c 	.word	0x0c00b36c
 c0021b0:	0c00b360 	.word	0x0c00b360

0c0021b4 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval BSP error code
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 c0021b4:	b570      	push	{r4, r5, r6, lr}
  uint32_t              BSP_BUTTON_IT_PRIO[BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  uint32_t              BUTTON_EXTI_LINE[BUTTONn]   = {BUTTON_USER_EXTI_LINE};
  BSP_EXTI_LineCallback ButtonCallback[BUTTONn]     = {BUTTON_USER_EXTI_Callback};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 c0021b6:	4b21      	ldr	r3, [pc, #132]	@ (c00223c <BSP_PB_Init+0x88>)
{
 c0021b8:	b086      	sub	sp, #24
  BUTTON_USER_GPIO_CLK_ENABLE();
 c0021ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
{
 c0021bc:	4606      	mov	r6, r0
  BUTTON_USER_GPIO_CLK_ENABLE();
 c0021be:	f042 0204 	orr.w	r2, r2, #4
 c0021c2:	64da      	str	r2, [r3, #76]	@ 0x4c
 c0021c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c

  GPIO_Init.Pin   = BUTTON_PIN[Button];
  GPIO_Init.Pull  = GPIO_NOPULL;
  GPIO_Init.Speed = GPIO_SPEED_FREQ_HIGH;
 c0021c6:	2000      	movs	r0, #0
  BUTTON_USER_GPIO_CLK_ENABLE();
 c0021c8:	f003 0304 	and.w	r3, r3, #4
 c0021cc:	9300      	str	r3, [sp, #0]
 c0021ce:	9b00      	ldr	r3, [sp, #0]
  GPIO_Init.Pin   = BUTTON_PIN[Button];
 c0021d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 c0021d4:	9301      	str	r3, [sp, #4]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_HIGH;
 c0021d6:	2302      	movs	r3, #2

  if (ButtonMode == BUTTON_MODE_GPIO)
 c0021d8:	460c      	mov	r4, r1
  GPIO_Init.Speed = GPIO_SPEED_FREQ_HIGH;
 c0021da:	e9cd 0303 	strd	r0, r3, [sp, #12]
  if (ButtonMode == BUTTON_MODE_GPIO)
 c0021de:	b931      	cbnz	r1, c0021ee <BSP_PB_Init+0x3a>
  {
    /* Configure Button pin as input */
    GPIO_Init.Mode = GPIO_MODE_INPUT;
 c0021e0:	9102      	str	r1, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_Init);
 c0021e2:	4817      	ldr	r0, [pc, #92]	@ (c002240 <BSP_PB_Init+0x8c>)
 c0021e4:	a901      	add	r1, sp, #4
 c0021e6:	f002 f803 	bl	c0041f0 <HAL_GPIO_Init>
  int32_t               status = BSP_ERROR_NONE;
 c0021ea:	2000      	movs	r0, #0
    {
      status = BSP_ERROR_PERIPH_FAILURE;
    }
  }

  return status;
 c0021ec:	e013      	b.n	c002216 <BSP_PB_Init+0x62>
  if (ButtonMode == BUTTON_MODE_EXTI)
 c0021ee:	2901      	cmp	r1, #1
 c0021f0:	d1fb      	bne.n	c0021ea <BSP_PB_Init+0x36>
    GPIO_Init.Mode = GPIO_MODE_IT_RISING;
 c0021f2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_Init);
 c0021f6:	4812      	ldr	r0, [pc, #72]	@ (c002240 <BSP_PB_Init+0x8c>)
 c0021f8:	a901      	add	r1, sp, #4
    GPIO_Init.Mode = GPIO_MODE_IT_RISING;
 c0021fa:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_Init);
 c0021fc:	f001 fff8 	bl	c0041f0 <HAL_GPIO_Init>
    if (HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) == HAL_OK)
 c002200:	230c      	movs	r3, #12
 c002202:	4d10      	ldr	r5, [pc, #64]	@ (c002244 <BSP_PB_Init+0x90>)
 c002204:	4910      	ldr	r1, [pc, #64]	@ (c002248 <BSP_PB_Init+0x94>)
 c002206:	fb03 5506 	mla	r5, r3, r6, r5
 c00220a:	4628      	mov	r0, r5
 c00220c:	f001 fa37 	bl	c00367e <HAL_EXTI_GetHandle>
 c002210:	b118      	cbz	r0, c00221a <BSP_PB_Init+0x66>
        status = BSP_ERROR_PERIPH_FAILURE;
 c002212:	f06f 0003 	mvn.w	r0, #3
}
 c002216:	b006      	add	sp, #24
 c002218:	bd70      	pop	{r4, r5, r6, pc}
      if (HAL_EXTI_RegisterCallback(&hpb_exti[Button], HAL_EXTI_RISING_CB_ID, ButtonCallback[Button]) == HAL_OK)
 c00221a:	4a0c      	ldr	r2, [pc, #48]	@ (c00224c <BSP_PB_Init+0x98>)
 c00221c:	4621      	mov	r1, r4
 c00221e:	4628      	mov	r0, r5
 c002220:	f001 fa20 	bl	c003664 <HAL_EXTI_RegisterCallback>
 c002224:	4602      	mov	r2, r0
 c002226:	2800      	cmp	r0, #0
 c002228:	d1f3      	bne.n	c002212 <BSP_PB_Init+0x5e>
        HAL_NVIC_SetPriority(BUTTON_IRQn[Button], BSP_BUTTON_IT_PRIO[Button], 0x00);
 c00222a:	2107      	movs	r1, #7
 c00222c:	2018      	movs	r0, #24
 c00222e:	f000 fc2b 	bl	c002a88 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(BUTTON_IRQn[Button]);
 c002232:	2018      	movs	r0, #24
 c002234:	f000 fc58 	bl	c002ae8 <HAL_NVIC_EnableIRQ>
 c002238:	e7d7      	b.n	c0021ea <BSP_PB_Init+0x36>
 c00223a:	bf00      	nop
 c00223c:	50021000 	.word	0x50021000
 c002240:	52020800 	.word	0x52020800
 c002244:	300022a4 	.word	0x300022a4
 c002248:	0600000d 	.word	0x0600000d
 c00224c:	0c002287 	.word	0x0c002287

0c002250 <BSP_PB_DeInit>:
  *   This parameter should be: BUTTON_USER
  * @note BSP_PB_DeInit() does not disable the GPIO clock
  * @retval BSP error code
  */
int32_t BSP_PB_DeInit(Button_TypeDef Button)
{
 c002250:	b508      	push	{r3, lr}
  GPIO_InitTypeDef GPIO_Init;

  GPIO_Init.Pin = BUTTON_PIN[Button];
  HAL_NVIC_DisableIRQ(BUTTON_IRQn[Button]);
 c002252:	2018      	movs	r0, #24
 c002254:	f000 fc56 	bl	c002b04 <HAL_NVIC_DisableIRQ>
  HAL_GPIO_DeInit(BUTTON_PORT[Button], GPIO_Init.Pin);
 c002258:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 c00225c:	4802      	ldr	r0, [pc, #8]	@ (c002268 <BSP_PB_DeInit+0x18>)
 c00225e:	f002 f889 	bl	c004374 <HAL_GPIO_DeInit>

  return BSP_ERROR_NONE;
}
 c002262:	2000      	movs	r0, #0
 c002264:	bd08      	pop	{r3, pc}
 c002266:	bf00      	nop
 c002268:	52020800 	.word	0x52020800

0c00226c <BSP_PB_GetState>:
  * @param  Button Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER
  * @retval 0 means released, 1 means pressed.
  */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 c00226c:	b508      	push	{r3, lr}
  int32_t status;

  status = (HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_SET) ? 1 : 0;
 c00226e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 c002272:	4803      	ldr	r0, [pc, #12]	@ (c002280 <BSP_PB_GetState+0x14>)
 c002274:	f002 f908 	bl	c004488 <HAL_GPIO_ReadPin>

  return status;
}
 c002278:	1e43      	subs	r3, r0, #1
 c00227a:	4258      	negs	r0, r3
 c00227c:	4158      	adcs	r0, r3
 c00227e:	bd08      	pop	{r3, pc}
 c002280:	52020800 	.word	0x52020800

0c002284 <BSP_PB_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 c002284:	4770      	bx	lr

0c002286 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 c002286:	b508      	push	{r3, lr}
  BSP_PB_Callback(BUTTON_USER);
 c002288:	2000      	movs	r0, #0
 c00228a:	f7ff fffb 	bl	c002284 <BSP_PB_Callback>
}
 c00228e:	bd08      	pop	{r3, pc}

0c002290 <BSP_PB_IRQHandler>:
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 c002290:	220c      	movs	r2, #12
 c002292:	4b02      	ldr	r3, [pc, #8]	@ (c00229c <BSP_PB_IRQHandler+0xc>)
 c002294:	fb02 3000 	mla	r0, r2, r0, r3
 c002298:	f001 b9f7 	b.w	c00368a <HAL_EXTI_IRQHandler>
 c00229c:	300022a4 	.word	0x300022a4

0c0022a0 <BSP_COM_DeInit>:
{
 c0022a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  hcom_uart[COM].Instance = COM_UART[COM];
 c0022a2:	2494      	movs	r4, #148	@ 0x94
 c0022a4:	4344      	muls	r4, r0
 c0022a6:	4b1e      	ldr	r3, [pc, #120]	@ (c002320 <BSP_COM_DeInit+0x80>)
 c0022a8:	4d1e      	ldr	r5, [pc, #120]	@ (c002324 <BSP_COM_DeInit+0x84>)
 c0022aa:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
{
 c0022ae:	b087      	sub	sp, #28
  if (HAL_UART_DeInit(&hcom_uart[COM]) != HAL_OK)
 c0022b0:	1928      	adds	r0, r5, r4
  hcom_uart[COM].Instance = COM_UART[COM];
 c0022b2:	512b      	str	r3, [r5, r4]
  if (HAL_UART_DeInit(&hcom_uart[COM]) != HAL_OK)
 c0022b4:	f004 fc9b 	bl	c006bee <HAL_UART_DeInit>
 c0022b8:	2800      	cmp	r0, #0
 c0022ba:	d12e      	bne.n	c00231a <BSP_COM_DeInit+0x7a>
  uint16_t         COM_TX_PIN[COMn]  = {COM1_TX_PIN, COM2_TX_PIN};
  uint16_t         COM_RX_PIN[COMn]  = {COM1_RX_PIN, COM2_RX_PIN};
  COM_TypeDef      COM;

  /* Get COM according instance */
  COM = (huart->Instance == COM1_UART) ? COM1 : COM2;
 c0022bc:	592e      	ldr	r6, [r5, r4]
 c0022be:	4d1a      	ldr	r5, [pc, #104]	@ (c002328 <BSP_COM_DeInit+0x88>)
  GPIO_TypeDef    *COM_TX_PORT[COMn] = {COM1_TX_GPIO_PORT, COM2_TX_GPIO_PORT};
 c0022c0:	4a1a      	ldr	r2, [pc, #104]	@ (c00232c <BSP_COM_DeInit+0x8c>)
  COM = (huart->Instance == COM1_UART) ? COM1 : COM2;
 c0022c2:	1b74      	subs	r4, r6, r5
 c0022c4:	bf18      	it	ne
 c0022c6:	2401      	movne	r4, #1
  GPIO_TypeDef    *COM_TX_PORT[COMn] = {COM1_TX_GPIO_PORT, COM2_TX_GPIO_PORT};
 c0022c8:	4b19      	ldr	r3, [pc, #100]	@ (c002330 <BSP_COM_DeInit+0x90>)
 c0022ca:	e9cd 2302 	strd	r2, r3, [sp, #8]
  GPIO_TypeDef    *COM_RX_PORT[COMn] = {COM1_RX_GPIO_PORT, COM2_RX_GPIO_PORT};
 c0022ce:	e9cd 2304 	strd	r2, r3, [sp, #16]
  uint16_t         COM_RX_PIN[COMn]  = {COM1_RX_PIN, COM2_RX_PIN};
 c0022d2:	4a18      	ldr	r2, [pc, #96]	@ (c002334 <BSP_COM_DeInit+0x94>)
 c0022d4:	4b18      	ldr	r3, [pc, #96]	@ (c002338 <BSP_COM_DeInit+0x98>)
 c0022d6:	e9cd 2300 	strd	r2, r3, [sp]

  /* Disable GPIOs and COM clock */
  HAL_GPIO_DeInit(COM_TX_PORT[COM], COM_TX_PIN[COM]);
 c0022da:	ab06      	add	r3, sp, #24
 c0022dc:	eb03 0744 	add.w	r7, r3, r4, lsl #1
 c0022e0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 c0022e4:	f837 1c18 	ldrh.w	r1, [r7, #-24]
 c0022e8:	f854 0c10 	ldr.w	r0, [r4, #-16]
 c0022ec:	f002 f842 	bl	c004374 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(COM_RX_PORT[COM], COM_RX_PIN[COM]);
 c0022f0:	f854 0c08 	ldr.w	r0, [r4, #-8]
 c0022f4:	f837 1c14 	ldrh.w	r1, [r7, #-20]
 c0022f8:	f002 f83c 	bl	c004374 <HAL_GPIO_DeInit>
  int32_t status = BSP_ERROR_NONE;
 c0022fc:	2000      	movs	r0, #0
 c0022fe:	4b0f      	ldr	r3, [pc, #60]	@ (c00233c <BSP_COM_DeInit+0x9c>)
  switch (COM)
 c002300:	42ae      	cmp	r6, r5
  {
    case COM1:
      COM1_CLK_DISABLE();
 c002302:	bf0b      	itete	eq
 c002304:	6dda      	ldreq	r2, [r3, #92]	@ 0x5c
      break;
    case COM2:
      COM2_CLK_DISABLE();
 c002306:	6d9a      	ldrne	r2, [r3, #88]	@ 0x58
      COM1_CLK_DISABLE();
 c002308:	f022 0201 	biceq.w	r2, r2, #1
      COM2_CLK_DISABLE();
 c00230c:	f422 2280 	bicne.w	r2, r2, #262144	@ 0x40000
      COM1_CLK_DISABLE();
 c002310:	bf0c      	ite	eq
 c002312:	65da      	streq	r2, [r3, #92]	@ 0x5c
      COM2_CLK_DISABLE();
 c002314:	659a      	strne	r2, [r3, #88]	@ 0x58
}
 c002316:	b007      	add	sp, #28
 c002318:	bdf0      	pop	{r4, r5, r6, r7, pc}
    status = BSP_ERROR_PERIPH_FAILURE;
 c00231a:	f06f 0003 	mvn.w	r0, #3
  return status;
 c00231e:	e7fa      	b.n	c002316 <BSP_COM_DeInit+0x76>
 c002320:	0c00b358 	.word	0x0c00b358
 c002324:	300022b0 	.word	0x300022b0
 c002328:	50008000 	.word	0x50008000
 c00232c:	52021800 	.word	0x52021800
 c002330:	52020c00 	.word	0x52020c00
 c002334:	01000080 	.word	0x01000080
 c002338:	02000100 	.word	0x02000100
 c00233c:	50021000 	.word	0x50021000

0c002340 <MX_LPUART1_Init>:
  huart->Init.BaudRate       = MXInit->BaudRate;
 c002340:	680a      	ldr	r2, [r1, #0]
 c002342:	6042      	str	r2, [r0, #4]
  huart->Init.WordLength     = (uint32_t) MXInit->WordLength;
 c002344:	684a      	ldr	r2, [r1, #4]
 c002346:	6082      	str	r2, [r0, #8]
  huart->Init.StopBits       = (uint32_t) MXInit->StopBits;
 c002348:	890a      	ldrh	r2, [r1, #8]
 c00234a:	60c2      	str	r2, [r0, #12]
  huart->Init.Parity         = (uint32_t) MXInit->Parity;
 c00234c:	894a      	ldrh	r2, [r1, #10]
 c00234e:	6102      	str	r2, [r0, #16]
  huart->Init.Mode           = UART_MODE_TX_RX;
 c002350:	220c      	movs	r2, #12
 c002352:	6142      	str	r2, [r0, #20]
  huart->Init.HwFlowCtl      = (uint32_t) MXInit->HwFlowCtl;
 c002354:	898a      	ldrh	r2, [r1, #12]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 c002356:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
  huart->Init.HwFlowCtl      = (uint32_t) MXInit->HwFlowCtl;
 c00235a:	6182      	str	r2, [r0, #24]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 c00235c:	2200      	movs	r2, #0
 c00235e:	e9c0 1207 	strd	r1, r2, [r0, #28]
  huart->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 c002362:	6242      	str	r2, [r0, #36]	@ 0x24
  return HAL_UART_Init(huart);
 c002364:	f006 b8ce 	b.w	c008504 <HAL_UART_Init>

0c002368 <MX_USART3_Init>:
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef* huart, MX_UART_InitTypeDef *MXInit)
 c002368:	e7ea      	b.n	c002340 <MX_LPUART1_Init>

0c00236a <BSP_COM_Init>:
{
 c00236a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 c00236e:	4607      	mov	r7, r0
  if (COM_Init == NULL)
 c002370:	460e      	mov	r6, r1
{
 c002372:	b095      	sub	sp, #84	@ 0x54
  if (COM_Init == NULL)
 c002374:	2900      	cmp	r1, #0
 c002376:	f000 8097 	beq.w	c0024a8 <BSP_COM_Init+0x13e>
    hcom_uart[COM].Instance = COM_UART[COM];
 c00237a:	4b4d      	ldr	r3, [pc, #308]	@ (c0024b0 <BSP_COM_Init+0x146>)
 c00237c:	494d      	ldr	r1, [pc, #308]	@ (c0024b4 <BSP_COM_Init+0x14a>)
 c00237e:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 c002382:	2394      	movs	r3, #148	@ 0x94
 c002384:	4343      	muls	r3, r0
 c002386:	eb01 0803 	add.w	r8, r1, r3
 c00238a:	50ca      	str	r2, [r1, r3]
  GPIO_TypeDef    *COM_TX_PORT[COMn] = {COM1_TX_GPIO_PORT, COM2_TX_GPIO_PORT};
 c00238c:	494a      	ldr	r1, [pc, #296]	@ (c0024b8 <BSP_COM_Init+0x14e>)
 c00238e:	4b4b      	ldr	r3, [pc, #300]	@ (c0024bc <BSP_COM_Init+0x152>)
 c002390:	4c4b      	ldr	r4, [pc, #300]	@ (c0024c0 <BSP_COM_Init+0x156>)
 c002392:	e9cd 130b 	strd	r1, r3, [sp, #44]	@ 0x2c
  GPIO_TypeDef    *COM_RX_PORT[COMn] = {COM1_RX_GPIO_PORT, COM2_RX_GPIO_PORT};
 c002396:	e9cd 130d 	strd	r1, r3, [sp, #52]	@ 0x34
  uint16_t         COM_RX_PIN[COMn]  = {COM1_RX_PIN, COM2_RX_PIN};
 c00239a:	4b4a      	ldr	r3, [pc, #296]	@ (c0024c4 <BSP_COM_Init+0x15a>)
 c00239c:	494a      	ldr	r1, [pc, #296]	@ (c0024c8 <BSP_COM_Init+0x15e>)
 c00239e:	e9cd 1302 	strd	r1, r3, [sp, #8]
  uint8_t          COM_TX_AF[COMn]   = {COM1_TX_AF, COM2_TX_AF};
 c0023a2:	f44f 63e1 	mov.w	r3, #1800	@ 0x708
 c0023a6:	f8ad 3000 	strh.w	r3, [sp]
  uint8_t          COM_RX_AF[COMn]   = {COM1_RX_AF, COM2_RX_AF};
 c0023aa:	f8ad 3004 	strh.w	r3, [sp, #4]
  COM = (huart->Instance == COM1_UART) ? COM1 : COM2;
 c0023ae:	4b47      	ldr	r3, [pc, #284]	@ (c0024cc <BSP_COM_Init+0x162>)
 c0023b0:	429a      	cmp	r2, r3
 c0023b2:	bf14      	ite	ne
 c0023b4:	2501      	movne	r5, #1
 c0023b6:	2500      	moveq	r5, #0
  if (COM == COM1)
 c0023b8:	d155      	bne.n	c002466 <BSP_COM_Init+0xfc>
    __HAL_RCC_PWR_CLK_ENABLE();
 c0023ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c0023bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 c0023c0:	65a3      	str	r3, [r4, #88]	@ 0x58
 c0023c2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c0023c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 c0023c8:	9304      	str	r3, [sp, #16]
 c0023ca:	9b04      	ldr	r3, [sp, #16]
    HAL_PWREx_EnableVddIO2();
 c0023cc:	f002 ffd2 	bl	c005374 <HAL_PWREx_EnableVddIO2>
    COM1_TX_GPIO_CLK_ENABLE();
 c0023d0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0023d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c0023d6:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c0023d8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0023da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 c0023de:	9305      	str	r3, [sp, #20]
 c0023e0:	9b05      	ldr	r3, [sp, #20]
    COM1_RX_GPIO_CLK_ENABLE();
 c0023e2:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0023e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c0023e8:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c0023ea:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0023ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 c0023f0:	9306      	str	r3, [sp, #24]
 c0023f2:	9b06      	ldr	r3, [sp, #24]
    COM1_CLK_ENABLE();
 c0023f4:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 c0023f6:	f043 0301 	orr.w	r3, r3, #1
 c0023fa:	65e3      	str	r3, [r4, #92]	@ 0x5c
 c0023fc:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 c0023fe:	f003 0301 	and.w	r3, r3, #1
 c002402:	9307      	str	r3, [sp, #28]
 c002404:	9b07      	ldr	r3, [sp, #28]
  GPIO_Init.Pin       = COM_TX_PIN[COM];
 c002406:	ab14      	add	r3, sp, #80	@ 0x50
 c002408:	eb03 0945 	add.w	r9, r3, r5, lsl #1
 c00240c:	f839 3c48 	ldrh.w	r3, [r9, #-72]
  HAL_GPIO_Init(COM_TX_PORT[COM], &GPIO_Init);
 c002410:	a90f      	add	r1, sp, #60	@ 0x3c
  GPIO_Init.Pin       = COM_TX_PIN[COM];
 c002412:	930f      	str	r3, [sp, #60]	@ 0x3c
  GPIO_Init.Mode      = GPIO_MODE_AF_PP;
 c002414:	2302      	movs	r3, #2
 c002416:	9310      	str	r3, [sp, #64]	@ 0x40
  GPIO_Init.Speed     = GPIO_SPEED_FREQ_HIGH;
 c002418:	9312      	str	r3, [sp, #72]	@ 0x48
  GPIO_Init.Pull      = GPIO_PULLUP;
 c00241a:	2301      	movs	r3, #1
 c00241c:	9311      	str	r3, [sp, #68]	@ 0x44
  GPIO_Init.Alternate = COM_TX_AF[COM];
 c00241e:	f105 0350 	add.w	r3, r5, #80	@ 0x50
 c002422:	eb0d 0403 	add.w	r4, sp, r3
 c002426:	f814 3c50 	ldrb.w	r3, [r4, #-80]
 c00242a:	9313      	str	r3, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(COM_TX_PORT[COM], &GPIO_Init);
 c00242c:	ab14      	add	r3, sp, #80	@ 0x50
 c00242e:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 c002432:	f855 0c24 	ldr.w	r0, [r5, #-36]
 c002436:	f001 fedb 	bl	c0041f0 <HAL_GPIO_Init>
  GPIO_Init.Pin       = COM_RX_PIN[COM];
 c00243a:	f839 3c44 	ldrh.w	r3, [r9, #-68]
  HAL_GPIO_Init(COM_RX_PORT[COM], &GPIO_Init);
 c00243e:	f855 0c1c 	ldr.w	r0, [r5, #-28]
  GPIO_Init.Pin       = COM_RX_PIN[COM];
 c002442:	930f      	str	r3, [sp, #60]	@ 0x3c
  GPIO_Init.Alternate = COM_RX_AF[COM];
 c002444:	f814 3c4c 	ldrb.w	r3, [r4, #-76]
  HAL_GPIO_Init(COM_RX_PORT[COM], &GPIO_Init);
 c002448:	a90f      	add	r1, sp, #60	@ 0x3c
  GPIO_Init.Alternate = COM_RX_AF[COM];
 c00244a:	9313      	str	r3, [sp, #76]	@ 0x4c
  HAL_GPIO_Init(COM_RX_PORT[COM], &GPIO_Init);
 c00244c:	f001 fed0 	bl	c0041f0 <HAL_GPIO_Init>
        if (MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 c002450:	4631      	mov	r1, r6
 c002452:	4640      	mov	r0, r8
      if (COM == COM1)
 c002454:	bb2f      	cbnz	r7, c0024a2 <BSP_COM_Init+0x138>
        if (MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 c002456:	f7ff ff73 	bl	c002340 <MX_LPUART1_Init>
 c00245a:	b300      	cbz	r0, c00249e <BSP_COM_Init+0x134>
          status = BSP_ERROR_PERIPH_FAILURE;
 c00245c:	f06f 0003 	mvn.w	r0, #3
}
 c002460:	b015      	add	sp, #84	@ 0x54
 c002462:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    COM2_TX_GPIO_CLK_ENABLE();
 c002466:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c002468:	f043 0308 	orr.w	r3, r3, #8
 c00246c:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c00246e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c002470:	f003 0308 	and.w	r3, r3, #8
 c002474:	9308      	str	r3, [sp, #32]
 c002476:	9b08      	ldr	r3, [sp, #32]
    COM2_RX_GPIO_CLK_ENABLE();
 c002478:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c00247a:	f043 0308 	orr.w	r3, r3, #8
 c00247e:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c002480:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c002482:	f003 0308 	and.w	r3, r3, #8
 c002486:	9309      	str	r3, [sp, #36]	@ 0x24
 c002488:	9b09      	ldr	r3, [sp, #36]	@ 0x24
    COM2_CLK_ENABLE();
 c00248a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c00248c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 c002490:	65a3      	str	r3, [r4, #88]	@ 0x58
 c002492:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c002494:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 c002498:	930a      	str	r3, [sp, #40]	@ 0x28
 c00249a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 c00249c:	e7b3      	b.n	c002406 <BSP_COM_Init+0x9c>
  int32_t status = BSP_ERROR_NONE;
 c00249e:	2000      	movs	r0, #0
 c0024a0:	e7de      	b.n	c002460 <BSP_COM_Init+0xf6>
        if (MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 c0024a2:	f7ff ff61 	bl	c002368 <MX_USART3_Init>
 c0024a6:	e7d8      	b.n	c00245a <BSP_COM_Init+0xf0>
    status = BSP_ERROR_WRONG_PARAM;
 c0024a8:	f06f 0001 	mvn.w	r0, #1
  return status;
 c0024ac:	e7d8      	b.n	c002460 <BSP_COM_Init+0xf6>
 c0024ae:	bf00      	nop
 c0024b0:	0c00b358 	.word	0x0c00b358
 c0024b4:	300022b0 	.word	0x300022b0
 c0024b8:	52021800 	.word	0x52021800
 c0024bc:	52020c00 	.word	0x52020c00
 c0024c0:	50021000 	.word	0x50021000
 c0024c4:	02000100 	.word	0x02000100
 c0024c8:	01000080 	.word	0x01000080
 c0024cc:	50008000 	.word	0x50008000

0c0024d0 <SystemInit>:
{

#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)

  #if defined (SAU_INIT_REGION0) && (SAU_INIT_REGION0 == 1U)
    SAU_INIT_REGION(0);
 c0024d0:	2100      	movs	r1, #0
 c0024d2:	4b36      	ldr	r3, [pc, #216]	@ (c0025ac <SystemInit+0xdc>)
 c0024d4:	4a36      	ldr	r2, [pc, #216]	@ (c0025b0 <SystemInit+0xe0>)
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 c0024d6:	b510      	push	{r4, lr}
 c0024d8:	f8c3 10d8 	str.w	r1, [r3, #216]	@ 0xd8
 c0024dc:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 c0024e0:	f502 52ff 	add.w	r2, r2, #8160	@ 0x1fe0
 c0024e4:	3203      	adds	r2, #3
 c0024e6:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  #endif

  #if defined (SAU_INIT_REGION1) && (SAU_INIT_REGION1 == 1U)
    SAU_INIT_REGION(1);
 c0024ea:	2201      	movs	r2, #1
 c0024ec:	4831      	ldr	r0, [pc, #196]	@ (c0025b4 <SystemInit+0xe4>)
 c0024ee:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 c0024f2:	f8c3 00dc 	str.w	r0, [r3, #220]	@ 0xdc
 c0024f6:	f500 307f 	add.w	r0, r0, #261120	@ 0x3fc00
 c0024fa:	f200 30e1 	addw	r0, r0, #993	@ 0x3e1
 c0024fe:	f8c3 00e0 	str.w	r0, [r3, #224]	@ 0xe0
  #endif

  #if defined (SAU_INIT_REGION2) && (SAU_INIT_REGION2 == 1U)
    SAU_INIT_REGION(2);
 c002502:	2002      	movs	r0, #2
 c002504:	f8c3 00d8 	str.w	r0, [r3, #216]	@ 0xd8
 c002508:	482b      	ldr	r0, [pc, #172]	@ (c0025b8 <SystemInit+0xe8>)
  #if defined (SAU_INIT_REGION3) && (SAU_INIT_REGION3 == 1U)
    SAU_INIT_REGION(3);
  #endif

  #if defined (SAU_INIT_REGION4) && (SAU_INIT_REGION4 == 1U)
    SAU_INIT_REGION(4);
 c00250a:	f04f 44c0 	mov.w	r4, #1610612736	@ 0x60000000
    SAU_INIT_REGION(2);
 c00250e:	f8c3 00dc 	str.w	r0, [r3, #220]	@ 0xdc
 c002512:	f500 301f 	add.w	r0, r0, #162816	@ 0x27c00
 c002516:	f200 30e1 	addw	r0, r0, #993	@ 0x3e1
 c00251a:	f8c3 00e0 	str.w	r0, [r3, #224]	@ 0xe0
    SAU_INIT_REGION(3);
 c00251e:	2003      	movs	r0, #3
 c002520:	f8c3 00d8 	str.w	r0, [r3, #216]	@ 0xd8
 c002524:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 c002528:	f8c3 00dc 	str.w	r0, [r3, #220]	@ 0xdc
 c00252c:	4823      	ldr	r0, [pc, #140]	@ (c0025bc <SystemInit+0xec>)
 c00252e:	f8c3 00e0 	str.w	r0, [r3, #224]	@ 0xe0
    SAU_INIT_REGION(4);
 c002532:	2004      	movs	r0, #4
 c002534:	f8c3 00d8 	str.w	r0, [r3, #216]	@ 0xd8
 c002538:	f8c3 40dc 	str.w	r4, [r3, #220]	@ 0xdc
 c00253c:	4c20      	ldr	r4, [pc, #128]	@ (c0025c0 <SystemInit+0xf0>)
 c00253e:	f8c3 40e0 	str.w	r4, [r3, #224]	@ 0xe0
  #endif

  #if defined (SAU_INIT_REGION5) && (SAU_INIT_REGION5 == 1U)
    SAU_INIT_REGION(5);
 c002542:	2405      	movs	r4, #5
 c002544:	f8c3 40d8 	str.w	r4, [r3, #216]	@ 0xd8
 c002548:	4c1e      	ldr	r4, [pc, #120]	@ (c0025c4 <SystemInit+0xf4>)
 c00254a:	f8c3 40dc 	str.w	r4, [r3, #220]	@ 0xdc
 c00254e:	f504 34c7 	add.w	r4, r4, #101888	@ 0x18e00
 c002552:	f204 14e1 	addw	r4, r4, #481	@ 0x1e1
 c002556:	f8c3 40e0 	str.w	r4, [r3, #224]	@ 0xe0
  /* repeat this for all possible SAU regions */

#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */

  #if defined (SAU_INIT_CTRL) && (SAU_INIT_CTRL == 1U)
    SAU->CTRL = ((SAU_INIT_CTRL_ENABLE << SAU_CTRL_ENABLE_Pos) & SAU_CTRL_ENABLE_Msk) |
 c00255a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
  #endif /* defined (SCB_CSR_AIRCR_INIT) && (SCB_CSR_AIRCR_INIT == 1U) */

  #if defined (__FPU_USED) && (__FPU_USED == 1U) && \
      defined (TZ_FPU_NS_USAGE) && (TZ_FPU_NS_USAGE == 1U)

    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
 c00255e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
                   ((SCB_NSACR_CP10_11_VAL << SCB_NSACR_CP10_Pos) & (SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk));

    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c002562:	4c19      	ldr	r4, [pc, #100]	@ (c0025c8 <SystemInit+0xf8>)
    SCB->NSACR = (SCB->NSACR & ~(SCB_NSACR_CP10_Msk | SCB_NSACR_CP11_Msk)) |
 c002564:	f442 6240 	orr.w	r2, r2, #3072	@ 0xc00
 c002568:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c00256c:	6b62      	ldr	r2, [r4, #52]	@ 0x34
                   ((FPU_FPCCR_TS_VAL        << FPU_FPCCR_TS_Pos       ) & FPU_FPCCR_TS_Msk       ) |
 c00256e:	f022 52e0 	bic.w	r2, r2, #469762048	@ 0x1c000000
                   ((FPU_FPCCR_CLRONRETS_VAL << FPU_FPCCR_CLRONRETS_Pos) & FPU_FPCCR_CLRONRETS_Msk) |
 c002572:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
    FPU->FPCCR = (FPU->FPCCR & ~(FPU_FPCCR_TS_Msk | FPU_FPCCR_CLRONRETS_Msk | FPU_FPCCR_CLRONRET_Msk)) |
 c002576:	6362      	str	r2, [r4, #52]	@ 0x34
  #if defined (NVIC_INIT_ITNS0) && (NVIC_INIT_ITNS0 == 1U)
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
  #endif

  #if defined (NVIC_INIT_ITNS1) && (NVIC_INIT_ITNS1 == 1U)
    NVIC->ITNS[1] = NVIC_INIT_ITNS1_VAL;
 c002578:	f44f 3400 	mov.w	r4, #131072	@ 0x20000
    NVIC->ITNS[0] = NVIC_INIT_ITNS0_VAL;
 c00257c:	4a13      	ldr	r2, [pc, #76]	@ (c0025cc <SystemInit+0xfc>)
 c00257e:	f8c2 1280 	str.w	r1, [r2, #640]	@ 0x280
    NVIC->ITNS[1] = NVIC_INIT_ITNS1_VAL;
 c002582:	f8c2 4284 	str.w	r4, [r2, #644]	@ 0x284
  #endif

  #if defined (NVIC_INIT_ITNS2) && (NVIC_INIT_ITNS2 == 1U)
    NVIC->ITNS[2] = NVIC_INIT_ITNS2_VAL;
 c002586:	f8c2 0288 	str.w	r0, [r2, #648]	@ 0x288
  #endif

  #if defined (NVIC_INIT_ITNS3) && (NVIC_INIT_ITNS3 == 1U)
    NVIC->ITNS[3] = NVIC_INIT_ITNS3_VAL;
 c00258a:	f8c2 128c 	str.w	r1, [r2, #652]	@ 0x28c
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c00258e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 c002592:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 c002596:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  SCB_NS->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 c00259a:	4a0d      	ldr	r2, [pc, #52]	@ (c0025d0 <SystemInit+0x100>)
 c00259c:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 c0025a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 c0025a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 c0025a8:	bd10      	pop	{r4, pc}
 c0025aa:	bf00      	nop
 c0025ac:	e000ed00 	.word	0xe000ed00
 c0025b0:	0c03e000 	.word	0x0c03e000
 c0025b4:	08040000 	.word	0x08040000
 c0025b8:	20018000 	.word	0x20018000
 c0025bc:	4fffffe1 	.word	0x4fffffe1
 c0025c0:	9fffffe1 	.word	0x9fffffe1
 c0025c4:	0bf90000 	.word	0x0bf90000
 c0025c8:	e000ef00 	.word	0xe000ef00
 c0025cc:	e000e100 	.word	0xe000e100
 c0025d0:	e002ed00 	.word	0xe002ed00

0c0025d4 <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c0025d4:	4a1f      	ldr	r2, [pc, #124]	@ (c002654 <SystemCoreClockUpdate+0x80>)
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 c0025d6:	4920      	ldr	r1, [pc, #128]	@ (c002658 <SystemCoreClockUpdate+0x84>)
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 c0025d8:	6813      	ldr	r3, [r2, #0]
 c0025da:	071b      	lsls	r3, r3, #28
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 c0025dc:	bf55      	itete	pl
 c0025de:	f8d2 3094 	ldrpl.w	r3, [r2, #148]	@ 0x94
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 c0025e2:	6813      	ldrmi	r3, [r2, #0]
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 c0025e4:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 c0025e8:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
  msirange = MSIRangeTable[msirange];
 c0025ec:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c0025f0:	6891      	ldr	r1, [r2, #8]
 c0025f2:	f001 010c 	and.w	r1, r1, #12
 c0025f6:	2908      	cmp	r1, #8
 c0025f8:	d029      	beq.n	c00264e <SystemCoreClockUpdate+0x7a>
 c0025fa:	290c      	cmp	r1, #12
 c0025fc:	d00d      	beq.n	c00261a <SystemCoreClockUpdate+0x46>
 c0025fe:	4a17      	ldr	r2, [pc, #92]	@ (c00265c <SystemCoreClockUpdate+0x88>)
 c002600:	2904      	cmp	r1, #4
 c002602:	bf08      	it	eq
 c002604:	4613      	moveq	r3, r2
      SystemCoreClock = msirange;
      break;
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 c002606:	4a13      	ldr	r2, [pc, #76]	@ (c002654 <SystemCoreClockUpdate+0x80>)
 c002608:	4915      	ldr	r1, [pc, #84]	@ (c002660 <SystemCoreClockUpdate+0x8c>)
 c00260a:	6892      	ldr	r2, [r2, #8]
 c00260c:	f3c2 1203 	ubfx	r2, r2, #4, #4
 c002610:	5c8a      	ldrb	r2, [r1, r2]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 c002612:	40d3      	lsrs	r3, r2
 c002614:	4a13      	ldr	r2, [pc, #76]	@ (c002664 <SystemCoreClockUpdate+0x90>)
 c002616:	6013      	str	r3, [r2, #0]
}
 c002618:	4770      	bx	lr
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c00261a:	68d1      	ldr	r1, [r2, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 c00261c:	68d2      	ldr	r2, [r2, #12]
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c00261e:	f001 0103 	and.w	r1, r1, #3
      switch (pllsource)
 c002622:	3902      	subs	r1, #2
 c002624:	2901      	cmp	r1, #1
          pllvco = (HSE_VALUE / pllm);
 c002626:	bf98      	it	ls
 c002628:	4b0c      	ldrls	r3, [pc, #48]	@ (c00265c <SystemCoreClockUpdate+0x88>)
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 c00262a:	f3c2 1203 	ubfx	r2, r2, #4, #4
 c00262e:	3201      	adds	r2, #1
          pllvco = (msirange / pllm);
 c002630:	fbb3 f2f2 	udiv	r2, r3, r2
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 c002634:	4907      	ldr	r1, [pc, #28]	@ (c002654 <SystemCoreClockUpdate+0x80>)
 c002636:	68cb      	ldr	r3, [r1, #12]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 c002638:	68c9      	ldr	r1, [r1, #12]
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 c00263a:	f3c3 2306 	ubfx	r3, r3, #8, #7
 c00263e:	4353      	muls	r3, r2
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 c002640:	f3c1 6241 	ubfx	r2, r1, #25, #2
 c002644:	3201      	adds	r2, #1
 c002646:	0052      	lsls	r2, r2, #1
      SystemCoreClock = pllvco/pllr;
 c002648:	fbb3 f3f2 	udiv	r3, r3, r2
      break;
 c00264c:	e7db      	b.n	c002606 <SystemCoreClockUpdate+0x32>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 c00264e:	4b03      	ldr	r3, [pc, #12]	@ (c00265c <SystemCoreClockUpdate+0x88>)
 c002650:	e7d9      	b.n	c002606 <SystemCoreClockUpdate+0x32>
 c002652:	bf00      	nop
 c002654:	50021000 	.word	0x50021000
 c002658:	0c00b374 	.word	0x0c00b374
 c00265c:	00f42400 	.word	0x00f42400
 c002660:	0c00b3bc 	.word	0x0c00b3bc
 c002664:	30000004 	.word	0x30000004

0c002668 <__acle_se_SECURE_SystemCoreClockUpdate>:
  *         be used by the user application to setup the SysTick timer or configure
  *         other parameters.
  * @retval SystemCoreClock value (HCLK)
  */
CMSE_NS_ENTRY uint32_t SECURE_SystemCoreClockUpdate(void)
{
 c002668:	b508      	push	{r3, lr}
  SystemCoreClockUpdate();
 c00266a:	f7ff ffb3 	bl	c0025d4 <SystemCoreClockUpdate>
  
  return SystemCoreClock;
}
 c00266e:	4b1b      	ldr	r3, [pc, #108]	@ (c0026dc <__acle_se_SECURE_SystemCoreClockUpdate+0x74>)
 c002670:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c002674:	6818      	ldr	r0, [r3, #0]
 c002676:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c00267a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 c00267e:	4671      	mov	r1, lr
 c002680:	4672      	mov	r2, lr
 c002682:	4673      	mov	r3, lr
 c002684:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c002688:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c00268c:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c002690:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c002694:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c002698:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c00269c:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c0026a0:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c0026a4:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c0026a8:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c0026ac:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c0026b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c0026b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c0026b8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c0026bc:	f38e 8c00 	msr	CPSR_fs, lr
 c0026c0:	b410      	push	{r4}
 c0026c2:	eef1 ca10 	vmrs	ip, fpscr
 c0026c6:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c0026ca:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0026ce:	ea0c 0c04 	and.w	ip, ip, r4
 c0026d2:	eee1 ca10 	vmsr	fpscr, ip
 c0026d6:	bc10      	pop	{r4}
 c0026d8:	46f4      	mov	ip, lr
 c0026da:	4774      	bxns	lr
 c0026dc:	30000004 	.word	0x30000004
__weak void HAL_MspInit(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 c0026e0:	4770      	bx	lr

0c0026e2 <HAL_MspDeInit>:

/**
  * @brief  DeInitialize the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
 c0026e2:	4770      	bx	lr

0c0026e4 <HAL_DeInit>:
{
 c0026e4:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 c0026e6:	f04f 32ff 	mov.w	r2, #4294967295
  __HAL_RCC_APB1_RELEASE_RESET();
 c0026ea:	2400      	movs	r4, #0
  __HAL_RCC_APB1_FORCE_RESET();
 c0026ec:	4b08      	ldr	r3, [pc, #32]	@ (c002710 <HAL_DeInit+0x2c>)
 c0026ee:	639a      	str	r2, [r3, #56]	@ 0x38
 c0026f0:	63da      	str	r2, [r3, #60]	@ 0x3c
  __HAL_RCC_APB1_RELEASE_RESET();
 c0026f2:	639c      	str	r4, [r3, #56]	@ 0x38
 c0026f4:	63dc      	str	r4, [r3, #60]	@ 0x3c
  __HAL_RCC_APB2_FORCE_RESET();
 c0026f6:	641a      	str	r2, [r3, #64]	@ 0x40
  __HAL_RCC_APB2_RELEASE_RESET();
 c0026f8:	641c      	str	r4, [r3, #64]	@ 0x40
  __HAL_RCC_AHB1_FORCE_RESET();
 c0026fa:	629a      	str	r2, [r3, #40]	@ 0x28
  __HAL_RCC_AHB1_RELEASE_RESET();
 c0026fc:	629c      	str	r4, [r3, #40]	@ 0x28
  __HAL_RCC_AHB2_FORCE_RESET();
 c0026fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  __HAL_RCC_AHB2_RELEASE_RESET();
 c002700:	62dc      	str	r4, [r3, #44]	@ 0x2c
  __HAL_RCC_AHB3_FORCE_RESET();
 c002702:	631a      	str	r2, [r3, #48]	@ 0x30
  __HAL_RCC_AHB3_RELEASE_RESET();
 c002704:	631c      	str	r4, [r3, #48]	@ 0x30
  HAL_MspDeInit();
 c002706:	f7ff ffec 	bl	c0026e2 <HAL_MspDeInit>
}
 c00270a:	4620      	mov	r0, r4
 c00270c:	bd10      	pop	{r4, pc}
 c00270e:	bf00      	nop
 c002710:	50021000 	.word	0x50021000

0c002714 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 c002714:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 c002716:	4b0f      	ldr	r3, [pc, #60]	@ (c002754 <HAL_InitTick+0x40>)
{
 c002718:	4605      	mov	r5, r0
  if ((uint32_t)uwTickFreq != 0U)
 c00271a:	781a      	ldrb	r2, [r3, #0]
 c00271c:	b90a      	cbnz	r2, c002722 <HAL_InitTick+0xe>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 c00271e:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 c002720:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 c002722:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 c002726:	fbb3 f3f2 	udiv	r3, r3, r2
 c00272a:	4a0b      	ldr	r2, [pc, #44]	@ (c002758 <HAL_InitTick+0x44>)
 c00272c:	6810      	ldr	r0, [r2, #0]
 c00272e:	fbb0 f0f3 	udiv	r0, r0, r3
 c002732:	f000 fa0b 	bl	c002b4c <HAL_SYSTICK_Config>
 c002736:	4604      	mov	r4, r0
 c002738:	2800      	cmp	r0, #0
 c00273a:	d1f0      	bne.n	c00271e <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 c00273c:	2d07      	cmp	r5, #7
 c00273e:	d8ee      	bhi.n	c00271e <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 c002740:	4602      	mov	r2, r0
 c002742:	4629      	mov	r1, r5
 c002744:	f04f 30ff 	mov.w	r0, #4294967295
 c002748:	f000 f99e 	bl	c002a88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 c00274c:	4b03      	ldr	r3, [pc, #12]	@ (c00275c <HAL_InitTick+0x48>)
 c00274e:	4620      	mov	r0, r4
 c002750:	601d      	str	r5, [r3, #0]
  return status;
 c002752:	e7e5      	b.n	c002720 <HAL_InitTick+0xc>
 c002754:	30000008 	.word	0x30000008
 c002758:	30000004 	.word	0x30000004
 c00275c:	3000000c 	.word	0x3000000c

0c002760 <HAL_Init>:
{
 c002760:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 c002762:	2004      	movs	r0, #4
 c002764:	f000 f97d 	bl	c002a62 <HAL_NVIC_SetPriorityGrouping>
  SystemCoreClockUpdate();
 c002768:	f7ff ff34 	bl	c0025d4 <SystemCoreClockUpdate>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 c00276c:	2000      	movs	r0, #0
 c00276e:	f7ff ffd1 	bl	c002714 <HAL_InitTick>
 c002772:	4604      	mov	r4, r0
 c002774:	b918      	cbnz	r0, c00277e <HAL_Init+0x1e>
    HAL_MspInit();
 c002776:	f7ff fb4b 	bl	c001e10 <HAL_MspInit>
}
 c00277a:	4620      	mov	r0, r4
 c00277c:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 c00277e:	2401      	movs	r4, #1
 c002780:	e7fb      	b.n	c00277a <HAL_Init+0x1a>

0c002782 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 c002782:	4a03      	ldr	r2, [pc, #12]	@ (c002790 <HAL_IncTick+0xe>)
 c002784:	4b03      	ldr	r3, [pc, #12]	@ (c002794 <HAL_IncTick+0x12>)
 c002786:	6811      	ldr	r1, [r2, #0]
 c002788:	781b      	ldrb	r3, [r3, #0]
 c00278a:	440b      	add	r3, r1
 c00278c:	6013      	str	r3, [r2, #0]
}
 c00278e:	4770      	bx	lr
 c002790:	300023d8 	.word	0x300023d8
 c002794:	30000008 	.word	0x30000008

0c002798 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 c002798:	4b01      	ldr	r3, [pc, #4]	@ (c0027a0 <HAL_GetTick+0x8>)
 c00279a:	6818      	ldr	r0, [r3, #0]
}
 c00279c:	4770      	bx	lr
 c00279e:	bf00      	nop
 c0027a0:	300023d8 	.word	0x300023d8

0c0027a4 <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 c0027a4:	4b01      	ldr	r3, [pc, #4]	@ (c0027ac <HAL_GetTickPrio+0x8>)
 c0027a6:	6818      	ldr	r0, [r3, #0]
 c0027a8:	4770      	bx	lr
 c0027aa:	bf00      	nop
 c0027ac:	3000000c 	.word	0x3000000c

0c0027b0 <HAL_SetTickFreq>:
  * @brief Set new tick Freq.
  * @param Freq tick frequency
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 c0027b0:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status  = HAL_OK;
  HAL_TickFreqTypeDef prevTickFreq;

  if (uwTickFreq != Freq)
 c0027b2:	4c07      	ldr	r4, [pc, #28]	@ (c0027d0 <HAL_SetTickFreq+0x20>)
 c0027b4:	7825      	ldrb	r5, [r4, #0]
 c0027b6:	4285      	cmp	r5, r0
 c0027b8:	d007      	beq.n	c0027ca <HAL_SetTickFreq+0x1a>

    /* Update uwTickFreq global variable used by HAL_InitTick() */
    uwTickFreq = Freq;

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 c0027ba:	4b06      	ldr	r3, [pc, #24]	@ (c0027d4 <HAL_SetTickFreq+0x24>)
    uwTickFreq = Freq;
 c0027bc:	7020      	strb	r0, [r4, #0]
    status = HAL_InitTick(uwTickPrio);
 c0027be:	6818      	ldr	r0, [r3, #0]
 c0027c0:	f7ff ffa8 	bl	c002714 <HAL_InitTick>
    if (status != HAL_OK)
 c0027c4:	b100      	cbz	r0, c0027c8 <HAL_SetTickFreq+0x18>
    {
      /* Restore previous tick frequency */
      uwTickFreq = prevTickFreq;
 c0027c6:	7025      	strb	r5, [r4, #0]
    }
  }

  return status;
}
 c0027c8:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef status  = HAL_OK;
 c0027ca:	2000      	movs	r0, #0
 c0027cc:	e7fc      	b.n	c0027c8 <HAL_SetTickFreq+0x18>
 c0027ce:	bf00      	nop
 c0027d0:	30000008 	.word	0x30000008
 c0027d4:	3000000c 	.word	0x3000000c

0c0027d8 <HAL_GetTickFreq>:
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
  return uwTickFreq;
}
 c0027d8:	4b01      	ldr	r3, [pc, #4]	@ (c0027e0 <HAL_GetTickFreq+0x8>)
 c0027da:	7818      	ldrb	r0, [r3, #0]
 c0027dc:	4770      	bx	lr
 c0027de:	bf00      	nop
 c0027e0:	30000008 	.word	0x30000008

0c0027e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 c0027e4:	b538      	push	{r3, r4, r5, lr}
 c0027e6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 c0027e8:	f7ff ffd6 	bl	c002798 <HAL_GetTick>
 c0027ec:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 c0027ee:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)uwTickFreq;
 c0027f0:	bf1e      	ittt	ne
 c0027f2:	4b04      	ldrne	r3, [pc, #16]	@ (c002804 <HAL_Delay+0x20>)
 c0027f4:	781b      	ldrbne	r3, [r3, #0]
 c0027f6:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 c0027f8:	f7ff ffce 	bl	c002798 <HAL_GetTick>
 c0027fc:	1b43      	subs	r3, r0, r5
 c0027fe:	42a3      	cmp	r3, r4
 c002800:	d3fa      	bcc.n	c0027f8 <HAL_Delay+0x14>
  {
  }
}
 c002802:	bd38      	pop	{r3, r4, r5, pc}
 c002804:	30000008 	.word	0x30000008

0c002808 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 c002808:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 c00280c:	6913      	ldr	r3, [r2, #16]
 c00280e:	f023 0302 	bic.w	r3, r3, #2
 c002812:	6113      	str	r3, [r2, #16]
}
 c002814:	4770      	bx	lr

0c002816 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 c002816:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 c00281a:	6913      	ldr	r3, [r2, #16]
 c00281c:	f043 0302 	orr.w	r3, r3, #2
 c002820:	6113      	str	r3, [r2, #16]
}
 c002822:	4770      	bx	lr

0c002824 <HAL_GetHalVersion>:
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
  return STM32L5XX_HAL_VERSION;
}
 c002824:	4800      	ldr	r0, [pc, #0]	@ (c002828 <HAL_GetHalVersion+0x4>)
 c002826:	4770      	bx	lr
 c002828:	01000600 	.word	0x01000600

0c00282c <HAL_GetREVID>:
  * @brief  Return the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
  return ((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 c00282c:	4b01      	ldr	r3, [pc, #4]	@ (c002834 <HAL_GetREVID+0x8>)
 c00282e:	6818      	ldr	r0, [r3, #0]
}
 c002830:	0c00      	lsrs	r0, r0, #16
 c002832:	4770      	bx	lr
 c002834:	e0044000 	.word	0xe0044000

0c002838 <HAL_GetDEVID>:
  * @brief  Return the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
  return (DBGMCU->IDCODE & DBGMCU_IDCODE_DEV_ID);
 c002838:	4b02      	ldr	r3, [pc, #8]	@ (c002844 <HAL_GetDEVID+0xc>)
 c00283a:	6818      	ldr	r0, [r3, #0]
}
 c00283c:	f3c0 000b 	ubfx	r0, r0, #0, #12
 c002840:	4770      	bx	lr
 c002842:	bf00      	nop
 c002844:	e0044000 	.word	0xe0044000

0c002848 <HAL_GetUIDw0>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
  return (READ_REG(*((uint32_t *)UID_BASE)));
}
 c002848:	4b01      	ldr	r3, [pc, #4]	@ (c002850 <HAL_GetUIDw0+0x8>)
 c00284a:	f8d3 0590 	ldr.w	r0, [r3, #1424]	@ 0x590
 c00284e:	4770      	bx	lr
 c002850:	0bfa0000 	.word	0x0bfa0000

0c002854 <HAL_GetUIDw1>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
}
 c002854:	4b01      	ldr	r3, [pc, #4]	@ (c00285c <HAL_GetUIDw1+0x8>)
 c002856:	f8d3 0594 	ldr.w	r0, [r3, #1428]	@ 0x594
 c00285a:	4770      	bx	lr
 c00285c:	0bfa0000 	.word	0x0bfa0000

0c002860 <HAL_GetUIDw2>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
}
 c002860:	4b01      	ldr	r3, [pc, #4]	@ (c002868 <HAL_GetUIDw2+0x8>)
 c002862:	f8d3 0598 	ldr.w	r0, [r3, #1432]	@ 0x598
 c002866:	4770      	bx	lr
 c002868:	0bfa0000 	.word	0x0bfa0000

0c00286c <HAL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 c00286c:	4a02      	ldr	r2, [pc, #8]	@ (c002878 <HAL_DBGMCU_EnableDBGStopMode+0xc>)
 c00286e:	6853      	ldr	r3, [r2, #4]
 c002870:	f043 0302 	orr.w	r3, r3, #2
 c002874:	6053      	str	r3, [r2, #4]
}
 c002876:	4770      	bx	lr
 c002878:	e0044000 	.word	0xe0044000

0c00287c <HAL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disable the Debug Module during STOP0/STOP1/STOP2 modes.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 c00287c:	4a02      	ldr	r2, [pc, #8]	@ (c002888 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 c00287e:	6853      	ldr	r3, [r2, #4]
 c002880:	f023 0302 	bic.w	r3, r3, #2
 c002884:	6053      	str	r3, [r2, #4]
}
 c002886:	4770      	bx	lr
 c002888:	e0044000 	.word	0xe0044000

0c00288c <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @brief  Enable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 c00288c:	4a02      	ldr	r2, [pc, #8]	@ (c002898 <HAL_DBGMCU_EnableDBGStandbyMode+0xc>)
 c00288e:	6853      	ldr	r3, [r2, #4]
 c002890:	f043 0304 	orr.w	r3, r3, #4
 c002894:	6053      	str	r3, [r2, #4]
}
 c002896:	4770      	bx	lr
 c002898:	e0044000 	.word	0xe0044000

0c00289c <HAL_DBGMCU_DisableDBGStandbyMode>:
  * @brief  Disable the Debug Module during STANDBY mode.
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 c00289c:	4a02      	ldr	r2, [pc, #8]	@ (c0028a8 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 c00289e:	6853      	ldr	r3, [r2, #4]
 c0028a0:	f023 0304 	bic.w	r3, r3, #4
 c0028a4:	6053      	str	r3, [r2, #4]
}
 c0028a6:	4770      	bx	lr
 c0028a8:	e0044000 	.word	0xe0044000

0c0028ac <HAL_SYSCFG_SRAM2Erase>:
  * @retval None
  */
void HAL_SYSCFG_SRAM2Erase(void)
{
  /* unlock the write protection of the SRAM2ER bit */
  SYSCFG->SKR = 0xCA;
 c0028ac:	22ca      	movs	r2, #202	@ 0xca
 c0028ae:	4b04      	ldr	r3, [pc, #16]	@ (c0028c0 <HAL_SYSCFG_SRAM2Erase+0x14>)
 c0028b0:	61da      	str	r2, [r3, #28]
  SYSCFG->SKR = 0x53;
 c0028b2:	2253      	movs	r2, #83	@ 0x53
 c0028b4:	61da      	str	r2, [r3, #28]

  /* Starts a hardware SRAM2 erase operation*/
  SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2ER);
 c0028b6:	699a      	ldr	r2, [r3, #24]
 c0028b8:	f042 0201 	orr.w	r2, r2, #1
 c0028bc:	619a      	str	r2, [r3, #24]
}
 c0028be:	4770      	bx	lr
 c0028c0:	50010000 	.word	0x50010000

0c0028c4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 c0028c4:	4a03      	ldr	r2, [pc, #12]	@ (c0028d4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 c0028c6:	6813      	ldr	r3, [r2, #0]
 c0028c8:	f023 0302 	bic.w	r3, r3, #2
 c0028cc:	4303      	orrs	r3, r0
 c0028ce:	6013      	str	r3, [r2, #0]
}
 c0028d0:	4770      	bx	lr
 c0028d2:	bf00      	nop
 c0028d4:	50010100 	.word	0x50010100

0c0028d8 <HAL_SYSCFG_VREFBUF_TrimmingConfig>:
void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue));

  MODIFY_REG(VREFBUF->CCR, VREFBUF_CCR_TRIM, TrimmingValue);
 c0028d8:	4a03      	ldr	r2, [pc, #12]	@ (c0028e8 <HAL_SYSCFG_VREFBUF_TrimmingConfig+0x10>)
 c0028da:	6853      	ldr	r3, [r2, #4]
 c0028dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 c0028e0:	4303      	orrs	r3, r0
 c0028e2:	6053      	str	r3, [r2, #4]
}
 c0028e4:	4770      	bx	lr
 c0028e6:	bf00      	nop
 c0028e8:	50010100 	.word	0x50010100

0c0028ec <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 c0028ec:	4a08      	ldr	r2, [pc, #32]	@ (c002910 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 c0028ee:	6813      	ldr	r3, [r2, #0]
 c0028f0:	f023 0304 	bic.w	r3, r3, #4
 c0028f4:	4303      	orrs	r3, r0
 c0028f6:	6013      	str	r3, [r2, #0]
  if (VoltageScaling == SYSCFG_VREFBUF_VOLTAGE_SCALE0)
 c0028f8:	4b06      	ldr	r3, [pc, #24]	@ (c002914 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x28>)
 c0028fa:	b928      	cbnz	r0, c002908 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x1c>
    TrimmingValue = ((uint32_t) *VREFBUF_SC0_CAL_ADDR) & 0x3FU;
 c0028fc:	f893 0079 	ldrb.w	r0, [r3, #121]	@ 0x79
    TrimmingValue = ((uint32_t) *VREFBUF_SC1_CAL_ADDR) & 0x3FU;
 c002900:	f000 003f 	and.w	r0, r0, #63	@ 0x3f
  HAL_SYSCFG_VREFBUF_TrimmingConfig(TrimmingValue);
 c002904:	f7ff bfe8 	b.w	c0028d8 <HAL_SYSCFG_VREFBUF_TrimmingConfig>
    TrimmingValue = ((uint32_t) *VREFBUF_SC1_CAL_ADDR) & 0x3FU;
 c002908:	f893 0030 	ldrb.w	r0, [r3, #48]	@ 0x30
 c00290c:	e7f8      	b.n	c002900 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x14>
 c00290e:	bf00      	nop
 c002910:	50010100 	.word	0x50010100
 c002914:	0bfa0500 	.word	0x0bfa0500

0c002918 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 c002918:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 c00291a:	4c0a      	ldr	r4, [pc, #40]	@ (c002944 <HAL_SYSCFG_EnableVREFBUF+0x2c>)
 c00291c:	6823      	ldr	r3, [r4, #0]
 c00291e:	f043 0301 	orr.w	r3, r3, #1
 c002922:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 c002924:	f7ff ff38 	bl	c002798 <HAL_GetTick>
 c002928:	4605      	mov	r5, r0

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0U)
 c00292a:	6823      	ldr	r3, [r4, #0]
 c00292c:	071b      	lsls	r3, r3, #28
 c00292e:	d501      	bpl.n	c002934 <HAL_SYSCFG_EnableVREFBUF+0x1c>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 c002930:	2000      	movs	r0, #0
}
 c002932:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 c002934:	f7ff ff30 	bl	c002798 <HAL_GetTick>
 c002938:	1b40      	subs	r0, r0, r5
 c00293a:	280a      	cmp	r0, #10
 c00293c:	d9f5      	bls.n	c00292a <HAL_SYSCFG_EnableVREFBUF+0x12>
      return HAL_TIMEOUT;
 c00293e:	2003      	movs	r0, #3
 c002940:	e7f7      	b.n	c002932 <HAL_SYSCFG_EnableVREFBUF+0x1a>
 c002942:	bf00      	nop
 c002944:	50010100 	.word	0x50010100

0c002948 <HAL_SYSCFG_DisableVREFBUF>:
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 c002948:	4a02      	ldr	r2, [pc, #8]	@ (c002954 <HAL_SYSCFG_DisableVREFBUF+0xc>)
 c00294a:	6813      	ldr	r3, [r2, #0]
 c00294c:	f023 0301 	bic.w	r3, r3, #1
 c002950:	6013      	str	r3, [r2, #0]
}
 c002952:	4770      	bx	lr
 c002954:	50010100 	.word	0x50010100

0c002958 <HAL_SYSCFG_EnableIOAnalogBooster>:
  * @note   Insure low VDDA voltage operation with I/O analog switch control
  * @retval None
  */
void HAL_SYSCFG_EnableIOAnalogBooster(void)
{
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_BOOSTEN | SYSCFG_CFGR1_ANASWVDD), SYSCFG_CFGR1_BOOSTEN);
 c002958:	4a03      	ldr	r2, [pc, #12]	@ (c002968 <HAL_SYSCFG_EnableIOAnalogBooster+0x10>)
 c00295a:	6853      	ldr	r3, [r2, #4]
 c00295c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 c002960:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 c002964:	6053      	str	r3, [r2, #4]
}
 c002966:	4770      	bx	lr
 c002968:	50010000 	.word	0x50010000

0c00296c <HAL_SYSCFG_DisableIOAnalogBooster>:
  *
  * @retval None
  */
void HAL_SYSCFG_DisableIOAnalogBooster(void)
{
  CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 c00296c:	4a02      	ldr	r2, [pc, #8]	@ (c002978 <HAL_SYSCFG_DisableIOAnalogBooster+0xc>)
 c00296e:	6853      	ldr	r3, [r2, #4]
 c002970:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 c002974:	6053      	str	r3, [r2, #4]
}
 c002976:	4770      	bx	lr
 c002978:	50010000 	.word	0x50010000

0c00297c <HAL_SYSCFG_EnableIOAnalogSwitchVdd>:
  * @note   To be used when I/O analog switch voltage booster is not enabled
  * @retval None
  */
void HAL_SYSCFG_EnableIOAnalogSwitchVdd(void)
{
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_BOOSTEN | SYSCFG_CFGR1_ANASWVDD), SYSCFG_CFGR1_ANASWVDD);
 c00297c:	4a03      	ldr	r2, [pc, #12]	@ (c00298c <HAL_SYSCFG_EnableIOAnalogSwitchVdd+0x10>)
 c00297e:	6853      	ldr	r3, [r2, #4]
 c002980:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 c002984:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 c002988:	6053      	str	r3, [r2, #4]
}
 c00298a:	4770      	bx	lr
 c00298c:	50010000 	.word	0x50010000

0c002990 <HAL_SYSCFG_DisableIOAnalogSwitchVdd>:
  *
  * @retval None
  */
void HAL_SYSCFG_DisableIOAnalogSwitchVdd(void)
{
  CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
 c002990:	4a02      	ldr	r2, [pc, #8]	@ (c00299c <HAL_SYSCFG_DisableIOAnalogSwitchVdd+0xc>)
 c002992:	6853      	ldr	r3, [r2, #4]
 c002994:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 c002998:	6053      	str	r3, [r2, #4]
}
 c00299a:	4770      	bx	lr
 c00299c:	50010000 	.word	0x50010000

0c0029a0 <HAL_SYSCFG_Lock>:
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_LOCK_ITEMS(Item));

  /* Privilege secure/non-secure locks */
  SYSCFG->CNSLCKR = (0xFFFFU & Item);  /* non-secure lock item in 16 lowest bits */
 c0029a0:	4b02      	ldr	r3, [pc, #8]	@ (c0029ac <HAL_SYSCFG_Lock+0xc>)
 c0029a2:	b282      	uxth	r2, r0

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  /* Privilege secure only locks */
  SYSCFG->CSLCKR = ((0xFFFF0000U & Item) >> 16U);  /* Secure-only lock item in 16 highest bits */
 c0029a4:	0c00      	lsrs	r0, r0, #16
  SYSCFG->CNSLCKR = (0xFFFFU & Item);  /* non-secure lock item in 16 lowest bits */
 c0029a6:	60da      	str	r2, [r3, #12]
  SYSCFG->CSLCKR = ((0xFFFF0000U & Item) >> 16U);  /* Secure-only lock item in 16 highest bits */
 c0029a8:	6118      	str	r0, [r3, #16]
#endif /* __ARM_FEATURE_CMSE */
}
 c0029aa:	4770      	bx	lr
 c0029ac:	50010000 	.word	0x50010000

0c0029b0 <HAL_SYSCFG_GetLock>:
HAL_StatusTypeDef HAL_SYSCFG_GetLock(uint32_t *pItem)
{
  uint32_t tmp_lock;

  /* Check null pointer */
  if (pItem == NULL)
 c0029b0:	b138      	cbz	r0, c0029c2 <HAL_SYSCFG_GetLock+0x12>
  {
    return HAL_ERROR;
  }

  /* Get the non-secure lock state */
  tmp_lock = SYSCFG->CNSLCKR;
 c0029b2:	4a05      	ldr	r2, [pc, #20]	@ (c0029c8 <HAL_SYSCFG_GetLock+0x18>)
 c0029b4:	68d3      	ldr	r3, [r2, #12]

  /* Get the secure lock state in secure code */
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  tmp_lock |= (SYSCFG->CSLCKR << 16U);
 c0029b6:	6912      	ldr	r2, [r2, #16]
 c0029b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
#endif /* __ARM_FEATURE_CMSE */

  /* Return overall lock status */
  *pItem = tmp_lock;
 c0029bc:	6003      	str	r3, [r0, #0]

  return HAL_OK;
 c0029be:	2000      	movs	r0, #0
 c0029c0:	4770      	bx	lr
    return HAL_ERROR;
 c0029c2:	2001      	movs	r0, #1
}
 c0029c4:	4770      	bx	lr
 c0029c6:	bf00      	nop
 c0029c8:	50010000 	.word	0x50010000

0c0029cc <HAL_SYSCFG_ConfigAttributes>:

  /* Check the parameters */
  assert_param(IS_SYSCFG_ITEMS_ATTRIBUTES(Item));
  assert_param(IS_SYSCFG_ATTRIBUTES(Attributes));

  tmp = SYSCFG_S->SECCFGR;
 c0029cc:	4a03      	ldr	r2, [pc, #12]	@ (c0029dc <HAL_SYSCFG_ConfigAttributes+0x10>)

  /* Set or reset Item */
  if ((Attributes & SYSCFG_SEC) != 0x00U)
 c0029ce:	07c9      	lsls	r1, r1, #31
  tmp = SYSCFG_S->SECCFGR;
 c0029d0:	6813      	ldr	r3, [r2, #0]
  {
    tmp |= Item;
 c0029d2:	bf4c      	ite	mi
 c0029d4:	4303      	orrmi	r3, r0
  }
  else
  {
    tmp &= ~Item;
 c0029d6:	4383      	bicpl	r3, r0
  }

  /* Set secure attributes */
  SYSCFG_S->SECCFGR = tmp;
 c0029d8:	6013      	str	r3, [r2, #0]
}
 c0029da:	4770      	bx	lr
 c0029dc:	50010000 	.word	0x50010000

0c0029e0 <HAL_SYSCFG_GetConfigAttributes>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SYSCFG_GetConfigAttributes(uint32_t Item, uint32_t *pAttributes)
{
  /* Check null pointer */
  if (pAttributes == NULL)
 c0029e0:	b139      	cbz	r1, c0029f2 <HAL_SYSCFG_GetConfigAttributes+0x12>

  /* Check the parameters */
  assert_param(IS_SYSCFG_ITEMS_ATTRIBUTES(Item));

  /* Get the secure attribute state */
  if ((SYSCFG_S->SECCFGR & Item) != 0U)
 c0029e2:	4b05      	ldr	r3, [pc, #20]	@ (c0029f8 <HAL_SYSCFG_GetConfigAttributes+0x18>)
 c0029e4:	681b      	ldr	r3, [r3, #0]
 c0029e6:	4003      	ands	r3, r0
  {
    *pAttributes = SYSCFG_SEC;
 c0029e8:	bf18      	it	ne
 c0029ea:	2301      	movne	r3, #1
  else
  {
    *pAttributes = SYSCFG_NSEC;
  }

  return HAL_OK;
 c0029ec:	2000      	movs	r0, #0
    *pAttributes = SYSCFG_SEC;
 c0029ee:	600b      	str	r3, [r1, #0]
 c0029f0:	4770      	bx	lr
    return HAL_ERROR;
 c0029f2:	2001      	movs	r0, #1
}
 c0029f4:	4770      	bx	lr
 c0029f6:	bf00      	nop
 c0029f8:	50010000 	.word	0x50010000

0c0029fc <MPU_ConfigRegion>:
  __ASM volatile ("dmb 0xF":::"memory");
 c0029fc:	f3bf 8f5f 	dmb	sy

  /* Follow ARM recommendation with Data Memory Barrier prior to MPU configuration */
  __DMB();

  /* Set the Region number */
  MPUx->RNR = MPU_RegionInit->Number;
 c002a00:	784b      	ldrb	r3, [r1, #1]
 c002a02:	6083      	str	r3, [r0, #8]

  /* Disable the Region */
  CLEAR_BIT(MPUx->RLAR, MPU_RLAR_EN_Msk);
 c002a04:	6903      	ldr	r3, [r0, #16]
 c002a06:	f023 0301 	bic.w	r3, r3, #1
 c002a0a:	6103      	str	r3, [r0, #16]

  /* Apply configuration */
  MPUx->RBAR = (((uint32_t)MPU_RegionInit->BaseAddress & 0xFFFFFFE0U)  |
 c002a0c:	684b      	ldr	r3, [r1, #4]
                ((uint32_t)MPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
                ((uint32_t)MPU_RegionInit->AccessPermission << MPU_RBAR_AP_Pos)  |
                ((uint32_t)MPU_RegionInit->DisableExec      << MPU_RBAR_XN_Pos));
 c002a0e:	7b8a      	ldrb	r2, [r1, #14]
  MPUx->RBAR = (((uint32_t)MPU_RegionInit->BaseAddress & 0xFFFFFFE0U)  |
 c002a10:	f023 031f 	bic.w	r3, r3, #31
                ((uint32_t)MPU_RegionInit->AccessPermission << MPU_RBAR_AP_Pos)  |
 c002a14:	4313      	orrs	r3, r2
                ((uint32_t)MPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 c002a16:	7bca      	ldrb	r2, [r1, #15]
                ((uint32_t)MPU_RegionInit->AccessPermission << MPU_RBAR_AP_Pos)  |
 c002a18:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 c002a1c:	7b4a      	ldrb	r2, [r1, #13]
 c002a1e:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  MPUx->RBAR = (((uint32_t)MPU_RegionInit->BaseAddress & 0xFFFFFFE0U)  |
 c002a22:	60c3      	str	r3, [r0, #12]

  MPUx->RLAR = (((uint32_t)MPU_RegionInit->LimitAddress & 0xFFFFFFE0U) |
 c002a24:	688b      	ldr	r3, [r1, #8]
                ((uint32_t)MPU_RegionInit->AttributesIndex << MPU_RLAR_AttrIndx_Pos) |
                ((uint32_t)MPU_RegionInit->Enable          << MPU_RLAR_EN_Pos));
 c002a26:	780a      	ldrb	r2, [r1, #0]
  MPUx->RLAR = (((uint32_t)MPU_RegionInit->LimitAddress & 0xFFFFFFE0U) |
 c002a28:	f023 031f 	bic.w	r3, r3, #31
                ((uint32_t)MPU_RegionInit->AttributesIndex << MPU_RLAR_AttrIndx_Pos) |
 c002a2c:	4313      	orrs	r3, r2
 c002a2e:	7b0a      	ldrb	r2, [r1, #12]
 c002a30:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  MPUx->RLAR = (((uint32_t)MPU_RegionInit->LimitAddress & 0xFFFFFFE0U) |
 c002a34:	6103      	str	r3, [r0, #16]
}
 c002a36:	4770      	bx	lr

0c002a38 <MPU_ConfigMemoryAttributes>:

static void MPU_ConfigMemoryAttributes(MPU_Type* MPUx, MPU_Attributes_InitTypeDef *MPU_AttributesInit)
{
 c002a38:	b510      	push	{r4, lr}
 c002a3a:	f3bf 8f5f 	dmb	sy
    mair = &(MPUx->MAIR1);
    attr_number = (uint32_t)MPU_AttributesInit->Number - 4U;
  }

  attr_values = *(mair);
  attr_values &=  ~(0xFFU << (attr_number * 8U));
 c002a3e:	24ff      	movs	r4, #255	@ 0xff
  if(MPU_AttributesInit->Number < MPU_ATTRIBUTES_NUMBER4)
 c002a40:	780b      	ldrb	r3, [r1, #0]
  *(mair) = attr_values | ((uint32_t)MPU_AttributesInit->Attributes << (attr_number * 8U));
 c002a42:	7849      	ldrb	r1, [r1, #1]
  if(MPU_AttributesInit->Number < MPU_ATTRIBUTES_NUMBER4)
 c002a44:	2b03      	cmp	r3, #3
    mair = &(MPUx->MAIR0);
 c002a46:	bf92      	itee	ls
 c002a48:	3030      	addls	r0, #48	@ 0x30
    mair = &(MPUx->MAIR1);
 c002a4a:	3034      	addhi	r0, #52	@ 0x34
    attr_number = (uint32_t)MPU_AttributesInit->Number - 4U;
 c002a4c:	3b04      	subhi	r3, #4
  attr_values = *(mair);
 c002a4e:	6802      	ldr	r2, [r0, #0]
  attr_values &=  ~(0xFFU << (attr_number * 8U));
 c002a50:	00db      	lsls	r3, r3, #3
 c002a52:	409c      	lsls	r4, r3
 c002a54:	ea22 0204 	bic.w	r2, r2, r4
  *(mair) = attr_values | ((uint32_t)MPU_AttributesInit->Attributes << (attr_number * 8U));
 c002a58:	fa01 f303 	lsl.w	r3, r1, r3
 c002a5c:	4313      	orrs	r3, r2
 c002a5e:	6003      	str	r3, [r0, #0]
}
 c002a60:	bd10      	pop	{r4, pc}

0c002a62 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 c002a62:	4908      	ldr	r1, [pc, #32]	@ (c002a84 <HAL_NVIC_SetPriorityGrouping+0x22>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 c002a64:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 c002a66:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 c002a68:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 c002a6c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 c002a70:	0412      	lsls	r2, r2, #16
 c002a72:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 c002a74:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 c002a76:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 c002a7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 c002a7e:	60cb      	str	r3, [r1, #12]
}
 c002a80:	4770      	bx	lr
 c002a82:	bf00      	nop
 c002a84:	e000ed00 	.word	0xe000ed00

0c002a88 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 c002a88:	4b15      	ldr	r3, [pc, #84]	@ (c002ae0 <HAL_NVIC_SetPriority+0x58>)
{
 c002a8a:	b530      	push	{r4, r5, lr}
 c002a8c:	68dc      	ldr	r4, [r3, #12]
 c002a8e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c002a92:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c002a96:	1ce5      	adds	r5, r4, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c002a98:	2b03      	cmp	r3, #3
 c002a9a:	bf28      	it	cs
 c002a9c:	2303      	movcs	r3, #3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c002a9e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c002aa0:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c002aa4:	bf94      	ite	ls
 c002aa6:	2400      	movls	r4, #0
 c002aa8:	3c04      	subhi	r4, #4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c002aaa:	fa05 f303 	lsl.w	r3, r5, r3
 c002aae:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 c002ab2:	40a5      	lsls	r5, r4
 c002ab4:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c002ab8:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 c002aba:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 c002abc:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002ac0:	bfac      	ite	ge
 c002ac2:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002ac6:	4a07      	ldrlt	r2, [pc, #28]	@ (c002ae4 <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002ac8:	ea4f 1343 	mov.w	r3, r3, lsl #5
 c002acc:	b2db      	uxtb	r3, r3
 c002ace:	bfab      	itete	ge
 c002ad0:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002ad4:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002ad8:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002adc:	5413      	strblt	r3, [r2, r0]
}
 c002ade:	bd30      	pop	{r4, r5, pc}
 c002ae0:	e000ed00 	.word	0xe000ed00
 c002ae4:	e000ed14 	.word	0xe000ed14

0c002ae8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 c002ae8:	2800      	cmp	r0, #0
 c002aea:	db07      	blt.n	c002afc <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 c002aec:	2301      	movs	r3, #1
 c002aee:	0941      	lsrs	r1, r0, #5
 c002af0:	4a03      	ldr	r2, [pc, #12]	@ (c002b00 <HAL_NVIC_EnableIRQ+0x18>)
 c002af2:	f000 001f 	and.w	r0, r0, #31
 c002af6:	4083      	lsls	r3, r0
 c002af8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 c002afc:	4770      	bx	lr
 c002afe:	bf00      	nop
 c002b00:	e000e100 	.word	0xe000e100

0c002b04 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 c002b04:	2800      	cmp	r0, #0
 c002b06:	db0c      	blt.n	c002b22 <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 c002b08:	2201      	movs	r2, #1
 c002b0a:	4906      	ldr	r1, [pc, #24]	@ (c002b24 <HAL_NVIC_DisableIRQ+0x20>)
 c002b0c:	0943      	lsrs	r3, r0, #5
 c002b0e:	f000 001f 	and.w	r0, r0, #31
 c002b12:	4082      	lsls	r2, r0
 c002b14:	3320      	adds	r3, #32
 c002b16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 c002b1a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c002b1e:	f3bf 8f6f 	isb	sy
}
 c002b22:	4770      	bx	lr
 c002b24:	e000e100 	.word	0xe000e100

0c002b28 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 c002b28:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 c002b2c:	4905      	ldr	r1, [pc, #20]	@ (c002b44 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 c002b2e:	4b06      	ldr	r3, [pc, #24]	@ (c002b48 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 c002b30:	68ca      	ldr	r2, [r1, #12]
 c002b32:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 c002b36:	4313      	orrs	r3, r2
 c002b38:	60cb      	str	r3, [r1, #12]
 c002b3a:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 c002b3e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 c002b40:	e7fd      	b.n	c002b3e <HAL_NVIC_SystemReset+0x16>
 c002b42:	bf00      	nop
 c002b44:	e000ed00 	.word	0xe000ed00
 c002b48:	05fa0004 	.word	0x05fa0004

0c002b4c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 c002b4c:	3801      	subs	r0, #1
 c002b4e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 c002b52:	d20b      	bcs.n	c002b6c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 c002b54:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002b58:	21e0      	movs	r1, #224	@ 0xe0
 c002b5a:	4a05      	ldr	r2, [pc, #20]	@ (c002b70 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 c002b5c:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 c002b5e:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 c002b62:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 c002b64:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 c002b66:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 c002b68:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 c002b6a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 c002b6c:	2001      	movs	r0, #1
}
 c002b6e:	4770      	bx	lr
 c002b70:	e000ed00 	.word	0xe000ed00

0c002b74 <HAL_NVIC_GetPriorityGrouping>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 c002b74:	4b02      	ldr	r3, [pc, #8]	@ (c002b80 <HAL_NVIC_GetPriorityGrouping+0xc>)
 c002b76:	68d8      	ldr	r0, [r3, #12]
}
 c002b78:	f3c0 2002 	ubfx	r0, r0, #8, #3
 c002b7c:	4770      	bx	lr
 c002b7e:	bf00      	nop
 c002b80:	e000ed00 	.word	0xe000ed00

0c002b84 <HAL_NVIC_GetPriority>:
{
 c002b84:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 c002b86:	2800      	cmp	r0, #0
    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 c002b88:	bfb8      	it	lt
 c002b8a:	4c14      	ldrlt	r4, [pc, #80]	@ (c002bdc <HAL_NVIC_GetPriority+0x58>)
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 c002b8c:	f001 0107 	and.w	r1, r1, #7
    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 c002b90:	bfad      	iteet	ge
 c002b92:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 c002b96:	f000 000f 	andlt.w	r0, r0, #15
 c002b9a:	5c20      	ldrblt	r0, [r4, r0]
    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 c002b9c:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c002ba0:	f1c1 0407 	rsb	r4, r1, #7
    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 c002ba4:	bfa8      	it	ge
 c002ba6:	f890 0300 	ldrbge.w	r0, [r0, #768]	@ 0x300
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c002baa:	1ccd      	adds	r5, r1, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 c002bac:	2c03      	cmp	r4, #3
 c002bae:	bf28      	it	cs
 c002bb0:	2403      	movcs	r4, #3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c002bb2:	2d06      	cmp	r5, #6
 c002bb4:	bf98      	it	ls
 c002bb6:	2100      	movls	r1, #0
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 c002bb8:	f04f 35ff 	mov.w	r5, #4294967295
    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 c002bbc:	ea4f 1050 	mov.w	r0, r0, lsr #5
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 c002bc0:	bf88      	it	hi
 c002bc2:	3904      	subhi	r1, #4
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 c002bc4:	fa05 f404 	lsl.w	r4, r5, r4
 c002bc8:	fa20 f601 	lsr.w	r6, r0, r1
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 c002bcc:	408d      	lsls	r5, r1
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 c002bce:	ea26 0404 	bic.w	r4, r6, r4
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 c002bd2:	ea20 0005 	bic.w	r0, r0, r5
  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
 c002bd6:	6014      	str	r4, [r2, #0]
  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
 c002bd8:	6018      	str	r0, [r3, #0]
}
 c002bda:	bd70      	pop	{r4, r5, r6, pc}
 c002bdc:	e000ed14 	.word	0xe000ed14

0c002be0 <HAL_NVIC_SetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 c002be0:	2800      	cmp	r0, #0
 c002be2:	db08      	blt.n	c002bf6 <HAL_NVIC_SetPendingIRQ+0x16>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 c002be4:	2201      	movs	r2, #1
 c002be6:	0943      	lsrs	r3, r0, #5
 c002be8:	4903      	ldr	r1, [pc, #12]	@ (c002bf8 <HAL_NVIC_SetPendingIRQ+0x18>)
 c002bea:	f000 001f 	and.w	r0, r0, #31
 c002bee:	4082      	lsls	r2, r0
 c002bf0:	3340      	adds	r3, #64	@ 0x40
 c002bf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 c002bf6:	4770      	bx	lr
 c002bf8:	e000e100 	.word	0xe000e100

0c002bfc <HAL_NVIC_GetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 c002bfc:	2800      	cmp	r0, #0
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 c002bfe:	bfa1      	itttt	ge
 c002c00:	0943      	lsrge	r3, r0, #5
 c002c02:	4a06      	ldrge	r2, [pc, #24]	@ (c002c1c <HAL_NVIC_GetPendingIRQ+0x20>)
 c002c04:	3340      	addge	r3, #64	@ 0x40
 c002c06:	f852 3023 	ldrge.w	r3, [r2, r3, lsl #2]
 c002c0a:	bfa3      	ittte	ge
 c002c0c:	f000 001f 	andge.w	r0, r0, #31
 c002c10:	fa23 f000 	lsrge.w	r0, r3, r0
 c002c14:	f000 0001 	andge.w	r0, r0, #1
    return(0U);
 c002c18:	2000      	movlt	r0, #0
}
 c002c1a:	4770      	bx	lr
 c002c1c:	e000e100 	.word	0xe000e100

0c002c20 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 c002c20:	2800      	cmp	r0, #0
 c002c22:	db08      	blt.n	c002c36 <HAL_NVIC_ClearPendingIRQ+0x16>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 c002c24:	2201      	movs	r2, #1
 c002c26:	0943      	lsrs	r3, r0, #5
 c002c28:	4903      	ldr	r1, [pc, #12]	@ (c002c38 <HAL_NVIC_ClearPendingIRQ+0x18>)
 c002c2a:	f000 001f 	and.w	r0, r0, #31
 c002c2e:	4082      	lsls	r2, r0
 c002c30:	3360      	adds	r3, #96	@ 0x60
 c002c32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 c002c36:	4770      	bx	lr
 c002c38:	e000e100 	.word	0xe000e100

0c002c3c <HAL_NVIC_GetActive>:
  if ((int32_t)(IRQn) >= 0)
 c002c3c:	2800      	cmp	r0, #0
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 c002c3e:	bfa1      	itttt	ge
 c002c40:	0943      	lsrge	r3, r0, #5
 c002c42:	4a06      	ldrge	r2, [pc, #24]	@ (c002c5c <HAL_NVIC_GetActive+0x20>)
 c002c44:	3380      	addge	r3, #128	@ 0x80
 c002c46:	f852 3023 	ldrge.w	r3, [r2, r3, lsl #2]
 c002c4a:	bfa3      	ittte	ge
 c002c4c:	f000 001f 	andge.w	r0, r0, #31
 c002c50:	fa23 f000 	lsrge.w	r0, r3, r0
 c002c54:	f000 0001 	andge.w	r0, r0, #1
    return(0U);
 c002c58:	2000      	movlt	r0, #0
}
 c002c5a:	4770      	bx	lr
 c002c5c:	e000e100 	.word	0xe000e100

0c002c60 <HAL_SYSTICK_CLKSourceConfig>:
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 c002c60:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 c002c64:	691a      	ldr	r2, [r3, #16]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 c002c66:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 c002c68:	bf0c      	ite	eq
 c002c6a:	f042 0204 	orreq.w	r2, r2, #4
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 c002c6e:	f022 0204 	bicne.w	r2, r2, #4
 c002c72:	611a      	str	r2, [r3, #16]
}
 c002c74:	4770      	bx	lr

0c002c76 <HAL_SYSTICK_Callback>:
}
 c002c76:	4770      	bx	lr

0c002c78 <HAL_SYSTICK_IRQHandler>:
{
 c002c78:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 c002c7a:	f7ff fffc 	bl	c002c76 <HAL_SYSTICK_Callback>
}
 c002c7e:	bd08      	pop	{r3, pc}

0c002c80 <HAL_MPU_Enable>:
  __ASM volatile ("dmb 0xF":::"memory");
 c002c80:	f3bf 8f5f 	dmb	sy
  MPU->CTRL   = MPU_Control | MPU_CTRL_ENABLE_Msk;
 c002c84:	4b06      	ldr	r3, [pc, #24]	@ (c002ca0 <HAL_MPU_Enable+0x20>)
 c002c86:	f040 0001 	orr.w	r0, r0, #1
 c002c8a:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 c002c8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c002c90:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 c002c94:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 c002c96:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c002c9a:	f3bf 8f6f 	isb	sy
}
 c002c9e:	4770      	bx	lr
 c002ca0:	e000ed00 	.word	0xe000ed00

0c002ca4 <HAL_MPU_Disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 c002ca4:	f3bf 8f5f 	dmb	sy
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 c002ca8:	4b07      	ldr	r3, [pc, #28]	@ (c002cc8 <HAL_MPU_Disable+0x24>)
 c002caa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c002cac:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c002cb0:	625a      	str	r2, [r3, #36]	@ 0x24
  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
 c002cb2:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 c002cb6:	f022 0201 	bic.w	r2, r2, #1
 c002cba:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  __ASM volatile ("dsb 0xF":::"memory");
 c002cbe:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c002cc2:	f3bf 8f6f 	isb	sy
}
 c002cc6:	4770      	bx	lr
 c002cc8:	e000ed00 	.word	0xe000ed00

0c002ccc <HAL_MPU_EnableRegion>:
  MPU->RNR = RegionNumber;
 c002ccc:	4b04      	ldr	r3, [pc, #16]	@ (c002ce0 <HAL_MPU_EnableRegion+0x14>)
 c002cce:	f8c3 0098 	str.w	r0, [r3, #152]	@ 0x98
  SET_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
 c002cd2:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 c002cd6:	f042 0201 	orr.w	r2, r2, #1
 c002cda:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
}
 c002cde:	4770      	bx	lr
 c002ce0:	e000ed00 	.word	0xe000ed00

0c002ce4 <HAL_MPU_DisableRegion>:
  MPU->RNR = RegionNumber;
 c002ce4:	4b04      	ldr	r3, [pc, #16]	@ (c002cf8 <HAL_MPU_DisableRegion+0x14>)
 c002ce6:	f8c3 0098 	str.w	r0, [r3, #152]	@ 0x98
  CLEAR_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
 c002cea:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 c002cee:	f022 0201 	bic.w	r2, r2, #1
 c002cf2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
}
 c002cf6:	4770      	bx	lr
 c002cf8:	e000ed00 	.word	0xe000ed00

0c002cfc <HAL_MPU_ConfigRegion>:
{
 c002cfc:	4601      	mov	r1, r0
  MPU_ConfigRegion(MPU, MPU_RegionInit);
 c002cfe:	4801      	ldr	r0, [pc, #4]	@ (c002d04 <HAL_MPU_ConfigRegion+0x8>)
 c002d00:	e67c      	b.n	c0029fc <MPU_ConfigRegion>
 c002d02:	bf00      	nop
 c002d04:	e000ed90 	.word	0xe000ed90

0c002d08 <HAL_MPU_ConfigMemoryAttributes>:
{
 c002d08:	4601      	mov	r1, r0
  MPU_ConfigMemoryAttributes(MPU, MPU_AttributesInit);
 c002d0a:	4801      	ldr	r0, [pc, #4]	@ (c002d10 <HAL_MPU_ConfigMemoryAttributes+0x8>)
 c002d0c:	e694      	b.n	c002a38 <MPU_ConfigMemoryAttributes>
 c002d0e:	bf00      	nop
 c002d10:	e000ed90 	.word	0xe000ed90

0c002d14 <HAL_MPU_Enable_NS>:
  __ASM volatile ("dmb 0xF":::"memory");
 c002d14:	f3bf 8f5f 	dmb	sy
  MPU_NS->CTRL   = MPU_Control | MPU_CTRL_ENABLE_Msk;
 c002d18:	4b06      	ldr	r3, [pc, #24]	@ (c002d34 <HAL_MPU_Enable_NS+0x20>)
 c002d1a:	f040 0001 	orr.w	r0, r0, #1
 c002d1e:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94
  SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 c002d22:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c002d24:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 c002d28:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 c002d2a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c002d2e:	f3bf 8f6f 	isb	sy
}
 c002d32:	4770      	bx	lr
 c002d34:	e002ed00 	.word	0xe002ed00

0c002d38 <HAL_MPU_Disable_NS>:
  __ASM volatile ("dmb 0xF":::"memory");
 c002d38:	f3bf 8f5f 	dmb	sy
  SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 c002d3c:	4b07      	ldr	r3, [pc, #28]	@ (c002d5c <HAL_MPU_Disable_NS+0x24>)
 c002d3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c002d40:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c002d44:	625a      	str	r2, [r3, #36]	@ 0x24
  MPU_NS->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
 c002d46:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 c002d4a:	f022 0201 	bic.w	r2, r2, #1
 c002d4e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  __ASM volatile ("dsb 0xF":::"memory");
 c002d52:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 c002d56:	f3bf 8f6f 	isb	sy
}
 c002d5a:	4770      	bx	lr
 c002d5c:	e002ed00 	.word	0xe002ed00

0c002d60 <HAL_MPU_EnableRegion_NS>:
  MPU_NS->RNR = RegionNumber;
 c002d60:	4b04      	ldr	r3, [pc, #16]	@ (c002d74 <HAL_MPU_EnableRegion_NS+0x14>)
 c002d62:	f8c3 0098 	str.w	r0, [r3, #152]	@ 0x98
  SET_BIT(MPU_NS->RLAR, MPU_RLAR_EN_Msk);
 c002d66:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 c002d6a:	f042 0201 	orr.w	r2, r2, #1
 c002d6e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
}
 c002d72:	4770      	bx	lr
 c002d74:	e002ed00 	.word	0xe002ed00

0c002d78 <HAL_MPU_DisableRegion_NS>:
  MPU_NS->RNR = RegionNumber;
 c002d78:	4b04      	ldr	r3, [pc, #16]	@ (c002d8c <HAL_MPU_DisableRegion_NS+0x14>)
 c002d7a:	f8c3 0098 	str.w	r0, [r3, #152]	@ 0x98
  CLEAR_BIT(MPU_NS->RLAR, MPU_RLAR_EN_Msk);
 c002d7e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 c002d82:	f022 0201 	bic.w	r2, r2, #1
 c002d86:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
}
 c002d8a:	4770      	bx	lr
 c002d8c:	e002ed00 	.word	0xe002ed00

0c002d90 <HAL_MPU_ConfigRegion_NS>:
{
 c002d90:	4601      	mov	r1, r0
  MPU_ConfigRegion(MPU_NS, MPU_RegionInit);
 c002d92:	4801      	ldr	r0, [pc, #4]	@ (c002d98 <HAL_MPU_ConfigRegion_NS+0x8>)
 c002d94:	e632      	b.n	c0029fc <MPU_ConfigRegion>
 c002d96:	bf00      	nop
 c002d98:	e002ed90 	.word	0xe002ed90

0c002d9c <HAL_MPU_ConfigMemoryAttributes_NS>:
{
 c002d9c:	4601      	mov	r1, r0
  MPU_ConfigMemoryAttributes(MPU_NS, MPU_AttributesInit);
 c002d9e:	4801      	ldr	r0, [pc, #4]	@ (c002da4 <HAL_MPU_ConfigMemoryAttributes_NS+0x8>)
 c002da0:	e64a      	b.n	c002a38 <MPU_ConfigMemoryAttributes>
 c002da2:	bf00      	nop
 c002da4:	e002ed90 	.word	0xe002ed90

0c002da8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 c002da8:	b570      	push	{r4, r5, r6, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c002daa:	e9d0 4515 	ldrd	r4, r5, [r0, #84]	@ 0x54
 c002dae:	6065      	str	r5, [r4, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 c002db0:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c
 c002db2:	b114      	cbz	r4, c002dba <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c002db4:	e9d0 4518 	ldrd	r4, r5, [r0, #96]	@ 0x60
 c002db8:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c002dba:	e9d0 5412 	ldrd	r5, r4, [r0, #72]	@ 0x48
 c002dbe:	f004 061c 	and.w	r6, r4, #28
 c002dc2:	2401      	movs	r4, #1
 c002dc4:	40b4      	lsls	r4, r6
 c002dc6:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 c002dc8:	6804      	ldr	r4, [r0, #0]
 c002dca:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 c002dcc:	6883      	ldr	r3, [r0, #8]
 c002dce:	2b10      	cmp	r3, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 c002dd0:	bf0b      	itete	eq
 c002dd2:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 c002dd4:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CM0AR = SrcAddress;
 c002dd6:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CM0AR = DstAddress;
 c002dd8:	60e2      	strne	r2, [r4, #12]
  }
}
 c002dda:	bd70      	pop	{r4, r5, r6, pc}

0c002ddc <DMA_CalcDMAMUXChannelBaseAndMask>:
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 c002ddc:	4a0e      	ldr	r2, [pc, #56]	@ (c002e18 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 c002dde:	6803      	ldr	r3, [r0, #0]
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 c002de0:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 c002de2:	4293      	cmp	r3, r2
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel8 + (hdma->ChannelIndex >> 2U));
 c002de4:	bf88      	it	hi
 c002de6:	4a0d      	ldrhi	r2, [pc, #52]	@ (c002e1c <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 c002de8:	f021 0103 	bic.w	r1, r1, #3
 c002dec:	bf9a      	itte	ls
 c002dee:	f101 42a0 	addls.w	r2, r1, #1342177280	@ 0x50000000
 c002df2:	f502 3202 	addls.w	r2, r2, #133120	@ 0x20800
    hdma->DMAmuxChannel = (DMAMUX1_Channel8 + (hdma->ChannelIndex >> 2U));
 c002df6:	1852      	addhi	r2, r2, r1
 c002df8:	6502      	str	r2, [r0, #80]	@ 0x50
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 c002dfa:	4a09      	ldr	r2, [pc, #36]	@ (c002e20 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 c002dfc:	b2db      	uxtb	r3, r3
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 c002dfe:	6542      	str	r2, [r0, #84]	@ 0x54
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 c002e00:	2214      	movs	r2, #20
 c002e02:	3b08      	subs	r3, #8
 c002e04:	fbb3 f3f2 	udiv	r3, r3, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 c002e08:	2201      	movs	r2, #1
 c002e0a:	f003 031f 	and.w	r3, r3, #31
 c002e0e:	fa02 f303 	lsl.w	r3, r2, r3
 c002e12:	6583      	str	r3, [r0, #88]	@ 0x58
}
 c002e14:	4770      	bx	lr
 c002e16:	bf00      	nop
 c002e18:	50020407 	.word	0x50020407
 c002e1c:	50020820 	.word	0x50020820
 c002e20:	50020880 	.word	0x50020880

0c002e24 <HAL_DMA_Init>:
{
 c002e24:	b538      	push	{r3, r4, r5, lr}
  if(hdma == NULL)
 c002e26:	2800      	cmp	r0, #0
 c002e28:	d056      	beq.n	c002ed8 <HAL_DMA_Init+0xb4>
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 c002e2a:	6802      	ldr	r2, [r0, #0]
 c002e2c:	4b2b      	ldr	r3, [pc, #172]	@ (c002edc <HAL_DMA_Init+0xb8>)
 c002e2e:	2114      	movs	r1, #20
 c002e30:	429a      	cmp	r2, r3
 c002e32:	d845      	bhi.n	c002ec0 <HAL_DMA_Init+0x9c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 c002e34:	4b2a      	ldr	r3, [pc, #168]	@ (c002ee0 <HAL_DMA_Init+0xbc>)
 c002e36:	4413      	add	r3, r2
 c002e38:	fbb3 f3f1 	udiv	r3, r3, r1
 c002e3c:	4929      	ldr	r1, [pc, #164]	@ (c002ee4 <HAL_DMA_Init+0xc0>)
 c002e3e:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 c002e40:	e9c0 1312 	strd	r1, r3, [r0, #72]	@ 0x48
  hdma->State = HAL_DMA_STATE_BUSY;
 c002e44:	2302      	movs	r3, #2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 c002e46:	6905      	ldr	r5, [r0, #16]
  hdma->State = HAL_DMA_STATE_BUSY;
 c002e48:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
  tmp |=  hdma->Init.Direction        |
 c002e4c:	e9d0 4302 	ldrd	r4, r3, [r0, #8]
 c002e50:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 c002e52:	432b      	orrs	r3, r5
 c002e54:	6945      	ldr	r5, [r0, #20]
  tmp = hdma->Instance->CCR;
 c002e56:	6811      	ldr	r1, [r2, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 c002e58:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 c002e5a:	6985      	ldr	r5, [r0, #24]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 c002e5c:	f36f 1110 	bfc	r1, #4, #13
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 c002e60:	432b      	orrs	r3, r5
 c002e62:	69c5      	ldr	r5, [r0, #28]
 c002e64:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 c002e66:	6a05      	ldr	r5, [r0, #32]
 c002e68:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 c002e6a:	430b      	orrs	r3, r1
  hdma->Instance->CCR = tmp;
 c002e6c:	6013      	str	r3, [r2, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 c002e6e:	f7ff ffb5 	bl	c002ddc <DMA_CalcDMAMUXChannelBaseAndMask>
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 c002e72:	f5b4 4f80 	cmp.w	r4, #16384	@ 0x4000
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 c002e76:	bf04      	itt	eq
 c002e78:	2300      	moveq	r3, #0
 c002e7a:	6043      	streq	r3, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 c002e7c:	6843      	ldr	r3, [r0, #4]
 c002e7e:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 c002e80:	b2da      	uxtb	r2, r3
  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 c002e82:	3b01      	subs	r3, #1
 c002e84:	2b03      	cmp	r3, #3
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 c002e86:	600a      	str	r2, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c002e88:	e9d0 1415 	ldrd	r1, r4, [r0, #84]	@ 0x54
 c002e8c:	604c      	str	r4, [r1, #4]
  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 c002e8e:	d81e      	bhi.n	c002ece <HAL_DMA_Init+0xaa>
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 c002e90:	4915      	ldr	r1, [pc, #84]	@ (c002ee8 <HAL_DMA_Init+0xc4>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 c002e92:	4b16      	ldr	r3, [pc, #88]	@ (c002eec <HAL_DMA_Init+0xc8>)
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 c002e94:	6601      	str	r1, [r0, #96]	@ 0x60

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 c002e96:	2101      	movs	r1, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 c002e98:	4413      	add	r3, r2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 c002e9a:	3a01      	subs	r2, #1
 c002e9c:	fa01 f202 	lsl.w	r2, r1, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 c002ea0:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 c002ea2:	009b      	lsls	r3, r3, #2
 c002ea4:	65c3      	str	r3, [r0, #92]	@ 0x5c
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 c002ea6:	6642      	str	r2, [r0, #100]	@ 0x64
    hdma->DMAmuxRequestGen->RGCR = 0U;
 c002ea8:	6019      	str	r1, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c002eaa:	4b11      	ldr	r3, [pc, #68]	@ (c002ef0 <HAL_DMA_Init+0xcc>)
 c002eac:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 c002eae:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 c002eb0:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 c002eb2:	6443      	str	r3, [r0, #68]	@ 0x44
  hdma->Lock = HAL_UNLOCKED;
 c002eb4:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  hdma->State = HAL_DMA_STATE_READY;
 c002eb8:	f880 2025 	strb.w	r2, [r0, #37]	@ 0x25
  return HAL_OK;
 c002ebc:	4618      	mov	r0, r3
}
 c002ebe:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 c002ec0:	4b0c      	ldr	r3, [pc, #48]	@ (c002ef4 <HAL_DMA_Init+0xd0>)
 c002ec2:	4413      	add	r3, r2
 c002ec4:	fbb3 f3f1 	udiv	r3, r3, r1
 c002ec8:	490b      	ldr	r1, [pc, #44]	@ (c002ef8 <HAL_DMA_Init+0xd4>)
 c002eca:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA2;
 c002ecc:	e7b8      	b.n	c002e40 <HAL_DMA_Init+0x1c>
    hdma->DMAmuxRequestGen = 0U;
 c002ece:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 c002ed0:	e9c0 3317 	strd	r3, r3, [r0, #92]	@ 0x5c
    hdma->DMAmuxRequestGenStatusMask = 0U;
 c002ed4:	6643      	str	r3, [r0, #100]	@ 0x64
 c002ed6:	e7ea      	b.n	c002eae <HAL_DMA_Init+0x8a>
    return HAL_ERROR;
 c002ed8:	2001      	movs	r0, #1
 c002eda:	e7f0      	b.n	c002ebe <HAL_DMA_Init+0x9a>
 c002edc:	50020407 	.word	0x50020407
 c002ee0:	affdfff8 	.word	0xaffdfff8
 c002ee4:	50020000 	.word	0x50020000
 c002ee8:	50020940 	.word	0x50020940
 c002eec:	1400823f 	.word	0x1400823f
 c002ef0:	50020900 	.word	0x50020900
 c002ef4:	affdfbf8 	.word	0xaffdfbf8
 c002ef8:	50020400 	.word	0x50020400

0c002efc <HAL_DMA_DeInit>:
{
 c002efc:	b538      	push	{r3, r4, r5, lr}
  if (NULL == hdma )
 c002efe:	2800      	cmp	r0, #0
 c002f00:	d042      	beq.n	c002f88 <HAL_DMA_DeInit+0x8c>
  __HAL_DMA_DISABLE(hdma);
 c002f02:	6802      	ldr	r2, [r0, #0]
 c002f04:	2114      	movs	r1, #20
 c002f06:	6813      	ldr	r3, [r2, #0]
 c002f08:	f023 0301 	bic.w	r3, r3, #1
 c002f0c:	6013      	str	r3, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 c002f0e:	4b1f      	ldr	r3, [pc, #124]	@ (c002f8c <HAL_DMA_DeInit+0x90>)
 c002f10:	429a      	cmp	r2, r3
 c002f12:	d832      	bhi.n	c002f7a <HAL_DMA_DeInit+0x7e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 c002f14:	4b1e      	ldr	r3, [pc, #120]	@ (c002f90 <HAL_DMA_DeInit+0x94>)
 c002f16:	4413      	add	r3, r2
 c002f18:	fbb3 f3f1 	udiv	r3, r3, r1
 c002f1c:	491d      	ldr	r1, [pc, #116]	@ (c002f94 <HAL_DMA_DeInit+0x98>)
 c002f1e:	009b      	lsls	r3, r3, #2
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c002f20:	2401      	movs	r4, #1
  hdma->Instance->CCR = 0U;
 c002f22:	2500      	movs	r5, #0
    hdma->DmaBaseAddress = DMA1;
 c002f24:	e9c0 1312 	strd	r1, r3, [r0, #72]	@ 0x48
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c002f28:	f003 031c 	and.w	r3, r3, #28
 c002f2c:	fa04 f303 	lsl.w	r3, r4, r3
  hdma->Instance->CCR = 0U;
 c002f30:	6015      	str	r5, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c002f32:	604b      	str	r3, [r1, #4]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 c002f34:	f7ff ff52 	bl	c002ddc <DMA_CalcDMAMUXChannelBaseAndMask>
  hdma->DMAmuxChannel->CCR = 0U;
 c002f38:	6d03      	ldr	r3, [r0, #80]	@ 0x50
  if(((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 c002f3a:	6841      	ldr	r1, [r0, #4]
  hdma->DMAmuxChannel->CCR = 0U;
 c002f3c:	601d      	str	r5, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c002f3e:	e9d0 3215 	ldrd	r3, r2, [r0, #84]	@ 0x54
 c002f42:	605a      	str	r2, [r3, #4]
  if(((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 c002f44:	1e4a      	subs	r2, r1, #1
 c002f46:	2a03      	cmp	r2, #3
 c002f48:	d806      	bhi.n	c002f58 <HAL_DMA_DeInit+0x5c>
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 c002f4a:	4b13      	ldr	r3, [pc, #76]	@ (c002f98 <HAL_DMA_DeInit+0x9c>)
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 c002f4c:	4094      	lsls	r4, r2
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 c002f4e:	440b      	add	r3, r1
 c002f50:	009b      	lsls	r3, r3, #2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 c002f52:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c002f54:	4b11      	ldr	r3, [pc, #68]	@ (c002f9c <HAL_DMA_DeInit+0xa0>)
 c002f56:	645c      	str	r4, [r3, #68]	@ 0x44
  hdma->DMAmuxRequestGen = 0U;
 c002f58:	2300      	movs	r3, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 c002f5a:	6443      	str	r3, [r0, #68]	@ 0x44
  hdma->DMAmuxRequestGenStatus = 0U;
 c002f5c:	e9c0 3317 	strd	r3, r3, [r0, #92]	@ 0x5c
  hdma->XferHalfCpltCallback = NULL;
 c002f60:	e9c0 330b 	strd	r3, r3, [r0, #44]	@ 0x2c
  hdma->XferM1HalfCpltCallback = NULL;
 c002f64:	e9c0 330d 	strd	r3, r3, [r0, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 c002f68:	e9c0 330f 	strd	r3, r3, [r0, #60]	@ 0x3c
  hdma->DMAmuxRequestGenStatusMask = 0U;
 c002f6c:	6643      	str	r3, [r0, #100]	@ 0x64
  hdma->State = HAL_DMA_STATE_RESET;
 c002f6e:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
  __HAL_UNLOCK(hdma);
 c002f72:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  return HAL_OK;
 c002f76:	4618      	mov	r0, r3
}
 c002f78:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 c002f7a:	4b09      	ldr	r3, [pc, #36]	@ (c002fa0 <HAL_DMA_DeInit+0xa4>)
 c002f7c:	4413      	add	r3, r2
 c002f7e:	fbb3 f3f1 	udiv	r3, r3, r1
 c002f82:	4908      	ldr	r1, [pc, #32]	@ (c002fa4 <HAL_DMA_DeInit+0xa8>)
 c002f84:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA2;
 c002f86:	e7cb      	b.n	c002f20 <HAL_DMA_DeInit+0x24>
    return HAL_ERROR;
 c002f88:	2001      	movs	r0, #1
 c002f8a:	e7f5      	b.n	c002f78 <HAL_DMA_DeInit+0x7c>
 c002f8c:	50020407 	.word	0x50020407
 c002f90:	affdfff8 	.word	0xaffdfff8
 c002f94:	50020000 	.word	0x50020000
 c002f98:	1400823f 	.word	0x1400823f
 c002f9c:	50020900 	.word	0x50020900
 c002fa0:	affdfbf8 	.word	0xaffdfbf8
 c002fa4:	50020400 	.word	0x50020400

0c002fa8 <HAL_DMA_Start>:
{
 c002fa8:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 c002faa:	f890 5024 	ldrb.w	r5, [r0, #36]	@ 0x24
 c002fae:	2d01      	cmp	r5, #1
 c002fb0:	d01b      	beq.n	c002fea <HAL_DMA_Start+0x42>
 c002fb2:	2501      	movs	r5, #1
 c002fb4:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  if(HAL_DMA_STATE_READY == hdma->State)
 c002fb8:	f890 5025 	ldrb.w	r5, [r0, #37]	@ 0x25
 c002fbc:	2d01      	cmp	r5, #1
 c002fbe:	f04f 0500 	mov.w	r5, #0
 c002fc2:	d110      	bne.n	c002fe6 <HAL_DMA_Start+0x3e>
    hdma->State = HAL_DMA_STATE_BUSY;
 c002fc4:	2602      	movs	r6, #2
    __HAL_DMA_DISABLE(hdma);
 c002fc6:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 c002fc8:	f880 6025 	strb.w	r6, [r0, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 c002fcc:	6445      	str	r5, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE(hdma);
 c002fce:	6826      	ldr	r6, [r4, #0]
 c002fd0:	f026 0601 	bic.w	r6, r6, #1
 c002fd4:	6026      	str	r6, [r4, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 c002fd6:	f7ff fee7 	bl	c002da8 <DMA_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 c002fda:	4628      	mov	r0, r5
    __HAL_DMA_ENABLE(hdma);
 c002fdc:	6823      	ldr	r3, [r4, #0]
 c002fde:	f043 0301 	orr.w	r3, r3, #1
 c002fe2:	6023      	str	r3, [r4, #0]
}
 c002fe4:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);
 c002fe6:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 c002fea:	2002      	movs	r0, #2
 c002fec:	e7fa      	b.n	c002fe4 <HAL_DMA_Start+0x3c>

0c002fee <HAL_DMA_Start_IT>:
{
 c002fee:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 c002ff0:	f890 5024 	ldrb.w	r5, [r0, #36]	@ 0x24
{
 c002ff4:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 c002ff6:	2d01      	cmp	r5, #1
 c002ff8:	d037      	beq.n	c00306a <HAL_DMA_Start_IT+0x7c>
 c002ffa:	2501      	movs	r5, #1
 c002ffc:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  if(HAL_DMA_STATE_READY == hdma->State)
 c003000:	f890 5025 	ldrb.w	r5, [r0, #37]	@ 0x25
 c003004:	2d01      	cmp	r5, #1
 c003006:	f04f 0500 	mov.w	r5, #0
 c00300a:	d12c      	bne.n	c003066 <HAL_DMA_Start_IT+0x78>
    hdma->State = HAL_DMA_STATE_BUSY;
 c00300c:	2602      	movs	r6, #2
 c00300e:	f880 6025 	strb.w	r6, [r0, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 c003012:	6445      	str	r5, [r0, #68]	@ 0x44
    __HAL_DMA_DISABLE(hdma);
 c003014:	6805      	ldr	r5, [r0, #0]
 c003016:	682e      	ldr	r6, [r5, #0]
 c003018:	f026 0601 	bic.w	r6, r6, #1
 c00301c:	602e      	str	r6, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 c00301e:	f7ff fec3 	bl	c002da8 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback )
 c003022:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 c003024:	b1bb      	cbz	r3, c003056 <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 c003026:	682b      	ldr	r3, [r5, #0]
 c003028:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 c00302c:	602b      	str	r3, [r5, #0]
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 c00302e:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 c003030:	681a      	ldr	r2, [r3, #0]
 c003032:	03d2      	lsls	r2, r2, #15
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 c003034:	bf42      	ittt	mi
 c003036:	681a      	ldrmi	r2, [r3, #0]
 c003038:	f442 7280 	orrmi.w	r2, r2, #256	@ 0x100
 c00303c:	601a      	strmi	r2, [r3, #0]
    if(hdma->DMAmuxRequestGen != 0U)
 c00303e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 c003040:	b11b      	cbz	r3, c00304a <HAL_DMA_Start_IT+0x5c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 c003042:	681a      	ldr	r2, [r3, #0]
 c003044:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 c003048:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 c00304a:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 c00304c:	682b      	ldr	r3, [r5, #0]
 c00304e:	f043 0301 	orr.w	r3, r3, #1
 c003052:	602b      	str	r3, [r5, #0]
}
 c003054:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 c003056:	682b      	ldr	r3, [r5, #0]
 c003058:	f023 0304 	bic.w	r3, r3, #4
 c00305c:	602b      	str	r3, [r5, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 c00305e:	682b      	ldr	r3, [r5, #0]
 c003060:	f043 030a 	orr.w	r3, r3, #10
 c003064:	e7e2      	b.n	c00302c <HAL_DMA_Start_IT+0x3e>
    __HAL_UNLOCK(hdma);
 c003066:	f880 5024 	strb.w	r5, [r0, #36]	@ 0x24
  __HAL_LOCK(hdma);
 c00306a:	2002      	movs	r0, #2
 c00306c:	e7f2      	b.n	c003054 <HAL_DMA_Start_IT+0x66>

0c00306e <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 c00306e:	f890 2025 	ldrb.w	r2, [r0, #37]	@ 0x25
{
 c003072:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 c003074:	2a02      	cmp	r2, #2
 c003076:	d006      	beq.n	c003086 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 c003078:	2204      	movs	r2, #4
 c00307a:	6442      	str	r2, [r0, #68]	@ 0x44
    return HAL_ERROR;
 c00307c:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 c00307e:	2200      	movs	r2, #0
 c003080:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 c003084:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 c003086:	6802      	ldr	r2, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 c003088:	6d00      	ldr	r0, [r0, #80]	@ 0x50
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 c00308a:	6811      	ldr	r1, [r2, #0]
 c00308c:	f021 010e 	bic.w	r1, r1, #14
 c003090:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 c003092:	6801      	ldr	r1, [r0, #0]
 c003094:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 c003098:	6001      	str	r1, [r0, #0]
    __HAL_DMA_DISABLE(hdma);
 c00309a:	6811      	ldr	r1, [r2, #0]
 c00309c:	f021 0101 	bic.w	r1, r1, #1
 c0030a0:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c0030a2:	e9d3 0212 	ldrd	r0, r2, [r3, #72]	@ 0x48
 c0030a6:	f002 011c 	and.w	r1, r2, #28
 c0030aa:	2201      	movs	r2, #1
 c0030ac:	408a      	lsls	r2, r1
 c0030ae:	6042      	str	r2, [r0, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c0030b0:	e9d3 2115 	ldrd	r2, r1, [r3, #84]	@ 0x54
 c0030b4:	6051      	str	r1, [r2, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 c0030b6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 c0030b8:	b132      	cbz	r2, c0030c8 <HAL_DMA_Abort+0x5a>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 c0030ba:	6811      	ldr	r1, [r2, #0]
 c0030bc:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 c0030c0:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c0030c2:	e9d3 2118 	ldrd	r2, r1, [r3, #96]	@ 0x60
 c0030c6:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 c0030c8:	2201      	movs	r2, #1
    return status;
 c0030ca:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 c0030cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    return status;
 c0030d0:	e7d5      	b.n	c00307e <HAL_DMA_Abort+0x10>

0c0030d2 <HAL_DMA_Abort_IT>:
{
 c0030d2:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 c0030d4:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
 c0030d8:	2b02      	cmp	r3, #2
 c0030da:	d003      	beq.n	c0030e4 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 c0030dc:	2304      	movs	r3, #4
 c0030de:	6443      	str	r3, [r0, #68]	@ 0x44
    status = HAL_ERROR;
 c0030e0:	2001      	movs	r0, #1
}
 c0030e2:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 c0030e4:	6803      	ldr	r3, [r0, #0]
 c0030e6:	681a      	ldr	r2, [r3, #0]
 c0030e8:	f022 020e 	bic.w	r2, r2, #14
 c0030ec:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 c0030ee:	681a      	ldr	r2, [r3, #0]
 c0030f0:	f022 0201 	bic.w	r2, r2, #1
 c0030f4:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 c0030f6:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 c0030f8:	6813      	ldr	r3, [r2, #0]
 c0030fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 c0030fe:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c003100:	e9d0 1312 	ldrd	r1, r3, [r0, #72]	@ 0x48
 c003104:	f003 021c 	and.w	r2, r3, #28
 c003108:	2301      	movs	r3, #1
 c00310a:	4093      	lsls	r3, r2
 c00310c:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c00310e:	e9d0 3215 	ldrd	r3, r2, [r0, #84]	@ 0x54
 c003112:	605a      	str	r2, [r3, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 c003114:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
 c003116:	b133      	cbz	r3, c003126 <HAL_DMA_Abort_IT+0x54>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 c003118:	681a      	ldr	r2, [r3, #0]
 c00311a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 c00311e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c003120:	e9d0 3218 	ldrd	r3, r2, [r0, #96]	@ 0x60
 c003124:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 c003126:	2301      	movs	r3, #1
 c003128:	f880 3025 	strb.w	r3, [r0, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 c00312c:	2300      	movs	r3, #0
 c00312e:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    if(hdma->XferAbortCallback != NULL)
 c003132:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 c003134:	b103      	cbz	r3, c003138 <HAL_DMA_Abort_IT+0x66>
      hdma->XferAbortCallback(hdma);
 c003136:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 c003138:	2000      	movs	r0, #0
 c00313a:	e7d2      	b.n	c0030e2 <HAL_DMA_Abort_IT+0x10>

0c00313c <HAL_DMA_PollForTransfer>:
{
 c00313c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 c003140:	f890 3025 	ldrb.w	r3, [r0, #37]	@ 0x25
{
 c003144:	4616      	mov	r6, r2
  if(HAL_DMA_STATE_BUSY != hdma->State)
 c003146:	2b02      	cmp	r3, #2
{
 c003148:	4604      	mov	r4, r0
 c00314a:	4688      	mov	r8, r1
  if(HAL_DMA_STATE_BUSY != hdma->State)
 c00314c:	b2da      	uxtb	r2, r3
 c00314e:	d005      	beq.n	c00315c <HAL_DMA_PollForTransfer+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 c003150:	2304      	movs	r3, #4
 c003152:	6443      	str	r3, [r0, #68]	@ 0x44
        __HAL_UNLOCK(hdma);
 c003154:	2300      	movs	r3, #0
 c003156:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
        return HAL_ERROR;
 c00315a:	e006      	b.n	c00316a <HAL_DMA_PollForTransfer+0x2e>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != 0U)
 c00315c:	6803      	ldr	r3, [r0, #0]
 c00315e:	681b      	ldr	r3, [r3, #0]
 c003160:	0699      	lsls	r1, r3, #26
 c003162:	d504      	bpl.n	c00316e <HAL_DMA_PollForTransfer+0x32>
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 c003164:	f44f 7380 	mov.w	r3, #256	@ 0x100
 c003168:	6443      	str	r3, [r0, #68]	@ 0x44
    return HAL_ERROR;
 c00316a:	2001      	movs	r0, #1
 c00316c:	e03c      	b.n	c0031e8 <HAL_DMA_PollForTransfer+0xac>
    temp = DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU);
 c00316e:	6cc5      	ldr	r5, [r0, #76]	@ 0x4c
 c003170:	f005 051c 	and.w	r5, r5, #28
  if (HAL_DMA_FULL_TRANSFER == CompleteLevel)
 c003174:	f1b8 0f00 	cmp.w	r8, #0
 c003178:	d138      	bne.n	c0031ec <HAL_DMA_PollForTransfer+0xb0>
    temp = DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU);
 c00317a:	fa02 f505 	lsl.w	r5, r2, r5
  tickstart = HAL_GetTick();
 c00317e:	f7ff fb0b 	bl	c002798 <HAL_GetTick>
    if((hdma->DmaBaseAddress->ISR & (DMA_FLAG_TE1 << (hdma->ChannelIndex& 0x1CU))) != 0U)
 c003182:	f04f 0a08 	mov.w	sl, #8
  tickstart = HAL_GetTick();
 c003186:	4681      	mov	r9, r0
    if((hdma->DmaBaseAddress->ISR & (DMA_FLAG_TE1 << (hdma->ChannelIndex& 0x1CU))) != 0U)
 c003188:	e9d4 7312 	ldrd	r7, r3, [r4, #72]	@ 0x48
 c00318c:	f003 031c 	and.w	r3, r3, #28
 c003190:	fa0a f103 	lsl.w	r1, sl, r3
  while((hdma->DmaBaseAddress->ISR & temp) == 0U)
 c003194:	683a      	ldr	r2, [r7, #0]
 c003196:	402a      	ands	r2, r5
 c003198:	d02c      	beq.n	c0031f4 <HAL_DMA_PollForTransfer+0xb8>
  if(hdma->DMAmuxRequestGen != 0U)
 c00319a:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 c00319c:	b16a      	cbz	r2, c0031ba <HAL_DMA_PollForTransfer+0x7e>
    if((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 c00319e:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 c0031a0:	6e65      	ldr	r5, [r4, #100]	@ 0x64
 c0031a2:	6801      	ldr	r1, [r0, #0]
 c0031a4:	4229      	tst	r1, r5
 c0031a6:	d008      	beq.n	c0031ba <HAL_DMA_PollForTransfer+0x7e>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 c0031a8:	6811      	ldr	r1, [r2, #0]
 c0031aa:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 c0031ae:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 c0031b0:	6045      	str	r5, [r0, #4]
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 c0031b2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 c0031b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 c0031b8:	6462      	str	r2, [r4, #68]	@ 0x44
  if((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 c0031ba:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 c0031bc:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 c0031be:	6810      	ldr	r0, [r2, #0]
 c0031c0:	4208      	tst	r0, r1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 c0031c2:	bf1f      	itttt	ne
 c0031c4:	6051      	strne	r1, [r2, #4]
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 c0031c6:	6c62      	ldrne	r2, [r4, #68]	@ 0x44
 c0031c8:	f442 7200 	orrne.w	r2, r2, #512	@ 0x200
 c0031cc:	6462      	strne	r2, [r4, #68]	@ 0x44
  if(HAL_DMA_FULL_TRANSFER == CompleteLevel)
 c0031ce:	f1b8 0f00 	cmp.w	r8, #0
 c0031d2:	d12c      	bne.n	c00322e <HAL_DMA_PollForTransfer+0xf2>
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_TC1 << (hdma->ChannelIndex& 0x1CU));
 c0031d4:	2202      	movs	r2, #2
 c0031d6:	fa02 f303 	lsl.w	r3, r2, r3
 c0031da:	607b      	str	r3, [r7, #4]
    hdma->State = HAL_DMA_STATE_READY;
 c0031dc:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 c0031de:	f884 8024 	strb.w	r8, [r4, #36]	@ 0x24
    hdma->State = HAL_DMA_STATE_READY;
 c0031e2:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
  return HAL_OK;
 c0031e6:	2000      	movs	r0, #0
}
 c0031e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    temp = DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU);
 c0031ec:	2304      	movs	r3, #4
 c0031ee:	fa03 f505 	lsl.w	r5, r3, r5
 c0031f2:	e7c4      	b.n	c00317e <HAL_DMA_PollForTransfer+0x42>
    if((hdma->DmaBaseAddress->ISR & (DMA_FLAG_TE1 << (hdma->ChannelIndex& 0x1CU))) != 0U)
 c0031f4:	6838      	ldr	r0, [r7, #0]
 c0031f6:	4208      	tst	r0, r1
 c0031f8:	d009      	beq.n	c00320e <HAL_DMA_PollForTransfer+0xd2>
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c0031fa:	2101      	movs	r1, #1
 c0031fc:	fa01 f303 	lsl.w	r3, r1, r3
 c003200:	607b      	str	r3, [r7, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 c003202:	6461      	str	r1, [r4, #68]	@ 0x44
      __HAL_UNLOCK(hdma);
 c003204:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
      hdma->State= HAL_DMA_STATE_READY;
 c003208:	f884 1025 	strb.w	r1, [r4, #37]	@ 0x25
      return HAL_ERROR;
 c00320c:	e7ad      	b.n	c00316a <HAL_DMA_PollForTransfer+0x2e>
    if(Timeout != HAL_MAX_DELAY)
 c00320e:	1c72      	adds	r2, r6, #1
 c003210:	d0c0      	beq.n	c003194 <HAL_DMA_PollForTransfer+0x58>
      if(((HAL_GetTick() - tickstart) > Timeout) ||  (Timeout == 0U))
 c003212:	f7ff fac1 	bl	c002798 <HAL_GetTick>
 c003216:	eba0 0009 	sub.w	r0, r0, r9
 c00321a:	42b0      	cmp	r0, r6
 c00321c:	d801      	bhi.n	c003222 <HAL_DMA_PollForTransfer+0xe6>
 c00321e:	2e00      	cmp	r6, #0
 c003220:	d1b2      	bne.n	c003188 <HAL_DMA_PollForTransfer+0x4c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 c003222:	2320      	movs	r3, #32
 c003224:	6463      	str	r3, [r4, #68]	@ 0x44
        hdma->State = HAL_DMA_STATE_READY;
 c003226:	2301      	movs	r3, #1
 c003228:	f884 3025 	strb.w	r3, [r4, #37]	@ 0x25
 c00322c:	e792      	b.n	c003154 <HAL_DMA_PollForTransfer+0x18>
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU));
 c00322e:	2204      	movs	r2, #4
 c003230:	fa02 f303 	lsl.w	r3, r2, r3
 c003234:	607b      	str	r3, [r7, #4]
 c003236:	e7d6      	b.n	c0031e6 <HAL_DMA_PollForTransfer+0xaa>

0c003238 <HAL_DMA_IRQHandler>:
{
 c003238:	b4f0      	push	{r4, r5, r6, r7}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 c00323a:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 c00323c:	6c84      	ldr	r4, [r0, #72]	@ 0x48
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 c00323e:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 c003240:	6827      	ldr	r7, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 c003242:	f001 011c 	and.w	r1, r1, #28
  uint32_t source_it = hdma->Instance->CCR;
 c003246:	6802      	ldr	r2, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 c003248:	408d      	lsls	r5, r1
 c00324a:	423d      	tst	r5, r7
{
 c00324c:	4603      	mov	r3, r0
  uint32_t source_it = hdma->Instance->CCR;
 c00324e:	6816      	ldr	r6, [r2, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 c003250:	d01d      	beq.n	c00328e <HAL_DMA_IRQHandler+0x56>
 c003252:	f016 0f04 	tst.w	r6, #4
 c003256:	d01a      	beq.n	c00328e <HAL_DMA_IRQHandler+0x56>
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 c003258:	6811      	ldr	r1, [r2, #0]
 c00325a:	0409      	lsls	r1, r1, #16
 c00325c:	d509      	bpl.n	c003272 <HAL_DMA_IRQHandler+0x3a>
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 c00325e:	6065      	str	r5, [r4, #4]
      if((hdma->Instance->CCR & DMA_CCR_CT) == 0U)
 c003260:	6812      	ldr	r2, [r2, #0]
 c003262:	03d7      	lsls	r7, r2, #15
        if(hdma->XferHalfCpltCallback != NULL)
 c003264:	bf54      	ite	pl
 c003266:	6b03      	ldrpl	r3, [r0, #48]	@ 0x30
        if(hdma->XferM1HalfCpltCallback != NULL)
 c003268:	6b9b      	ldrmi	r3, [r3, #56]	@ 0x38
 c00326a:	2b00      	cmp	r3, #0
 c00326c:	d043      	beq.n	c0032f6 <HAL_DMA_IRQHandler+0xbe>
}
 c00326e:	bcf0      	pop	{r4, r5, r6, r7}
          hdma->XferM1HalfCpltCallback(hdma);
 c003270:	4718      	bx	r3
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 c003272:	6811      	ldr	r1, [r2, #0]
 c003274:	068e      	lsls	r6, r1, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 c003276:	bf5e      	ittt	pl
 c003278:	6811      	ldrpl	r1, [r2, #0]
 c00327a:	f021 0104 	bicpl.w	r1, r1, #4
 c00327e:	6011      	strpl	r1, [r2, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 c003280:	6b02      	ldr	r2, [r0, #48]	@ 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 c003282:	6065      	str	r5, [r4, #4]
    if (hdma->XferErrorCallback != NULL)
 c003284:	2a00      	cmp	r2, #0
 c003286:	d036      	beq.n	c0032f6 <HAL_DMA_IRQHandler+0xbe>
}
 c003288:	bcf0      	pop	{r4, r5, r6, r7}
      hdma->XferErrorCallback(hdma);
 c00328a:	4618      	mov	r0, r3
 c00328c:	4710      	bx	r2
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 c00328e:	2002      	movs	r0, #2
 c003290:	4088      	lsls	r0, r1
 c003292:	4238      	tst	r0, r7
 c003294:	d019      	beq.n	c0032ca <HAL_DMA_IRQHandler+0x92>
 c003296:	07b5      	lsls	r5, r6, #30
 c003298:	d517      	bpl.n	c0032ca <HAL_DMA_IRQHandler+0x92>
    if(((hdma->Instance->CCR) & (uint32_t)(DMA_CCR_DBM)) != 0U)
 c00329a:	6811      	ldr	r1, [r2, #0]
 c00329c:	040f      	lsls	r7, r1, #16
 c00329e:	d504      	bpl.n	c0032aa <HAL_DMA_IRQHandler+0x72>
      if((hdma->Instance->CCR & DMA_CCR_CT) == 0U)
 c0032a0:	6812      	ldr	r2, [r2, #0]
 c0032a2:	03d6      	lsls	r6, r2, #15
 c0032a4:	d40f      	bmi.n	c0032c6 <HAL_DMA_IRQHandler+0x8e>
        if(hdma->XferM1CpltCallback != NULL)
 c0032a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 c0032a8:	e7ec      	b.n	c003284 <HAL_DMA_IRQHandler+0x4c>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 c0032aa:	6811      	ldr	r1, [r2, #0]
 c0032ac:	068d      	lsls	r5, r1, #26
 c0032ae:	d406      	bmi.n	c0032be <HAL_DMA_IRQHandler+0x86>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 c0032b0:	6811      	ldr	r1, [r2, #0]
 c0032b2:	f021 010a 	bic.w	r1, r1, #10
 c0032b6:	6011      	str	r1, [r2, #0]
        hdma->State = HAL_DMA_STATE_READY;
 c0032b8:	2201      	movs	r2, #1
 c0032ba:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      __HAL_UNLOCK(hdma);
 c0032be:	2200      	movs	r2, #0
      hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 c0032c0:	6060      	str	r0, [r4, #4]
      __HAL_UNLOCK(hdma);
 c0032c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      if(hdma->XferCpltCallback != NULL)
 c0032c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 c0032c8:	e7dc      	b.n	c003284 <HAL_DMA_IRQHandler+0x4c>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 c0032ca:	2008      	movs	r0, #8
 c0032cc:	4088      	lsls	r0, r1
 c0032ce:	4238      	tst	r0, r7
 c0032d0:	d011      	beq.n	c0032f6 <HAL_DMA_IRQHandler+0xbe>
 c0032d2:	0730      	lsls	r0, r6, #28
 c0032d4:	d50f      	bpl.n	c0032f6 <HAL_DMA_IRQHandler+0xbe>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 c0032d6:	6810      	ldr	r0, [r2, #0]
 c0032d8:	f020 000e 	bic.w	r0, r0, #14
 c0032dc:	6010      	str	r0, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 c0032de:	2201      	movs	r2, #1
 c0032e0:	fa02 f101 	lsl.w	r1, r2, r1
 c0032e4:	6061      	str	r1, [r4, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 c0032e6:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->State = HAL_DMA_STATE_READY;
 c0032e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    __HAL_UNLOCK(hdma);
 c0032ec:	2200      	movs	r2, #0
 c0032ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (hdma->XferErrorCallback != NULL)
 c0032f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 c0032f4:	e7c6      	b.n	c003284 <HAL_DMA_IRQHandler+0x4c>
}
 c0032f6:	bcf0      	pop	{r4, r5, r6, r7}
 c0032f8:	4770      	bx	lr

0c0032fa <HAL_DMA_RegisterCallback>:
{
 c0032fa:	b510      	push	{r4, lr}
 c0032fc:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 c0032fe:	f890 0024 	ldrb.w	r0, [r0, #36]	@ 0x24
 c003302:	2801      	cmp	r0, #1
 c003304:	d01d      	beq.n	c003342 <HAL_DMA_RegisterCallback+0x48>
  if(HAL_DMA_STATE_READY == hdma->State)
 c003306:	f893 4025 	ldrb.w	r4, [r3, #37]	@ 0x25
 c00330a:	2c01      	cmp	r4, #1
 c00330c:	b2e0      	uxtb	r0, r4
 c00330e:	d116      	bne.n	c00333e <HAL_DMA_RegisterCallback+0x44>
    switch (CallbackID)
 c003310:	2905      	cmp	r1, #5
 c003312:	d806      	bhi.n	c003322 <HAL_DMA_RegisterCallback+0x28>
 c003314:	e8df f001 	tbb	[pc, r1]
 c003318:	0d0b0903 	.word	0x0d0b0903
 c00331c:	110f      	.short	0x110f
           hdma->XferCpltCallback = pCallback;
 c00331e:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 c003320:	2000      	movs	r0, #0
  __HAL_UNLOCK(hdma);
 c003322:	2200      	movs	r2, #0
 c003324:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 c003328:	bd10      	pop	{r4, pc}
           hdma->XferHalfCpltCallback = pCallback;
 c00332a:	631a      	str	r2, [r3, #48]	@ 0x30
           break;
 c00332c:	e7f8      	b.n	c003320 <HAL_DMA_RegisterCallback+0x26>
           hdma->XferM1CpltCallback = pCallback;
 c00332e:	635a      	str	r2, [r3, #52]	@ 0x34
           break;
 c003330:	e7f6      	b.n	c003320 <HAL_DMA_RegisterCallback+0x26>
           hdma->XferM1HalfCpltCallback = pCallback;
 c003332:	639a      	str	r2, [r3, #56]	@ 0x38
           break;
 c003334:	e7f4      	b.n	c003320 <HAL_DMA_RegisterCallback+0x26>
           hdma->XferErrorCallback = pCallback;
 c003336:	63da      	str	r2, [r3, #60]	@ 0x3c
           break;
 c003338:	e7f2      	b.n	c003320 <HAL_DMA_RegisterCallback+0x26>
           hdma->XferAbortCallback = pCallback;
 c00333a:	641a      	str	r2, [r3, #64]	@ 0x40
           break;
 c00333c:	e7f0      	b.n	c003320 <HAL_DMA_RegisterCallback+0x26>
 c00333e:	2001      	movs	r0, #1
 c003340:	e7ef      	b.n	c003322 <HAL_DMA_RegisterCallback+0x28>
  __HAL_LOCK(hdma);
 c003342:	2002      	movs	r0, #2
 c003344:	e7f0      	b.n	c003328 <HAL_DMA_RegisterCallback+0x2e>

0c003346 <HAL_DMA_UnRegisterCallback>:
{
 c003346:	b510      	push	{r4, lr}
  __HAL_LOCK(hdma);
 c003348:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
{
 c00334c:	4603      	mov	r3, r0
  __HAL_LOCK(hdma);
 c00334e:	2a01      	cmp	r2, #1
 c003350:	d027      	beq.n	c0033a2 <HAL_DMA_UnRegisterCallback+0x5c>
 c003352:	2201      	movs	r2, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 c003354:	f890 4025 	ldrb.w	r4, [r0, #37]	@ 0x25
  __HAL_LOCK(hdma);
 c003358:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
  if(HAL_DMA_STATE_READY == hdma->State)
 c00335c:	4294      	cmp	r4, r2
 c00335e:	b2e0      	uxtb	r0, r4
 c003360:	d11d      	bne.n	c00339e <HAL_DMA_UnRegisterCallback+0x58>
    switch (CallbackID)
 c003362:	2200      	movs	r2, #0
 c003364:	2906      	cmp	r1, #6
 c003366:	d807      	bhi.n	c003378 <HAL_DMA_UnRegisterCallback+0x32>
 c003368:	e8df f001 	tbb	[pc, r1]
 c00336c:	0e0c0a04 	.word	0x0e0c0a04
 c003370:	1710      	.short	0x1710
 c003372:	12          	.byte	0x12
 c003373:	00          	.byte	0x00
           hdma->XferCpltCallback = NULL;
 c003374:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_StatusTypeDef status = HAL_OK;
 c003376:	2000      	movs	r0, #0
  __HAL_UNLOCK(hdma);
 c003378:	2200      	movs	r2, #0
 c00337a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 c00337e:	bd10      	pop	{r4, pc}
           hdma->XferHalfCpltCallback = NULL;
 c003380:	631a      	str	r2, [r3, #48]	@ 0x30
           break;
 c003382:	e7f8      	b.n	c003376 <HAL_DMA_UnRegisterCallback+0x30>
           hdma->XferM1CpltCallback = NULL;
 c003384:	635a      	str	r2, [r3, #52]	@ 0x34
           break;
 c003386:	e7f6      	b.n	c003376 <HAL_DMA_UnRegisterCallback+0x30>
           hdma->XferM1HalfCpltCallback = NULL;
 c003388:	639a      	str	r2, [r3, #56]	@ 0x38
           break;
 c00338a:	e7f4      	b.n	c003376 <HAL_DMA_UnRegisterCallback+0x30>
           hdma->XferErrorCallback = NULL;
 c00338c:	63da      	str	r2, [r3, #60]	@ 0x3c
           break;
 c00338e:	e7f2      	b.n	c003376 <HAL_DMA_UnRegisterCallback+0x30>
           hdma->XferHalfCpltCallback = NULL;
 c003390:	e9c3 220b 	strd	r2, r2, [r3, #44]	@ 0x2c
           hdma->XferM1HalfCpltCallback = NULL;
 c003394:	e9c3 220d 	strd	r2, r2, [r3, #52]	@ 0x34
           hdma->XferErrorCallback = NULL;
 c003398:	63da      	str	r2, [r3, #60]	@ 0x3c
           hdma->XferAbortCallback = NULL;
 c00339a:	641a      	str	r2, [r3, #64]	@ 0x40
           break;
 c00339c:	e7eb      	b.n	c003376 <HAL_DMA_UnRegisterCallback+0x30>
 c00339e:	4610      	mov	r0, r2
 c0033a0:	e7ea      	b.n	c003378 <HAL_DMA_UnRegisterCallback+0x32>
  __HAL_LOCK(hdma);
 c0033a2:	2002      	movs	r0, #2
 c0033a4:	e7eb      	b.n	c00337e <HAL_DMA_UnRegisterCallback+0x38>

0c0033a6 <HAL_DMA_GetState>:
  return hdma->State;
 c0033a6:	f890 0025 	ldrb.w	r0, [r0, #37]	@ 0x25
}
 c0033aa:	4770      	bx	lr

0c0033ac <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 c0033ac:	6c40      	ldr	r0, [r0, #68]	@ 0x44
}
 c0033ae:	4770      	bx	lr

0c0033b0 <HAL_DMA_ConfigChannelAttributes>:
{
 c0033b0:	b510      	push	{r4, lr}
  if(hdma == NULL)
 c0033b2:	2800      	cmp	r0, #0
 c0033b4:	d036      	beq.n	c003424 <HAL_DMA_ConfigChannelAttributes+0x74>
  ccr = READ_REG(hdma->Instance->CCR);
 c0033b6:	6804      	ldr	r4, [r0, #0]
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 c0033b8:	06c8      	lsls	r0, r1, #27
  ccr = READ_REG(hdma->Instance->CCR);
 c0033ba:	6823      	ldr	r3, [r4, #0]
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 c0033bc:	d505      	bpl.n	c0033ca <HAL_DMA_ConfigChannelAttributes+0x1a>
    if((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 c0033be:	02ca      	lsls	r2, r1, #11
      SET_BIT(ccr, DMA_CCR_PRIV);
 c0033c0:	bf4c      	ite	mi
 c0033c2:	f443 1380 	orrmi.w	r3, r3, #1048576	@ 0x100000
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 c0033c6:	f423 1380 	bicpl.w	r3, r3, #1048576	@ 0x100000
  if((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_MASK) != 0U)
 c0033ca:	0788      	lsls	r0, r1, #30
  if ((hdma->Instance->CCR & DMA_CCR_SECM) == DMA_CCR_SECM)
 c0033cc:	6822      	ldr	r2, [r4, #0]
  if((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_MASK) != 0U)
 c0033ce:	d415      	bmi.n	c0033fc <HAL_DMA_ConfigChannelAttributes+0x4c>
  if ((hdma->Instance->CCR & DMA_CCR_SECM) == DMA_CCR_SECM)
 c0033d0:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
  if((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_SRC_MASK) != 0U)
 c0033d4:	f011 0004 	ands.w	r0, r1, #4
 c0033d8:	d006      	beq.n	c0033e8 <HAL_DMA_ConfigChannelAttributes+0x38>
    if ((ChannelAttributes & DMA_CCR_SSEC) != 0x0U)
 c0033da:	f411 2080 	ands.w	r0, r1, #262144	@ 0x40000
 c0033de:	d017      	beq.n	c003410 <HAL_DMA_ConfigChannelAttributes+0x60>
      if (ccr_SECM == 0U)
 c0033e0:	b1ca      	cbz	r2, c003416 <HAL_DMA_ConfigChannelAttributes+0x66>
  HAL_StatusTypeDef status = HAL_OK;
 c0033e2:	2000      	movs	r0, #0
        SET_BIT(ccr, DMA_CCR_SSEC);
 c0033e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
  if((ChannelAttributes & DMA_CHANNEL_ATTR_SEC_DEST_MASK) != 0U)
 c0033e8:	f011 0f08 	tst.w	r1, #8
 c0033ec:	d004      	beq.n	c0033f8 <HAL_DMA_ConfigChannelAttributes+0x48>
    if((ChannelAttributes & DMA_CCR_DSEC) != 0U)
 c0033ee:	0309      	lsls	r1, r1, #12
 c0033f0:	d513      	bpl.n	c00341a <HAL_DMA_ConfigChannelAttributes+0x6a>
      if (ccr_SECM == 0U)
 c0033f2:	b1aa      	cbz	r2, c003420 <HAL_DMA_ConfigChannelAttributes+0x70>
        SET_BIT(ccr, DMA_CCR_DSEC);
 c0033f4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
  WRITE_REG(hdma->Instance->CCR, ccr);
 c0033f8:	6023      	str	r3, [r4, #0]
}
 c0033fa:	bd10      	pop	{r4, pc}
    if((ChannelAttributes & DMA_CCR_SECM) != 0U)
 c0033fc:	f411 3200 	ands.w	r2, r1, #131072	@ 0x20000
      ccr_SECM = DMA_CCR_SECM;
 c003400:	bf1a      	itte	ne
 c003402:	f44f 3200 	movne.w	r2, #131072	@ 0x20000
      SET_BIT(ccr, DMA_CCR_SECM);
 c003406:	f443 3300 	orrne.w	r3, r3, #131072	@ 0x20000
      CLEAR_BIT(ccr, DMA_CCR_SECM);
 c00340a:	f423 3300 	biceq.w	r3, r3, #131072	@ 0x20000
      ccr_SECM = 0U;
 c00340e:	e7e1      	b.n	c0033d4 <HAL_DMA_ConfigChannelAttributes+0x24>
      CLEAR_BIT(ccr, DMA_CCR_SSEC);
 c003410:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 c003414:	e7e8      	b.n	c0033e8 <HAL_DMA_ConfigChannelAttributes+0x38>
         status = HAL_ERROR;
 c003416:	2001      	movs	r0, #1
 c003418:	e7e6      	b.n	c0033e8 <HAL_DMA_ConfigChannelAttributes+0x38>
      CLEAR_BIT(ccr, DMA_CCR_DSEC);
 c00341a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 c00341e:	e7eb      	b.n	c0033f8 <HAL_DMA_ConfigChannelAttributes+0x48>
         status = HAL_ERROR;
 c003420:	2001      	movs	r0, #1
 c003422:	e7e9      	b.n	c0033f8 <HAL_DMA_ConfigChannelAttributes+0x48>
    return status;
 c003424:	2001      	movs	r0, #1
 c003426:	e7e8      	b.n	c0033fa <HAL_DMA_ConfigChannelAttributes+0x4a>

0c003428 <HAL_DMA_GetConfigChannelAttributes>:
  if((hdma == NULL) || (ChannelAttributes == NULL))
 c003428:	b308      	cbz	r0, c00346e <HAL_DMA_GetConfigChannelAttributes+0x46>
 c00342a:	b301      	cbz	r1, c00346e <HAL_DMA_GetConfigChannelAttributes+0x46>
  read_attributes = READ_BIT(hdma->Instance->CCR, DMA_CCR_PRIV | DMA_CCR_SECM | DMA_CCR_SSEC | DMA_CCR_DSEC);
 c00342c:	6803      	ldr	r3, [r0, #0]
 c00342e:	681b      	ldr	r3, [r3, #0]
  attributes = ((read_attributes & DMA_CCR_PRIV) == 0U) ? DMA_CHANNEL_NPRIV : DMA_CHANNEL_PRIV;
 c003430:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 c003434:	bf14      	ite	ne
 c003436:	f04f 1010 	movne.w	r0, #1048592	@ 0x100010
 c00343a:	2010      	moveq	r0, #16
  attributes |= ((read_attributes & DMA_CCR_SECM) == 0U) ? DMA_CHANNEL_NSEC : DMA_CHANNEL_SEC;
 c00343c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 c003440:	bf14      	ite	ne
 c003442:	f04f 1202 	movne.w	r2, #131074	@ 0x20002
 c003446:	2202      	moveq	r2, #2
  attributes |= ((read_attributes & DMA_CCR_SSEC) == 0U) ? DMA_CHANNEL_SRC_NSEC : DMA_CHANNEL_SRC_SEC;
 c003448:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
  attributes |= ((read_attributes & DMA_CCR_SECM) == 0U) ? DMA_CHANNEL_NSEC : DMA_CHANNEL_SEC;
 c00344c:	ea40 0002 	orr.w	r0, r0, r2
  attributes |= ((read_attributes & DMA_CCR_SSEC) == 0U) ? DMA_CHANNEL_SRC_NSEC : DMA_CHANNEL_SRC_SEC;
 c003450:	bf14      	ite	ne
 c003452:	f04f 1204 	movne.w	r2, #262148	@ 0x40004
 c003456:	2204      	moveq	r2, #4
  attributes |= ((read_attributes & DMA_CCR_DSEC) == 0U) ? DMA_CHANNEL_DEST_NSEC : DMA_CHANNEL_DEST_SEC;
 c003458:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 c00345c:	bf14      	ite	ne
 c00345e:	f04f 1308 	movne.w	r3, #524296	@ 0x80008
 c003462:	2308      	moveq	r3, #8
  attributes |= ((read_attributes & DMA_CCR_SSEC) == 0U) ? DMA_CHANNEL_SRC_NSEC : DMA_CHANNEL_SRC_SEC;
 c003464:	4302      	orrs	r2, r0
  attributes |= ((read_attributes & DMA_CCR_DSEC) == 0U) ? DMA_CHANNEL_DEST_NSEC : DMA_CHANNEL_DEST_SEC;
 c003466:	4313      	orrs	r3, r2
  return HAL_OK;
 c003468:	2000      	movs	r0, #0
  *ChannelAttributes = attributes;
 c00346a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 c00346c:	4770      	bx	lr
    return HAL_ERROR;
 c00346e:	2001      	movs	r0, #1
}
 c003470:	4770      	bx	lr
 c003472:	bf00      	nop

0c003474 <HAL_EXTI_SetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on EXTI configuration to be set.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
 c003474:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if((hexti == NULL) || (pExtiConfig == NULL))
 c003476:	2800      	cmp	r0, #0
 c003478:	d04f      	beq.n	c00351a <HAL_EXTI_SetConfigLine+0xa6>
 c00347a:	2900      	cmp	r1, #0
 c00347c:	d04d      	beq.n	c00351a <HAL_EXTI_SetConfigLine+0xa6>
  hexti->Line = pExtiConfig->Line;

  /* compute line register offset and line mask */
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
  maskline = (1UL << linepos);
 c00347e:	2301      	movs	r3, #1
  hexti->Line = pExtiConfig->Line;
 c003480:	680a      	ldr	r2, [r1, #0]
 c003482:	6002      	str	r2, [r0, #0]

  /* Configure triggers for configurable lines */
  if((pExtiConfig->Line & EXTI_CONFIG) != 0U)
 c003484:	0195      	lsls	r5, r2, #6
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 c003486:	f002 001f 	and.w	r0, r2, #31
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c00348a:	f3c2 4400 	ubfx	r4, r2, #16, #1
  maskline = (1UL << linepos);
 c00348e:	fa03 f300 	lsl.w	r3, r3, r0
  if((pExtiConfig->Line & EXTI_CONFIG) != 0U)
 c003492:	d52e      	bpl.n	c0034f2 <HAL_EXTI_SetConfigLine+0x7e>
  {
    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));

    /* Configure rising trigger */
    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
 c003494:	ea4f 1c44 	mov.w	ip, r4, lsl #5
 c003498:	f10c 46a0 	add.w	r6, ip, #1342177280	@ 0x50000000
    regval = *regaddr;

    /* Mask or set line */
    if((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0U)
 c00349c:	688f      	ldr	r7, [r1, #8]
    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
 c00349e:	f506 363d 	add.w	r6, r6, #193536	@ 0x2f400
    regval = *regaddr;
 c0034a2:	6835      	ldr	r5, [r6, #0]
    if((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0U)
 c0034a4:	07ff      	lsls	r7, r7, #31
    {
      regval |= maskline;
 c0034a6:	bf4c      	ite	mi
 c0034a8:	431d      	orrmi	r5, r3
    }
    else
    {
      regval &= ~maskline;
 c0034aa:	439d      	bicpl	r5, r3
    }

    /* Store rising trigger mode */
    *regaddr = regval;
 c0034ac:	6035      	str	r5, [r6, #0]

    /* Configure falling trigger */
    regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
 c0034ae:	4f1c      	ldr	r7, [pc, #112]	@ (c003520 <HAL_EXTI_SetConfigLine+0xac>)
    regval = *regaddr;

    /* Mask or set line */
    if((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0U)
 c0034b0:	688e      	ldr	r6, [r1, #8]
    regval = *regaddr;
 c0034b2:	f85c 5007 	ldr.w	r5, [ip, r7]
    if((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0U)
 c0034b6:	07b6      	lsls	r6, r6, #30
    {
      regval |= maskline;
 c0034b8:	bf4c      	ite	mi
 c0034ba:	431d      	orrmi	r5, r3
    }
    else
    {
      regval &= ~maskline;
 c0034bc:	439d      	bicpl	r5, r3
    }

    /* Store falling trigger mode */
    *regaddr = regval;
 c0034be:	f84c 5007 	str.w	r5, [ip, r7]

    /* Configure gpio port selection in case of gpio exti line */
    if((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 c0034c2:	680d      	ldr	r5, [r1, #0]
 c0034c4:	f005 65c0 	and.w	r5, r5, #100663296	@ 0x6000000
 c0034c8:	f1b5 6fc0 	cmp.w	r5, #100663296	@ 0x6000000
 c0034cc:	d111      	bne.n	c0034f2 <HAL_EXTI_SetConfigLine+0x7e>
    {
      assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel));
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = EXTI->EXTICR[linepos >> 2U];
      regval &= ~(0xFFU << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
 c0034ce:	25ff      	movs	r5, #255	@ 0xff
 c0034d0:	f000 001c 	and.w	r0, r0, #28
 c0034d4:	f100 40a0 	add.w	r0, r0, #1342177280	@ 0x50000000
 c0034d8:	f500 303d 	add.w	r0, r0, #193536	@ 0x2f400
 c0034dc:	f002 0203 	and.w	r2, r2, #3
      regval = EXTI->EXTICR[linepos >> 2U];
 c0034e0:	6e06      	ldr	r6, [r0, #96]	@ 0x60
      regval &= ~(0xFFU << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
 c0034e2:	00d2      	lsls	r2, r2, #3
 c0034e4:	4095      	lsls	r5, r2
 c0034e6:	ea26 0605 	bic.w	r6, r6, r5
      regval |= (pExtiConfig->GPIOSel << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
 c0034ea:	68cd      	ldr	r5, [r1, #12]
 c0034ec:	4095      	lsls	r5, r2
 c0034ee:	4335      	orrs	r5, r6
      EXTI->EXTICR[linepos >> 2U] = regval;
 c0034f0:	6605      	str	r5, [r0, #96]	@ 0x60
    }
  }

  /* Configure interrupt mode : read current mode */
  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
 c0034f2:	0122      	lsls	r2, r4, #4
 c0034f4:	4c0b      	ldr	r4, [pc, #44]	@ (c003524 <HAL_EXTI_SetConfigLine+0xb0>)
  regval = *regaddr;

  /* Mask or set line */
  if((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0U)
 c0034f6:	684d      	ldr	r5, [r1, #4]
  regval = *regaddr;
 c0034f8:	5910      	ldr	r0, [r2, r4]
  if((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0U)
 c0034fa:	07ed      	lsls	r5, r5, #31
  {
    regval |= maskline;
 c0034fc:	bf4c      	ite	mi
 c0034fe:	4318      	orrmi	r0, r3
  }
  else
  {
    regval &= ~maskline;
 c003500:	4398      	bicpl	r0, r3
  }

  /* Store interrupt mode */
  *regaddr = regval;
 c003502:	5110      	str	r0, [r2, r4]

  /* Configure event mode : read current mode */
  regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
 c003504:	4c08      	ldr	r4, [pc, #32]	@ (c003528 <HAL_EXTI_SetConfigLine+0xb4>)
  regval = *regaddr;

  /* Mask or set line */
  if((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0U)
 c003506:	6849      	ldr	r1, [r1, #4]
  regval = *regaddr;
 c003508:	5910      	ldr	r0, [r2, r4]
  if((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0U)
 c00350a:	0789      	lsls	r1, r1, #30
  {
    regval |= maskline;
 c00350c:	bf4c      	ite	mi
 c00350e:	4303      	orrmi	r3, r0
  }
  else
  {
    regval &= ~maskline;
 c003510:	ea20 0303 	bicpl.w	r3, r0, r3
  }

  /* Store event mode */
  *regaddr = regval;

  return HAL_OK;
 c003514:	2000      	movs	r0, #0
  *regaddr = regval;
 c003516:	5113      	str	r3, [r2, r4]
}
 c003518:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 c00351a:	2001      	movs	r0, #1
 c00351c:	e7fc      	b.n	c003518 <HAL_EXTI_SetConfigLine+0xa4>
 c00351e:	bf00      	nop
 c003520:	5002f404 	.word	0x5002f404
 c003524:	5002f480 	.word	0x5002f480
 c003528:	5002f484 	.word	0x5002f484

0c00352c <HAL_EXTI_GetConfigLine>:
  * @param  hexti Exti handle.
  * @param  pExtiConfig Pointer on structure to store Exti configuration.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
{
 c00352c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if((hexti == NULL) || (pExtiConfig == NULL))
 c00352e:	2800      	cmp	r0, #0
 c003530:	d044      	beq.n	c0035bc <HAL_EXTI_GetConfigLine+0x90>
 c003532:	2900      	cmp	r1, #0
 c003534:	d042      	beq.n	c0035bc <HAL_EXTI_GetConfigLine+0x90>

  /* Check the parameter */
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* Store handle line number to configiguration structure */
  pExtiConfig->Line = hexti->Line;
 c003536:	6803      	ldr	r3, [r0, #0]

  /* compute line register offset and line mask */
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
  maskline = (1UL << linepos);
 c003538:	2001      	movs	r0, #1

  /* 1] Get core mode : interrupt */
  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
 c00353a:	4d21      	ldr	r5, [pc, #132]	@ (c0035c0 <HAL_EXTI_GetConfigLine+0x94>)
  offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c00353c:	f3c3 4400 	ubfx	r4, r3, #16, #1
  pExtiConfig->Line = hexti->Line;
 c003540:	600b      	str	r3, [r1, #0]
  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
 c003542:	0126      	lsls	r6, r4, #4
  regval = *regaddr;
 c003544:	5975      	ldr	r5, [r6, r5]
  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
 c003546:	f003 021f 	and.w	r2, r3, #31
  maskline = (1UL << linepos);
 c00354a:	4090      	lsls	r0, r2

  /* Check if selected line is enable */
  if((regval & maskline) != 0U)
 c00354c:	4228      	tst	r0, r5
 c00354e:	bf14      	ite	ne
 c003550:	2501      	movne	r5, #1
 c003552:	2500      	moveq	r5, #0
  {
    pExtiConfig->Mode = EXTI_MODE_NONE;
  }

  /* Get event mode */
  regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
 c003554:	4f1b      	ldr	r7, [pc, #108]	@ (c0035c4 <HAL_EXTI_GetConfigLine+0x98>)
 c003556:	604d      	str	r5, [r1, #4]
  regval = *regaddr;
 c003558:	59f6      	ldr	r6, [r6, r7]

  /* Check if selected line is enable */
  if((regval & maskline) != 0U)
 c00355a:	4230      	tst	r0, r6
  {
    pExtiConfig->Mode |= EXTI_MODE_EVENT;
 c00355c:	bf1c      	itt	ne
 c00355e:	f045 0502 	orrne.w	r5, r5, #2
 c003562:	604d      	strne	r5, [r1, #4]
  }

  /* Get default Trigger and GPIOSel configuration */
  pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
 c003564:	2500      	movs	r5, #0
  pExtiConfig->GPIOSel = 0x00u;
 c003566:	e9c1 5502 	strd	r5, r5, [r1, #8]

  /* 2] Get trigger for configurable lines : rising */
  if((pExtiConfig->Line & EXTI_CONFIG) != 0U)
 c00356a:	019d      	lsls	r5, r3, #6
 c00356c:	d524      	bpl.n	c0035b8 <HAL_EXTI_GetConfigLine+0x8c>
  {
    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
 c00356e:	0164      	lsls	r4, r4, #5
 c003570:	f104 45a0 	add.w	r5, r4, #1342177280	@ 0x50000000
 c003574:	f505 353d 	add.w	r5, r5, #193536	@ 0x2f400
    regval = *regaddr;
 c003578:	682d      	ldr	r5, [r5, #0]
    {
      pExtiConfig->Trigger = EXTI_TRIGGER_RISING;
    }

    /* Get falling configuration */
    regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
 c00357a:	4e13      	ldr	r6, [pc, #76]	@ (c0035c8 <HAL_EXTI_GetConfigLine+0x9c>)
    if((regval & maskline) != 0U)
 c00357c:	4228      	tst	r0, r5
 c00357e:	bf14      	ite	ne
 c003580:	2501      	movne	r5, #1
 c003582:	2500      	moveq	r5, #0
 c003584:	608d      	str	r5, [r1, #8]
    regval = *regaddr;
 c003586:	59a4      	ldr	r4, [r4, r6]

    /* Check if configuration of selected line is enable */
    if((regval & maskline) != 0U)
 c003588:	4220      	tst	r0, r4
    {
      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
 c00358a:	bf18      	it	ne
 c00358c:	f045 0502 	orrne.w	r5, r5, #2
    }

    /* Get Gpio port selection for gpio lines */
    if((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 c003590:	f003 60c0 	and.w	r0, r3, #100663296	@ 0x6000000
      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
 c003594:	bf18      	it	ne
 c003596:	608d      	strne	r5, [r1, #8]
    if((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
 c003598:	f1b0 6fc0 	cmp.w	r0, #100663296	@ 0x6000000
 c00359c:	d10c      	bne.n	c0035b8 <HAL_EXTI_GetConfigLine+0x8c>
    {
      assert_param(IS_EXTI_GPIO_PIN(linepos));

      regval = EXTI->EXTICR[linepos >> 2U];
 c00359e:	480b      	ldr	r0, [pc, #44]	@ (c0035cc <HAL_EXTI_GetConfigLine+0xa0>)
 c0035a0:	0892      	lsrs	r2, r2, #2
 c0035a2:	3218      	adds	r2, #24
 c0035a4:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
      pExtiConfig->GPIOSel = (regval >> (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03u))) & EXTI_EXTICR1_EXTI0;
 c0035a8:	f003 0303 	and.w	r3, r3, #3
 c0035ac:	00db      	lsls	r3, r3, #3
 c0035ae:	fa22 f303 	lsr.w	r3, r2, r3
 c0035b2:	f003 0307 	and.w	r3, r3, #7
 c0035b6:	60cb      	str	r3, [r1, #12]
    }
  }

  return HAL_OK;
 c0035b8:	2000      	movs	r0, #0
}
 c0035ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 c0035bc:	2001      	movs	r0, #1
 c0035be:	e7fc      	b.n	c0035ba <HAL_EXTI_GetConfigLine+0x8e>
 c0035c0:	5002f480 	.word	0x5002f480
 c0035c4:	5002f484 	.word	0x5002f484
 c0035c8:	5002f404 	.word	0x5002f404
 c0035cc:	5002f400 	.word	0x5002f400

0c0035d0 <HAL_EXTI_ClearConfigLine>:
  * @brief  Clear whole configuration of a dedicated Exti line.
  * @param  hexti Exti handle.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti)
{
 c0035d0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t linepos;
  uint32_t maskline;
  uint32_t offset;

  /* Check null pointer */
  if(hexti == NULL)
 c0035d2:	2800      	cmp	r0, #0
 c0035d4:	d040      	beq.n	c003658 <HAL_EXTI_ClearConfigLine+0x88>
  assert_param(IS_EXTI_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
  linepos = (hexti->Line & EXTI_PIN_MASK);
  maskline = (1UL << linepos);
 c0035d6:	2401      	movs	r4, #1
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c0035d8:	6802      	ldr	r2, [r0, #0]

  /* 1] Clear interrupt mode */
  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
 c0035da:	f8df c084 	ldr.w	ip, [pc, #132]	@ c003660 <HAL_EXTI_ClearConfigLine+0x90>
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c0035de:	f3c2 4100 	ubfx	r1, r2, #16, #1
  regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset));
 c0035e2:	010e      	lsls	r6, r1, #4
  regval = (*regaddr & ~maskline);
 c0035e4:	f856 700c 	ldr.w	r7, [r6, ip]
  linepos = (hexti->Line & EXTI_PIN_MASK);
 c0035e8:	f002 031f 	and.w	r3, r2, #31
  maskline = (1UL << linepos);
 c0035ec:	409c      	lsls	r4, r3
  regval = (*regaddr & ~maskline);
 c0035ee:	ea27 0704 	bic.w	r7, r7, r4
  *regaddr = regval;
 c0035f2:	f846 700c 	str.w	r7, [r6, ip]

  /* 2] Clear event mode */
  regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset));
 c0035f6:	f10c 0c04 	add.w	ip, ip, #4
  regval = (*regaddr & ~maskline);
 c0035fa:	f856 700c 	ldr.w	r7, [r6, ip]
  regval = (*regaddr & ~maskline);
 c0035fe:	43e5      	mvns	r5, r4
  regval = (*regaddr & ~maskline);
 c003600:	ea27 0404 	bic.w	r4, r7, r4
  *regaddr = regval;
 c003604:	f846 400c 	str.w	r4, [r6, ip]

  /* 3] Clear triggers in case of configurable lines */
  if((hexti->Line & EXTI_CONFIG) != 0U)
 c003608:	6804      	ldr	r4, [r0, #0]
 c00360a:	01a4      	lsls	r4, r4, #6
 c00360c:	d401      	bmi.n	c003612 <HAL_EXTI_ClearConfigLine+0x42>
      regval &= ~(0xFFU << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
      EXTI->EXTICR[linepos >> 2U] = regval;
    }
  }

  return HAL_OK;
 c00360e:	2000      	movs	r0, #0
}
 c003610:	bdf0      	pop	{r4, r5, r6, r7, pc}
    regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset));
 c003612:	0149      	lsls	r1, r1, #5
 c003614:	f101 44a0 	add.w	r4, r1, #1342177280	@ 0x50000000
 c003618:	f504 343d 	add.w	r4, r4, #193536	@ 0x2f400
    regval = (*regaddr & ~maskline);
 c00361c:	6826      	ldr	r6, [r4, #0]
 c00361e:	402e      	ands	r6, r5
    *regaddr = regval;
 c003620:	6026      	str	r6, [r4, #0]
    regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset));
 c003622:	4c0e      	ldr	r4, [pc, #56]	@ (c00365c <HAL_EXTI_ClearConfigLine+0x8c>)
    regval = (*regaddr & ~maskline);
 c003624:	590e      	ldr	r6, [r1, r4]
 c003626:	4035      	ands	r5, r6
    *regaddr = regval;
 c003628:	510d      	str	r5, [r1, r4]
    if((hexti->Line & EXTI_GPIO) == EXTI_GPIO)
 c00362a:	6801      	ldr	r1, [r0, #0]
 c00362c:	f001 61c0 	and.w	r1, r1, #100663296	@ 0x6000000
 c003630:	f1b1 6fc0 	cmp.w	r1, #100663296	@ 0x6000000
 c003634:	d1eb      	bne.n	c00360e <HAL_EXTI_ClearConfigLine+0x3e>
      regval &= ~(0xFFU << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
 c003636:	20ff      	movs	r0, #255	@ 0xff
 c003638:	f003 031c 	and.w	r3, r3, #28
 c00363c:	f103 43a0 	add.w	r3, r3, #1342177280	@ 0x50000000
 c003640:	f503 333d 	add.w	r3, r3, #193536	@ 0x2f400
 c003644:	f002 0203 	and.w	r2, r2, #3
      regval = EXTI->EXTICR[linepos >> 2U];
 c003648:	6e19      	ldr	r1, [r3, #96]	@ 0x60
      regval &= ~(0xFFU << (EXTI_EXTICR1_EXTI1_Pos * (linepos & 0x03U)));
 c00364a:	00d2      	lsls	r2, r2, #3
 c00364c:	fa00 f202 	lsl.w	r2, r0, r2
 c003650:	ea21 0202 	bic.w	r2, r1, r2
      EXTI->EXTICR[linepos >> 2U] = regval;
 c003654:	661a      	str	r2, [r3, #96]	@ 0x60
 c003656:	e7da      	b.n	c00360e <HAL_EXTI_ClearConfigLine+0x3e>
    return HAL_ERROR;
 c003658:	2001      	movs	r0, #1
 c00365a:	e7d9      	b.n	c003610 <HAL_EXTI_ClearConfigLine+0x40>
 c00365c:	5002f404 	.word	0x5002f404
 c003660:	5002f480 	.word	0x5002f480

0c003664 <HAL_EXTI_RegisterCallback>:
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 c003664:	2901      	cmp	r1, #1
 c003666:	d005      	beq.n	c003674 <HAL_EXTI_RegisterCallback+0x10>
 c003668:	2902      	cmp	r1, #2
 c00366a:	d001      	beq.n	c003670 <HAL_EXTI_RegisterCallback+0xc>
 c00366c:	b929      	cbnz	r1, c00367a <HAL_EXTI_RegisterCallback+0x16>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 c00366e:	6042      	str	r2, [r0, #4]
    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
      break;

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 c003670:	6082      	str	r2, [r0, #8]
      break;
 c003672:	e000      	b.n	c003676 <HAL_EXTI_RegisterCallback+0x12>
      hexti->RisingCallback = pPendingCbfn;
 c003674:	6042      	str	r2, [r0, #4]
  HAL_StatusTypeDef status = HAL_OK;
 c003676:	2000      	movs	r0, #0
 c003678:	4770      	bx	lr
  switch (CallbackID)
 c00367a:	2001      	movs	r0, #1
      status = HAL_ERROR;
      break;
  }

  return status;
}
 c00367c:	4770      	bx	lr

0c00367e <HAL_EXTI_GetHandle>:
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
  /* Check null pointer */
  if(hexti == NULL)
 c00367e:	b110      	cbz	r0, c003686 <HAL_EXTI_GetHandle+0x8>

  /* Check parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Store line number as handle private field */
  hexti->Line = ExtiLine;
 c003680:	6001      	str	r1, [r0, #0]

  return HAL_OK;
 c003682:	2000      	movs	r0, #0
 c003684:	4770      	bx	lr
    return HAL_ERROR;
 c003686:	2001      	movs	r0, #1
}
 c003688:	4770      	bx	lr

0c00368a <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 c00368a:	b570      	push	{r4, r5, r6, lr}
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 c00368c:	2501      	movs	r5, #1
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c00368e:	6804      	ldr	r4, [r0, #0]
{
 c003690:	4606      	mov	r6, r0
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 c003692:	f004 031f 	and.w	r3, r4, #31
 c003696:	409d      	lsls	r5, r3
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c003698:	f3c4 4400 	ubfx	r4, r4, #16, #1

  /* Get rising edge pending bit  */
  regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 c00369c:	4b09      	ldr	r3, [pc, #36]	@ (c0036c4 <HAL_EXTI_IRQHandler+0x3a>)
 c00369e:	0164      	lsls	r4, r4, #5
  regval = (*regaddr & maskline);
 c0036a0:	58e2      	ldr	r2, [r4, r3]

  if(regval != 0U)
 c0036a2:	422a      	tst	r2, r5
 c0036a4:	d003      	beq.n	c0036ae <HAL_EXTI_IRQHandler+0x24>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 c0036a6:	50e5      	str	r5, [r4, r3]

    /* Call rising callback */
    if(hexti->RisingCallback != NULL)
 c0036a8:	6843      	ldr	r3, [r0, #4]
 c0036aa:	b103      	cbz	r3, c0036ae <HAL_EXTI_IRQHandler+0x24>
    {
      hexti->RisingCallback();
 c0036ac:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 c0036ae:	4b06      	ldr	r3, [pc, #24]	@ (c0036c8 <HAL_EXTI_IRQHandler+0x3e>)
  regval = (*regaddr & maskline);
 c0036b0:	58e2      	ldr	r2, [r4, r3]

  if(regval != 0U)
 c0036b2:	422a      	tst	r2, r5
 c0036b4:	d005      	beq.n	c0036c2 <HAL_EXTI_IRQHandler+0x38>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 c0036b6:	50e5      	str	r5, [r4, r3]

    /* Call rising callback */
    if(hexti->FallingCallback != NULL)
 c0036b8:	68b3      	ldr	r3, [r6, #8]
 c0036ba:	b113      	cbz	r3, c0036c2 <HAL_EXTI_IRQHandler+0x38>
    {
      hexti->FallingCallback();
    }
  }
}
 c0036bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      hexti->FallingCallback();
 c0036c0:	4718      	bx	r3
}
 c0036c2:	bd70      	pop	{r4, r5, r6, pc}
 c0036c4:	5002f40c 	.word	0x5002f40c
 c0036c8:	5002f410 	.word	0x5002f410

0c0036cc <HAL_EXTI_GetPending>:
  *           @arg @ref EXTI_TRIGGER_RISING
  *           @arg @ref EXTI_TRIGGER_FALLING
  * @retval 1 if interrupt is pending else 0.
  */
uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
{
 c0036cc:	b510      	push	{r4, lr}
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
  linepos = (hexti->Line & EXTI_PIN_MASK);
  maskline = (1UL << linepos);
 c0036ce:	2401      	movs	r4, #1
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c0036d0:	6803      	ldr	r3, [r0, #0]

  if(Edge != EXTI_TRIGGER_RISING)
 c0036d2:	2901      	cmp	r1, #1
  linepos = (hexti->Line & EXTI_PIN_MASK);
 c0036d4:	f003 001f 	and.w	r0, r3, #31
  {
    /* Get falling edge pending bit */
    regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 c0036d8:	bf14      	ite	ne
 c0036da:	4a06      	ldrne	r2, [pc, #24]	@ (c0036f4 <HAL_EXTI_GetPending+0x28>)
  }
  else
  {
    /* Get rising edge pending bit */
    regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 c0036dc:	4a06      	ldreq	r2, [pc, #24]	@ (c0036f8 <HAL_EXTI_GetPending+0x2c>)
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c0036de:	f3c3 4300 	ubfx	r3, r3, #16, #1
    regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 c0036e2:	015b      	lsls	r3, r3, #5
    regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 c0036e4:	441a      	add	r2, r3
  }

  /* return 1 if bit is set else 0 */
  regval = ((*regaddr & maskline) >> linepos);
 c0036e6:	6813      	ldr	r3, [r2, #0]
  maskline = (1UL << linepos);
 c0036e8:	4084      	lsls	r4, r0
  regval = ((*regaddr & maskline) >> linepos);
 c0036ea:	4023      	ands	r3, r4
  return regval;
}
 c0036ec:	fa23 f000 	lsr.w	r0, r3, r0
 c0036f0:	bd10      	pop	{r4, pc}
 c0036f2:	bf00      	nop
 c0036f4:	5002f410 	.word	0x5002f410
 c0036f8:	5002f40c 	.word	0x5002f40c

0c0036fc <HAL_EXTI_ClearPending>:
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
  assert_param(IS_EXTI_PENDING_EDGE(Edge));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c0036fc:	6803      	ldr	r3, [r0, #0]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 c0036fe:	2001      	movs	r0, #1
 c003700:	f003 021f 	and.w	r2, r3, #31

  if(Edge != EXTI_TRIGGER_RISING)
 c003704:	2901      	cmp	r1, #1
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 c003706:	fa00 f002 	lsl.w	r0, r0, r2
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c00370a:	f3c3 4300 	ubfx	r3, r3, #16, #1
  {
    /* Get falling edge pending register address */
    regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 c00370e:	bf14      	ite	ne
 c003710:	4a02      	ldrne	r2, [pc, #8]	@ (c00371c <HAL_EXTI_ClearPending+0x20>)
  }
  else
  {
    /* Get falling edge pending register address */
    regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 c003712:	4a03      	ldreq	r2, [pc, #12]	@ (c003720 <HAL_EXTI_ClearPending+0x24>)
    regaddr = (&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 c003714:	015b      	lsls	r3, r3, #5
    regaddr = (&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 c003716:	441a      	add	r2, r3
  }

  /* Clear Pending bit */
  *regaddr =  maskline;
 c003718:	6010      	str	r0, [r2, #0]
}
 c00371a:	4770      	bx	lr
 c00371c:	5002f410 	.word	0x5002f410
 c003720:	5002f40c 	.word	0x5002f40c

0c003724 <HAL_EXTI_GenerateSWI>:
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 c003724:	2201      	movs	r2, #1
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c003726:	6803      	ldr	r3, [r0, #0]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 c003728:	f003 011f 	and.w	r1, r3, #31
 c00372c:	408a      	lsls	r2, r1
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c00372e:	f3c3 4300 	ubfx	r3, r3, #16, #1

  regaddr = (&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset));
 c003732:	4902      	ldr	r1, [pc, #8]	@ (c00373c <HAL_EXTI_GenerateSWI+0x18>)
 c003734:	015b      	lsls	r3, r3, #5
  *regaddr = maskline;
 c003736:	505a      	str	r2, [r3, r1]
}
 c003738:	4770      	bx	lr
 c00373a:	bf00      	nop
 c00373c:	5002f408 	.word	0x5002f408

0c003740 <HAL_EXTI_ConfigLineAttributes>:
  *            @arg @ref EXTI_LINE_SEC          Secure-only access
  *            @arg @ref EXTI_LINE_NSEC         Secure/Non-secure access
  * @retval None
  */
void HAL_EXTI_ConfigLineAttributes(uint32_t ExtiLine, uint32_t LineAttributes)
{
 c003740:	b530      	push	{r4, r5, lr}
  /* Configure privilege or non-privilege attributes */
  regaddr = (&EXTI->PRIVCFGR1 + (EXTI_PRIVCFGR_OFFSET * offset));
  regval = *regaddr;

  /* Mask or set line */
  if((LineAttributes & EXTI_LINE_PRIV) == EXTI_LINE_PRIV)
 c003742:	f240 2502 	movw	r5, #514	@ 0x202
  maskline = (1UL << linepos);
 c003746:	2301      	movs	r3, #1
  linepos = (ExtiLine & EXTI_PIN_MASK);
 c003748:	f000 021f 	and.w	r2, r0, #31
  regaddr = (&EXTI->PRIVCFGR1 + (EXTI_PRIVCFGR_OFFSET * offset));
 c00374c:	4c0d      	ldr	r4, [pc, #52]	@ (c003784 <HAL_EXTI_ConfigLineAttributes+0x44>)
  offset = ((ExtiLine & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c00374e:	f3c0 4000 	ubfx	r0, r0, #16, #1
  regaddr = (&EXTI->PRIVCFGR1 + (EXTI_PRIVCFGR_OFFSET * offset));
 c003752:	0100      	lsls	r0, r0, #4
  if((LineAttributes & EXTI_LINE_PRIV) == EXTI_LINE_PRIV)
 c003754:	438d      	bics	r5, r1
  maskline = (1UL << linepos);
 c003756:	fa03 f302 	lsl.w	r3, r3, r2
  regval = *regaddr;
 c00375a:	5902      	ldr	r2, [r0, r4]
  if((LineAttributes & EXTI_LINE_PRIV) == EXTI_LINE_PRIV)
 c00375c:	d10a      	bne.n	c003774 <HAL_EXTI_ConfigLineAttributes+0x34>
  {
    regval |= maskline;
 c00375e:	431a      	orrs	r2, r3
  /* Configure secure or non-secure attributes */
  regaddr = (&EXTI->SECCFGR1 + (EXTI_SECCFGR_OFFSET * offset));
  regval = *regaddr;

  /* Mask or set line */
  if((LineAttributes & EXTI_LINE_SEC) == EXTI_LINE_SEC)
 c003760:	f240 1501 	movw	r5, #257	@ 0x101
  *regaddr = regval;
 c003764:	5102      	str	r2, [r0, r4]
  regaddr = (&EXTI->SECCFGR1 + (EXTI_SECCFGR_OFFSET * offset));
 c003766:	4c08      	ldr	r4, [pc, #32]	@ (c003788 <HAL_EXTI_ConfigLineAttributes+0x48>)
  if((LineAttributes & EXTI_LINE_SEC) == EXTI_LINE_SEC)
 c003768:	438d      	bics	r5, r1
  regval = *regaddr;
 c00376a:	5902      	ldr	r2, [r0, r4]
  if((LineAttributes & EXTI_LINE_SEC) == EXTI_LINE_SEC)
 c00376c:	d106      	bne.n	c00377c <HAL_EXTI_ConfigLineAttributes+0x3c>
  {
    regval |= maskline;
 c00376e:	431a      	orrs	r2, r3
  {
    /* do nothing */
  }

  /* Store secure or non-secure attribute */
  *regaddr = regval;
 c003770:	5102      	str	r2, [r0, r4]

#endif /* __ARM_FEATURE_CMSE */
}
 c003772:	bd30      	pop	{r4, r5, pc}
  else if((LineAttributes & EXTI_LINE_NPRIV) == EXTI_LINE_NPRIV)
 c003774:	058d      	lsls	r5, r1, #22
    regval &= ~maskline;
 c003776:	bf48      	it	mi
 c003778:	439a      	bicmi	r2, r3
 c00377a:	e7f1      	b.n	c003760 <HAL_EXTI_ConfigLineAttributes+0x20>
  else if((LineAttributes & EXTI_LINE_NSEC) == EXTI_LINE_NSEC)
 c00377c:	05c9      	lsls	r1, r1, #23
    regval &= ~maskline;
 c00377e:	bf48      	it	mi
 c003780:	439a      	bicmi	r2, r3
 c003782:	e7f5      	b.n	c003770 <HAL_EXTI_ConfigLineAttributes+0x30>
 c003784:	5002f418 	.word	0x5002f418
 c003788:	5002f414 	.word	0x5002f414

0c00378c <HAL_EXTI_GetConfigLineAttributes>:
  uint32_t maskline;
  uint32_t offset;
  uint32_t attributes;

  /* Check null pointer */
  if(pLineAttributes == NULL)
 c00378c:	2301      	movs	r3, #1
{
 c00378e:	b510      	push	{r4, lr}
  if(pLineAttributes == NULL)
 c003790:	b1c9      	cbz	r1, c0037c6 <HAL_EXTI_GetConfigLineAttributes+0x3a>
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Compute line register offset and line mask */
  offset = ((ExtiLine & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
  linepos = (ExtiLine & EXTI_PIN_MASK);
 c003792:	f000 021f 	and.w	r2, r0, #31
  maskline = (1UL << linepos);
 c003796:	fa03 f402 	lsl.w	r4, r3, r2
  offset = ((ExtiLine & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 c00379a:	f3c0 4000 	ubfx	r0, r0, #16, #1

  /* Get privilege or non-privilege attribute */
  regaddr = (&EXTI->PRIVCFGR1 + (EXTI_PRIVCFGR_OFFSET * offset));
 c00379e:	4b0b      	ldr	r3, [pc, #44]	@ (c0037cc <HAL_EXTI_GetConfigLineAttributes+0x40>)
 c0037a0:	0102      	lsls	r2, r0, #4

  if((*regaddr & maskline) != 0U)
 c0037a2:	58d3      	ldr	r3, [r2, r3]
  }

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)

  /* Get secure or non-secure attribute */
  regaddr = (&EXTI->SECCFGR1 + (EXTI_SECCFGR_OFFSET * offset));
 c0037a4:	480a      	ldr	r0, [pc, #40]	@ (c0037d0 <HAL_EXTI_GetConfigLineAttributes+0x44>)
    attributes = EXTI_LINE_PRIV;
 c0037a6:	4223      	tst	r3, r4
 c0037a8:	f240 2302 	movw	r3, #514	@ 0x202
 c0037ac:	bf08      	it	eq
 c0037ae:	f44f 7300 	moveq.w	r3, #512	@ 0x200

  if((*regaddr & maskline) != 0U)
 c0037b2:	5812      	ldr	r2, [r2, r0]
#endif /* __ARM_FEATURE_CMSE */

  /* return value */
  *pLineAttributes = attributes;

  return HAL_OK;
 c0037b4:	2000      	movs	r0, #0
    attributes |= EXTI_LINE_SEC;
 c0037b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
  if((*regaddr & maskline) != 0U)
 c0037ba:	4222      	tst	r2, r4
    attributes |= EXTI_LINE_SEC;
 c0037bc:	bf18      	it	ne
 c0037be:	f043 0301 	orrne.w	r3, r3, #1
  *pLineAttributes = attributes;
 c0037c2:	600b      	str	r3, [r1, #0]
}
 c0037c4:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 c0037c6:	4618      	mov	r0, r3
 c0037c8:	e7fc      	b.n	c0037c4 <HAL_EXTI_GetConfigLineAttributes+0x38>
 c0037ca:	bf00      	nop
 c0037cc:	5002f418 	.word	0x5002f418
 c0037d0:	5002f414 	.word	0x5002f414

0c0037d4 <FLASH_Program_DoubleWord>:
  __IO uint32_t *reg;
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));
  
  /* Access to SECCR or NSCR registers depends on operation type */
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c0037d4:	490b      	ldr	r1, [pc, #44]	@ (c003804 <FLASH_Program_DoubleWord+0x30>)
{
 c0037d6:	b530      	push	{r4, r5, lr}
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c0037d8:	688d      	ldr	r5, [r1, #8]
 c0037da:	4c0b      	ldr	r4, [pc, #44]	@ (c003808 <FLASH_Program_DoubleWord+0x34>)
 c0037dc:	490b      	ldr	r1, [pc, #44]	@ (c00380c <FLASH_Program_DoubleWord+0x38>)
 c0037de:	ea11 0125 	ands.w	r1, r1, r5, asr #32
 c0037e2:	bf38      	it	cc
 c0037e4:	4621      	movcc	r1, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 c0037e6:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 c0037ea:	b672      	cpsid	i
  /* Disable interrupts to avoid any interruption during the double word programming */
  primask_bit = __get_PRIMASK();
  __disable_irq();

  /* Set PG bit */
  SET_BIT((*reg), FLASH_NSCR_NSPG);
 c0037ec:	680c      	ldr	r4, [r1, #0]
 c0037ee:	f044 0401 	orr.w	r4, r4, #1
 c0037f2:	600c      	str	r4, [r1, #0]

  /* Program first word */
  *(uint32_t*)Address = (uint32_t)Data;
 c0037f4:	6002      	str	r2, [r0, #0]
  __ASM volatile ("isb 0xF":::"memory");
 c0037f6:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t*)(Address+4U) = (uint32_t)(Data >> 32U);
 c0037fa:	6043      	str	r3, [r0, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 c0037fc:	f385 8810 	msr	PRIMASK, r5

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 c003800:	bd30      	pop	{r4, r5, pc}
 c003802:	bf00      	nop
 c003804:	30000010 	.word	0x30000010
 c003808:	5002202c 	.word	0x5002202c
 c00380c:	40022028 	.word	0x40022028

0c003810 <HAL_FLASH_EndOfOperationCallback>:
}
 c003810:	4770      	bx	lr

0c003812 <HAL_FLASH_OperationErrorCallback>:
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
 c003812:	4770      	bx	lr

0c003814 <HAL_FLASH_IRQHandler>:
{
 c003814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  type = (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK));
 c003818:	4c30      	ldr	r4, [pc, #192]	@ (c0038dc <HAL_FLASH_IRQHandler+0xc8>)
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c00381a:	4d31      	ldr	r5, [pc, #196]	@ (c0038e0 <HAL_FLASH_IRQHandler+0xcc>)
  type = (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK));
 c00381c:	68a3      	ldr	r3, [r4, #8]
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c00381e:	4f31      	ldr	r7, [pc, #196]	@ (c0038e4 <HAL_FLASH_IRQHandler+0xd0>)
 c003820:	2b00      	cmp	r3, #0
  type = (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK));
 c003822:	f023 4800 	bic.w	r8, r3, #2147483648	@ 0x80000000
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c003826:	4b30      	ldr	r3, [pc, #192]	@ (c0038e8 <HAL_FLASH_IRQHandler+0xd4>)
 c003828:	bfa8      	it	ge
 c00382a:	461d      	movge	r5, r3
 c00382c:	f1a3 0308 	sub.w	r3, r3, #8
 c003830:	bfa8      	it	ge
 c003832:	461f      	movge	r7, r3
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
 c003834:	3b24      	subs	r3, #36	@ 0x24
  error = (*reg_sr) & FLASH_FLAG_SR_ERRORS;
 c003836:	683a      	ldr	r2, [r7, #0]
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
 c003838:	6a1b      	ldr	r3, [r3, #32]
  error = (*reg_sr) & FLASH_FLAG_SR_ERRORS;
 c00383a:	f002 02fa 	and.w	r2, r2, #250	@ 0xfa
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
 c00383e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(type == FLASH_TYPEERASE_PAGES)
 c003842:	f1b8 0f02 	cmp.w	r8, #2
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
 c003846:	ea43 0302 	orr.w	r3, r3, r2
  if(type == FLASH_TYPEERASE_PAGES)
 c00384a:	d133      	bne.n	c0038b4 <HAL_FLASH_IRQHandler+0xa0>
    param = pFlash.Page;
 c00384c:	6966      	ldr	r6, [r4, #20]
  CLEAR_BIT((*reg), type);
 c00384e:	682a      	ldr	r2, [r5, #0]
 c003850:	ea22 0208 	bic.w	r2, r2, r8
 c003854:	602a      	str	r2, [r5, #0]
  if(error != 0U)
 c003856:	b17b      	cbz	r3, c003878 <HAL_FLASH_IRQHandler+0x64>
    pFlash.ErrorCode |= error;
 c003858:	6862      	ldr	r2, [r4, #4]
    HAL_FLASH_OperationErrorCallback(param);
 c00385a:	4630      	mov	r0, r6
    pFlash.ErrorCode |= error;
 c00385c:	431a      	orrs	r2, r3
 c00385e:	6062      	str	r2, [r4, #4]
    if ((error & FLASH_FLAG_OPTWERR) != 0U)
 c003860:	049a      	lsls	r2, r3, #18
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
 c003862:	bf48      	it	mi
 c003864:	f44f 5200 	movmi.w	r2, #8192	@ 0x2000
    (*reg_sr) = error;
 c003868:	603b      	str	r3, [r7, #0]
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
 c00386a:	bf44      	itt	mi
 c00386c:	4b1f      	ldrmi	r3, [pc, #124]	@ (c0038ec <HAL_FLASH_IRQHandler+0xd8>)
 c00386e:	621a      	strmi	r2, [r3, #32]
    pFlash.ProcedureOnGoing = 0U;
 c003870:	2300      	movs	r3, #0
 c003872:	60a3      	str	r3, [r4, #8]
    HAL_FLASH_OperationErrorCallback(param);
 c003874:	f7ff ffcd 	bl	c003812 <HAL_FLASH_OperationErrorCallback>
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 c003878:	683b      	ldr	r3, [r7, #0]
 c00387a:	07db      	lsls	r3, r3, #31
 c00387c:	d511      	bpl.n	c0038a2 <HAL_FLASH_IRQHandler+0x8e>
    (*reg_sr) = FLASH_FLAG_EOP;
 c00387e:	2301      	movs	r3, #1
    if(type == FLASH_TYPEERASE_PAGES)
 c003880:	f1b8 0f02 	cmp.w	r8, #2
    (*reg_sr) = FLASH_FLAG_EOP;
 c003884:	603b      	str	r3, [r7, #0]
    if(type == FLASH_TYPEERASE_PAGES)
 c003886:	d125      	bne.n	c0038d4 <HAL_FLASH_IRQHandler+0xc0>
      pFlash.NbPagesToErase--;
 c003888:	69a3      	ldr	r3, [r4, #24]
 c00388a:	3b01      	subs	r3, #1
 c00388c:	61a3      	str	r3, [r4, #24]
      if(pFlash.NbPagesToErase != 0U)
 c00388e:	b1eb      	cbz	r3, c0038cc <HAL_FLASH_IRQHandler+0xb8>
        pFlash.Page++;
 c003890:	6960      	ldr	r0, [r4, #20]
        FLASH_PageErase(pFlash.Page, pFlash.Bank);
 c003892:	6921      	ldr	r1, [r4, #16]
        pFlash.Page++;
 c003894:	3001      	adds	r0, #1
 c003896:	6160      	str	r0, [r4, #20]
        FLASH_PageErase(pFlash.Page, pFlash.Bank);
 c003898:	f000 fbe6 	bl	c004068 <FLASH_PageErase>
    HAL_FLASH_EndOfOperationCallback(param);
 c00389c:	4630      	mov	r0, r6
 c00389e:	f7ff ffb7 	bl	c003810 <HAL_FLASH_EndOfOperationCallback>
  if(pFlash.ProcedureOnGoing == 0U)
 c0038a2:	68a2      	ldr	r2, [r4, #8]
 c0038a4:	b922      	cbnz	r2, c0038b0 <HAL_FLASH_IRQHandler+0x9c>
    (*reg) &= ~(FLASH_IT_EOP | FLASH_IT_OPERR);
 c0038a6:	682b      	ldr	r3, [r5, #0]
 c0038a8:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 c0038ac:	602b      	str	r3, [r5, #0]
    __HAL_UNLOCK(&pFlash);
 c0038ae:	7022      	strb	r2, [r4, #0]
}
 c0038b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if(type == FLASH_TYPEERASE_MASSERASE)
 c0038b4:	f248 0204 	movw	r2, #32772	@ 0x8004
 c0038b8:	4590      	cmp	r8, r2
 c0038ba:	d101      	bne.n	c0038c0 <HAL_FLASH_IRQHandler+0xac>
    param = pFlash.Bank;
 c0038bc:	6926      	ldr	r6, [r4, #16]
 c0038be:	e7c6      	b.n	c00384e <HAL_FLASH_IRQHandler+0x3a>
  else if(type == FLASH_TYPEPROGRAM_DOUBLEWORD)
 c0038c0:	f1b8 0f01 	cmp.w	r8, #1
  uint32_t param = 0U;
 c0038c4:	bf14      	ite	ne
 c0038c6:	2600      	movne	r6, #0
    param = pFlash.Address;
 c0038c8:	68e6      	ldreq	r6, [r4, #12]
 c0038ca:	e7c0      	b.n	c00384e <HAL_FLASH_IRQHandler+0x3a>
        param = 0xFFFFFFFFU;
 c0038cc:	f04f 36ff 	mov.w	r6, #4294967295
        pFlash.ProcedureOnGoing = 0U;
 c0038d0:	60a3      	str	r3, [r4, #8]
        param = 0xFFFFFFFFU;
 c0038d2:	e7e3      	b.n	c00389c <HAL_FLASH_IRQHandler+0x88>
      pFlash.ProcedureOnGoing = 0U;
 c0038d4:	2300      	movs	r3, #0
 c0038d6:	60a3      	str	r3, [r4, #8]
 c0038d8:	e7e0      	b.n	c00389c <HAL_FLASH_IRQHandler+0x88>
 c0038da:	bf00      	nop
 c0038dc:	30000010 	.word	0x30000010
 c0038e0:	40022028 	.word	0x40022028
 c0038e4:	40022020 	.word	0x40022020
 c0038e8:	5002202c 	.word	0x5002202c
 c0038ec:	50022000 	.word	0x50022000

0c0038f0 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK) != 0u)
 c0038f0:	4b0d      	ldr	r3, [pc, #52]	@ (c003928 <HAL_FLASH_Unlock+0x38>)
 c0038f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c0038f4:	2a00      	cmp	r2, #0
 c0038f6:	db04      	blt.n	c003902 <HAL_FLASH_Unlock+0x12>
    if(READ_BIT(FLASH->SECCR, FLASH_SECCR_SECLOCK) != 0u)
 c0038f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 c0038fa:	2a00      	cmp	r2, #0
 c0038fc:	db0b      	blt.n	c003916 <HAL_FLASH_Unlock+0x26>
 c0038fe:	2000      	movs	r0, #0
 c003900:	4770      	bx	lr
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 c003902:	4a0a      	ldr	r2, [pc, #40]	@ (c00392c <HAL_FLASH_Unlock+0x3c>)
 c003904:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 c003906:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 c00390a:	609a      	str	r2, [r3, #8]
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK) != 0u)
 c00390c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c00390e:	2a00      	cmp	r2, #0
 c003910:	daf2      	bge.n	c0038f8 <HAL_FLASH_Unlock+0x8>
      status = HAL_ERROR;
 c003912:	2001      	movs	r0, #1
}
 c003914:	4770      	bx	lr
      WRITE_REG(FLASH->SECKEYR, FLASH_KEY1);
 c003916:	4a05      	ldr	r2, [pc, #20]	@ (c00392c <HAL_FLASH_Unlock+0x3c>)
 c003918:	60da      	str	r2, [r3, #12]
      WRITE_REG(FLASH->SECKEYR, FLASH_KEY2);
 c00391a:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 c00391e:	60da      	str	r2, [r3, #12]
      if (READ_BIT(FLASH->SECCR, FLASH_SECCR_SECLOCK) != 0u)
 c003920:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 c003922:	0fc0      	lsrs	r0, r0, #31
 c003924:	4770      	bx	lr
 c003926:	bf00      	nop
 c003928:	50022000 	.word	0x50022000
 c00392c:	45670123 	.word	0x45670123

0c003930 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK);
 c003930:	4b08      	ldr	r3, [pc, #32]	@ (c003954 <HAL_FLASH_Lock+0x24>)
 c003932:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c003934:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 c003938:	629a      	str	r2, [r3, #40]	@ 0x28
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_NSLOCK) != 0u)
 c00393a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c00393c:	2a00      	cmp	r2, #0
    SET_BIT(FLASH->SECCR, FLASH_SECCR_SECLOCK);
 c00393e:	bfbf      	itttt	lt
 c003940:	6ada      	ldrlt	r2, [r3, #44]	@ 0x2c
    status = HAL_OK;
 c003942:	2000      	movlt	r0, #0
    SET_BIT(FLASH->SECCR, FLASH_SECCR_SECLOCK);
 c003944:	f042 4200 	orrlt.w	r2, r2, #2147483648	@ 0x80000000
 c003948:	62da      	strlt	r2, [r3, #44]	@ 0x2c
  HAL_StatusTypeDef status = HAL_ERROR;
 c00394a:	bfac      	ite	ge
 c00394c:	2001      	movge	r0, #1
    if (READ_BIT(FLASH->SECCR, FLASH_SECCR_SECLOCK) != 0u)
 c00394e:	6adb      	ldrlt	r3, [r3, #44]	@ 0x2c
}
 c003950:	4770      	bx	lr
 c003952:	bf00      	nop
 c003954:	50022000 	.word	0x50022000

0c003958 <HAL_FLASH_OB_Unlock>:
  if(READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0u)
 c003958:	4b06      	ldr	r3, [pc, #24]	@ (c003974 <HAL_FLASH_OB_Unlock+0x1c>)
 c00395a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 c00395c:	f010 4080 	ands.w	r0, r0, #1073741824	@ 0x40000000
 c003960:	d007      	beq.n	c003972 <HAL_FLASH_OB_Unlock+0x1a>
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1);
 c003962:	4a05      	ldr	r2, [pc, #20]	@ (c003978 <HAL_FLASH_OB_Unlock+0x20>)
 c003964:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2);
 c003966:	f102 3244 	add.w	r2, r2, #1145324612	@ 0x44444444
 c00396a:	611a      	str	r2, [r3, #16]
    if (READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0u)
 c00396c:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 c00396e:	f3c0 7080 	ubfx	r0, r0, #30, #1
}
 c003972:	4770      	bx	lr
 c003974:	50022000 	.word	0x50022000
 c003978:	08192a3b 	.word	0x08192a3b

0c00397c <HAL_FLASH_OB_Lock>:
  SET_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK);
 c00397c:	4b05      	ldr	r3, [pc, #20]	@ (c003994 <HAL_FLASH_OB_Lock+0x18>)
 c00397e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c003980:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 c003984:	629a      	str	r2, [r3, #40]	@ 0x28
  if (READ_BIT(FLASH->NSCR, FLASH_NSCR_OPTLOCK) != 0u)
 c003986:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 c003988:	f080 4080 	eor.w	r0, r0, #1073741824	@ 0x40000000
}
 c00398c:	f3c0 7080 	ubfx	r0, r0, #30, #1
 c003990:	4770      	bx	lr
 c003992:	bf00      	nop
 c003994:	50022000 	.word	0x50022000

0c003998 <HAL_FLASH_OB_Launch>:
  SET_BIT(FLASH->NSCR, FLASH_NSCR_OBL_LAUNCH);
 c003998:	4a03      	ldr	r2, [pc, #12]	@ (c0039a8 <HAL_FLASH_OB_Launch+0x10>)
}
 c00399a:	2001      	movs	r0, #1
  SET_BIT(FLASH->NSCR, FLASH_NSCR_OBL_LAUNCH);
 c00399c:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 c00399e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 c0039a2:	6293      	str	r3, [r2, #40]	@ 0x28
}
 c0039a4:	4770      	bx	lr
 c0039a6:	bf00      	nop
 c0039a8:	50022000 	.word	0x50022000

0c0039ac <HAL_FLASH_GetError>:
}
 c0039ac:	4b01      	ldr	r3, [pc, #4]	@ (c0039b4 <HAL_FLASH_GetError+0x8>)
 c0039ae:	6858      	ldr	r0, [r3, #4]
 c0039b0:	4770      	bx	lr
 c0039b2:	bf00      	nop
 c0039b4:	30000010 	.word	0x30000010

0c0039b8 <FLASH_WaitForLastOperation>:
{
 c0039b8:	b570      	push	{r4, r5, r6, lr}
 c0039ba:	4604      	mov	r4, r0
  uint32_t timeout = HAL_GetTick() + Timeout;
 c0039bc:	f7fe feec 	bl	c002798 <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 c0039c0:	4d17      	ldr	r5, [pc, #92]	@ (c003a20 <FLASH_WaitForLastOperation+0x68>)
  uint32_t timeout = HAL_GetTick() + Timeout;
 c0039c2:	1906      	adds	r6, r0, r4
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 c0039c4:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 c0039c6:	03d9      	lsls	r1, r3, #15
 c0039c8:	d41a      	bmi.n	c003a00 <FLASH_WaitForLastOperation+0x48>
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
 c0039ca:	4816      	ldr	r0, [pc, #88]	@ (c003a24 <FLASH_WaitForLastOperation+0x6c>)
 c0039cc:	4b16      	ldr	r3, [pc, #88]	@ (c003a28 <FLASH_WaitForLastOperation+0x70>)
 c0039ce:	6881      	ldr	r1, [r0, #8]
 c0039d0:	4a16      	ldr	r2, [pc, #88]	@ (c003a2c <FLASH_WaitForLastOperation+0x74>)
 c0039d2:	ea12 0221 	ands.w	r2, r2, r1, asr #32
 c0039d6:	bf38      	it	cc
 c0039d8:	461a      	movcc	r2, r3
  error = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 c0039da:	6811      	ldr	r1, [r2, #0]
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
 c0039dc:	6a2b      	ldr	r3, [r5, #32]
  error = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 c0039de:	f001 01fa 	and.w	r1, r1, #250	@ 0xfa
  error |= (FLASH->NSSR & FLASH_FLAG_OPTWERR);
 c0039e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(error != 0u)
 c0039e6:	430b      	orrs	r3, r1
 c0039e8:	d012      	beq.n	c003a10 <FLASH_WaitForLastOperation+0x58>
    pFlash.ErrorCode |= error;
 c0039ea:	6841      	ldr	r1, [r0, #4]
 c0039ec:	4319      	orrs	r1, r3
 c0039ee:	6041      	str	r1, [r0, #4]
    (*reg_sr) = error;
 c0039f0:	6013      	str	r3, [r2, #0]
    if ((error & FLASH_FLAG_OPTWERR) != 0U)
 c0039f2:	049a      	lsls	r2, r3, #18
 c0039f4:	d502      	bpl.n	c0039fc <FLASH_WaitForLastOperation+0x44>
      FLASH->NSSR = FLASH_FLAG_OPTWERR;
 c0039f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 c0039fa:	622b      	str	r3, [r5, #32]
    return HAL_ERROR;
 c0039fc:	2001      	movs	r0, #1
 c0039fe:	e00b      	b.n	c003a18 <FLASH_WaitForLastOperation+0x60>
    if(Timeout != HAL_MAX_DELAY)
 c003a00:	1c60      	adds	r0, r4, #1
 c003a02:	d0df      	beq.n	c0039c4 <FLASH_WaitForLastOperation+0xc>
      if(HAL_GetTick() >= timeout)
 c003a04:	f7fe fec8 	bl	c002798 <HAL_GetTick>
 c003a08:	42b0      	cmp	r0, r6
 c003a0a:	d3db      	bcc.n	c0039c4 <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 c003a0c:	2003      	movs	r0, #3
 c003a0e:	e003      	b.n	c003a18 <FLASH_WaitForLastOperation+0x60>
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 c003a10:	6813      	ldr	r3, [r2, #0]
 c003a12:	07db      	lsls	r3, r3, #31
 c003a14:	d401      	bmi.n	c003a1a <FLASH_WaitForLastOperation+0x62>
  return HAL_OK;
 c003a16:	2000      	movs	r0, #0
}
 c003a18:	bd70      	pop	{r4, r5, r6, pc}
    (*reg_sr) = FLASH_FLAG_EOP;
 c003a1a:	2301      	movs	r3, #1
 c003a1c:	6013      	str	r3, [r2, #0]
 c003a1e:	e7fa      	b.n	c003a16 <FLASH_WaitForLastOperation+0x5e>
 c003a20:	50022000 	.word	0x50022000
 c003a24:	30000010 	.word	0x30000010
 c003a28:	50022024 	.word	0x50022024
 c003a2c:	40022020 	.word	0x40022020

0c003a30 <HAL_FLASH_Program>:
{
 c003a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 c003a34:	4c16      	ldr	r4, [pc, #88]	@ (c003a90 <HAL_FLASH_Program+0x60>)
{
 c003a36:	4698      	mov	r8, r3
  __HAL_LOCK(&pFlash);
 c003a38:	7823      	ldrb	r3, [r4, #0]
{
 c003a3a:	4606      	mov	r6, r0
  __HAL_LOCK(&pFlash);
 c003a3c:	2b01      	cmp	r3, #1
{
 c003a3e:	460f      	mov	r7, r1
 c003a40:	4691      	mov	r9, r2
  __HAL_LOCK(&pFlash);
 c003a42:	d023      	beq.n	c003a8c <HAL_FLASH_Program+0x5c>
 c003a44:	2301      	movs	r3, #1
 c003a46:	7023      	strb	r3, [r4, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c003a48:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003a4a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c003a4e:	6063      	str	r3, [r4, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003a50:	f7ff ffb2 	bl	c0039b8 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 c003a54:	b9b0      	cbnz	r0, c003a84 <HAL_FLASH_Program+0x54>
    reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c003a56:	4b0f      	ldr	r3, [pc, #60]	@ (c003a94 <HAL_FLASH_Program+0x64>)
 c003a58:	4d0f      	ldr	r5, [pc, #60]	@ (c003a98 <HAL_FLASH_Program+0x68>)
    FLASH_Program_DoubleWord(Address, Data);
 c003a5a:	464a      	mov	r2, r9
    reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c003a5c:	ea15 0526 	ands.w	r5, r5, r6, asr #32
 c003a60:	bf38      	it	cc
 c003a62:	461d      	movcc	r5, r3
    FLASH_Program_DoubleWord(Address, Data);
 c003a64:	4638      	mov	r0, r7
 c003a66:	4643      	mov	r3, r8
    pFlash.ProcedureOnGoing = TypeProgram;
 c003a68:	60a6      	str	r6, [r4, #8]
    FLASH_Program_DoubleWord(Address, Data);
 c003a6a:	f7ff feb3 	bl	c0037d4 <FLASH_Program_DoubleWord>
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003a6e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 c003a72:	f7ff ffa1 	bl	c0039b8 <FLASH_WaitForLastOperation>
    CLEAR_BIT((*reg), (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)));
 c003a76:	68a2      	ldr	r2, [r4, #8]
 c003a78:	682b      	ldr	r3, [r5, #0]
 c003a7a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 c003a7e:	ea23 0302 	bic.w	r3, r3, r2
 c003a82:	602b      	str	r3, [r5, #0]
  __HAL_UNLOCK(&pFlash);
 c003a84:	2300      	movs	r3, #0
 c003a86:	7023      	strb	r3, [r4, #0]
}
 c003a88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  __HAL_LOCK(&pFlash);
 c003a8c:	2002      	movs	r0, #2
 c003a8e:	e7fb      	b.n	c003a88 <HAL_FLASH_Program+0x58>
 c003a90:	30000010 	.word	0x30000010
 c003a94:	5002202c 	.word	0x5002202c
 c003a98:	40022028 	.word	0x40022028

0c003a9c <HAL_FLASH_Program_IT>:
{
 c003a9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(&pFlash);
 c003aa0:	4c16      	ldr	r4, [pc, #88]	@ (c003afc <HAL_FLASH_Program_IT+0x60>)
{
 c003aa2:	4698      	mov	r8, r3
  __HAL_LOCK(&pFlash);
 c003aa4:	7823      	ldrb	r3, [r4, #0]
{
 c003aa6:	4607      	mov	r7, r0
  __HAL_LOCK(&pFlash);
 c003aa8:	2b01      	cmp	r3, #1
{
 c003aaa:	460e      	mov	r6, r1
 c003aac:	4691      	mov	r9, r2
  __HAL_LOCK(&pFlash);
 c003aae:	d022      	beq.n	c003af6 <HAL_FLASH_Program_IT+0x5a>
 c003ab0:	2301      	movs	r3, #1
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c003ab2:	f04f 0a00 	mov.w	sl, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003ab6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  __HAL_LOCK(&pFlash);
 c003aba:	7023      	strb	r3, [r4, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c003abc:	f8c4 a004 	str.w	sl, [r4, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003ac0:	f7ff ff7a 	bl	c0039b8 <FLASH_WaitForLastOperation>
  if (status != HAL_OK)
 c003ac4:	4605      	mov	r5, r0
 c003ac6:	b120      	cbz	r0, c003ad2 <HAL_FLASH_Program_IT+0x36>
    __HAL_UNLOCK(&pFlash);
 c003ac8:	f884 a000 	strb.w	sl, [r4]
}
 c003acc:	4628      	mov	r0, r5
 c003ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c003ad2:	4b0b      	ldr	r3, [pc, #44]	@ (c003b00 <HAL_FLASH_Program_IT+0x64>)
 c003ad4:	490b      	ldr	r1, [pc, #44]	@ (c003b04 <HAL_FLASH_Program_IT+0x68>)
    pFlash.Address = Address;
 c003ad6:	e9c4 7602 	strd	r7, r6, [r4, #8]
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c003ada:	ea11 0127 	ands.w	r1, r1, r7, asr #32
 c003ade:	bf38      	it	cc
 c003ae0:	4619      	movcc	r1, r3
    (*reg_cr) |= (FLASH_IT_EOP | FLASH_IT_OPERR);
 c003ae2:	680b      	ldr	r3, [r1, #0]
    FLASH_Program_DoubleWord(Address, Data);
 c003ae4:	464a      	mov	r2, r9
    (*reg_cr) |= (FLASH_IT_EOP | FLASH_IT_OPERR);
 c003ae6:	f043 7340 	orr.w	r3, r3, #50331648	@ 0x3000000
 c003aea:	600b      	str	r3, [r1, #0]
    FLASH_Program_DoubleWord(Address, Data);
 c003aec:	4630      	mov	r0, r6
 c003aee:	4643      	mov	r3, r8
 c003af0:	f7ff fe70 	bl	c0037d4 <FLASH_Program_DoubleWord>
 c003af4:	e7ea      	b.n	c003acc <HAL_FLASH_Program_IT+0x30>
  __HAL_LOCK(&pFlash);
 c003af6:	2502      	movs	r5, #2
 c003af8:	e7e8      	b.n	c003acc <HAL_FLASH_Program_IT+0x30>
 c003afa:	bf00      	nop
 c003afc:	30000010 	.word	0x30000010
 c003b00:	5002202c 	.word	0x5002202c
 c003b04:	40022028 	.word	0x40022028

0c003b08 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 c003b08:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 c003b0a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 c003b0e:	b672      	cpsid	i
  primask_bit = __get_PRIMASK();
  __disable_irq();
#endif
  
  /* Access to SECCR or NSCR registers depends on operation type */
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c003b10:	4b12      	ldr	r3, [pc, #72]	@ (c003b5c <FLASH_MassErase+0x54>)
 c003b12:	4a13      	ldr	r2, [pc, #76]	@ (c003b60 <FLASH_MassErase+0x58>)
 c003b14:	689c      	ldr	r4, [r3, #8]
 c003b16:	4b13      	ldr	r3, [pc, #76]	@ (c003b64 <FLASH_MassErase+0x5c>)
 c003b18:	ea13 0324 	ands.w	r3, r3, r4, asr #32
 c003b1c:	bf38      	it	cc
 c003b1e:	4613      	movcc	r3, r2

  if (READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) != 0U)
 c003b20:	3a2c      	subs	r2, #44	@ 0x2c
 c003b22:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 c003b24:	0252      	lsls	r2, r2, #9
 c003b26:	d512      	bpl.n	c003b4e <FLASH_MassErase+0x46>
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 c003b28:	07c4      	lsls	r4, r0, #31
    {
      SET_BIT((*reg), FLASH_NSCR_NSMER1);
 c003b2a:	bf42      	ittt	mi
 c003b2c:	681a      	ldrmi	r2, [r3, #0]
 c003b2e:	f042 0204 	orrmi.w	r2, r2, #4
 c003b32:	601a      	strmi	r2, [r3, #0]
    }

    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 c003b34:	0782      	lsls	r2, r0, #30
 c003b36:	d503      	bpl.n	c003b40 <FLASH_MassErase+0x38>
    {
      SET_BIT((*reg), FLASH_NSCR_NSMER2);
 c003b38:	681a      	ldr	r2, [r3, #0]
 c003b3a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
    }
  }
  else
  {
    SET_BIT((*reg), (FLASH_NSCR_NSMER1 | FLASH_NSCR_NSMER2));
 c003b3e:	601a      	str	r2, [r3, #0]
  }

  /* Proceed to erase all sectors */
  SET_BIT((*reg), FLASH_NSCR_NSSTRT);
 c003b40:	681a      	ldr	r2, [r3, #0]
 c003b42:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 c003b46:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 c003b48:	f381 8810 	msr	PRIMASK, r1

#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
#endif
}
 c003b4c:	bd10      	pop	{r4, pc}
    SET_BIT((*reg), (FLASH_NSCR_NSMER1 | FLASH_NSCR_NSMER2));
 c003b4e:	681a      	ldr	r2, [r3, #0]
 c003b50:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 c003b54:	f042 0204 	orr.w	r2, r2, #4
 c003b58:	e7f1      	b.n	c003b3e <FLASH_MassErase+0x36>
 c003b5a:	bf00      	nop
 c003b5c:	30000010 	.word	0x30000010
 c003b60:	5002202c 	.word	0x5002202c
 c003b64:	40022028 	.word	0x40022028

0c003b68 <HAL_FLASHEx_OBProgram>:
{
 c003b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 c003b6a:	4e97      	ldr	r6, [pc, #604]	@ (c003dc8 <HAL_FLASHEx_OBProgram+0x260>)
{
 c003b6c:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 c003b6e:	7833      	ldrb	r3, [r6, #0]
 c003b70:	2b01      	cmp	r3, #1
 c003b72:	f000 8127 	beq.w	c003dc4 <HAL_FLASHEx_OBProgram+0x25c>
 c003b76:	2301      	movs	r3, #1
 c003b78:	7033      	strb	r3, [r6, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c003b7a:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003b7c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c003b80:	6073      	str	r3, [r6, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003b82:	f7ff ff19 	bl	c0039b8 <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 c003b86:	2800      	cmp	r0, #0
 c003b88:	f040 80e5 	bne.w	c003d56 <HAL_FLASHEx_OBProgram+0x1ee>
    if((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
 c003b8c:	6828      	ldr	r0, [r5, #0]
 c003b8e:	07c1      	lsls	r1, r0, #31
 c003b90:	d517      	bpl.n	c003bc2 <HAL_FLASHEx_OBProgram+0x5a>
      FLASH_OB_WRPConfig(pOBInit->WRPArea, pOBInit->WRPStartOffset, pOBInit->WRPEndOffset);
 c003b92:	e9d5 4102 	ldrd	r4, r1, [r5, #8]
  assert_param(IS_OB_WRPAREA(WRPArea));
  assert_param(IS_FLASH_PAGE(WRPStartOffset));
  assert_param(IS_FLASH_PAGE(WRPEndOffset));

  /* Configure the write protected area */
  if(WRPArea == OB_WRPAREA_BANK1_AREAA)
 c003b96:	686a      	ldr	r2, [r5, #4]
 c003b98:	4b8c      	ldr	r3, [pc, #560]	@ (c003dcc <HAL_FLASHEx_OBProgram+0x264>)
 c003b9a:	3a01      	subs	r2, #1
 c003b9c:	2a07      	cmp	r2, #7
 c003b9e:	d810      	bhi.n	c003bc2 <HAL_FLASHEx_OBProgram+0x5a>
 c003ba0:	e8df f012 	tbh	[pc, r2, lsl #1]
 c003ba4:	00dc0008 	.word	0x00dc0008
 c003ba8:	00e4000f 	.word	0x00e4000f
 c003bac:	000f000f 	.word	0x000f000f
 c003bb0:	00ec000f 	.word	0x00ec000f
  {
    MODIFY_REG(FLASH->WRP1AR, (FLASH_WRP1AR_WRP1A_PSTRT | FLASH_WRP1AR_WRP1A_PEND),
 c003bb4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c003bb6:	f022 127f 	bic.w	r2, r2, #8323199	@ 0x7f007f
 c003bba:	4322      	orrs	r2, r4
 c003bbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 c003bc0:	659a      	str	r2, [r3, #88]	@ 0x58
    if((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U)
 c003bc2:	0782      	lsls	r2, r0, #30
 c003bc4:	d506      	bpl.n	c003bd4 <HAL_FLASHEx_OBProgram+0x6c>
{
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(RDPLevel));

  /* Configure the RDP level in the option bytes register */
  MODIFY_REG(FLASH->OPTR, FLASH_OPTR_RDP, RDPLevel);
 c003bc6:	4a81      	ldr	r2, [pc, #516]	@ (c003dcc <HAL_FLASHEx_OBProgram+0x264>)
 c003bc8:	6929      	ldr	r1, [r5, #16]
 c003bca:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 c003bcc:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 c003bd0:	430b      	orrs	r3, r1
 c003bd2:	6413      	str	r3, [r2, #64]	@ 0x40
    if((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
 c003bd4:	0743      	lsls	r3, r0, #29
 c003bd6:	d579      	bpl.n	c003ccc <HAL_FLASHEx_OBProgram+0x164>
      FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig);
 c003bd8:	e9d5 4105 	ldrd	r4, r1, [r5, #20]
  uint32_t optr_reg_mask = 0;

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  if((UserType & OB_USER_BOR_LEV) != 0U)
 c003bdc:	f014 0301 	ands.w	r3, r4, #1
  uint32_t optr_reg_mask = 0;
 c003be0:	bf0e      	itee	eq
 c003be2:	461a      	moveq	r2, r3
    /* BOR level option byte should be modified */
    assert_param(IS_OB_USER_BOR_LEVEL(UserConfig & FLASH_OPTR_BOR_LEV));

    /* Set value and mask for BOR level option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_BOR_LEV);
    optr_reg_mask |= FLASH_OPTR_BOR_LEV;
 c003be4:	f44f 62e0 	movne.w	r2, #1792	@ 0x700
    optr_reg_val |= (UserConfig & FLASH_OPTR_BOR_LEV);
 c003be8:	f401 63e0 	andne.w	r3, r1, #1792	@ 0x700
  }

  if((UserType & OB_USER_nRST_STOP) != 0U)
 c003bec:	07a7      	lsls	r7, r4, #30
  {
    /* nRST_STOP option byte should be modified */
    assert_param(IS_OB_USER_STOP(UserConfig & FLASH_OPTR_nRST_STOP));

    /* Set value and mask for nRST_STOP option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STOP);
 c003bee:	bf42      	ittt	mi
 c003bf0:	f401 5780 	andmi.w	r7, r1, #4096	@ 0x1000
 c003bf4:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_nRST_STOP;
 c003bf6:	f442 5280 	orrmi.w	r2, r2, #4096	@ 0x1000
  }

  if((UserType & OB_USER_nRST_STDBY) != 0U)
 c003bfa:	0767      	lsls	r7, r4, #29
  {
    /* nRST_STDBY option byte should be modified */
    assert_param(IS_OB_USER_STANDBY(UserConfig & FLASH_OPTR_nRST_STDBY));

    /* Set value and mask for nRST_STDBY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_STDBY);
 c003bfc:	bf42      	ittt	mi
 c003bfe:	f401 5700 	andmi.w	r7, r1, #8192	@ 0x2000
 c003c02:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_nRST_STDBY;
 c003c04:	f442 5200 	orrmi.w	r2, r2, #8192	@ 0x2000
  }

  if((UserType & OB_USER_nRST_SHDW) != 0U)
 c003c08:	0727      	lsls	r7, r4, #28
  {
    /* nRST_SHDW option byte should be modified */
    assert_param(IS_OB_USER_SHUTDOWN(UserConfig & FLASH_OPTR_nRST_SHDW));

    /* Set value and mask for nRST_SHDW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nRST_SHDW);
 c003c0a:	bf42      	ittt	mi
 c003c0c:	f401 4780 	andmi.w	r7, r1, #16384	@ 0x4000
 c003c10:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_nRST_SHDW;
 c003c12:	f442 4280 	orrmi.w	r2, r2, #16384	@ 0x4000
  }

  if((UserType & OB_USER_IWDG_SW) != 0U)
 c003c16:	06e7      	lsls	r7, r4, #27
  {
    /* IWDG_SW option byte should be modified */
    assert_param(IS_OB_USER_IWDG(UserConfig & FLASH_OPTR_IWDG_SW));

    /* Set value and mask for IWDG_SW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_SW);
 c003c18:	bf42      	ittt	mi
 c003c1a:	f401 3780 	andmi.w	r7, r1, #65536	@ 0x10000
 c003c1e:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_IWDG_SW;
 c003c20:	f442 3280 	orrmi.w	r2, r2, #65536	@ 0x10000
  }

  if((UserType & OB_USER_IWDG_STOP) != 0U)
 c003c24:	06a7      	lsls	r7, r4, #26
  {
    /* IWDG_STOP option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STOP(UserConfig & FLASH_OPTR_IWDG_STOP));

    /* Set value and mask for IWDG_STOP option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STOP);
 c003c26:	bf42      	ittt	mi
 c003c28:	f401 3700 	andmi.w	r7, r1, #131072	@ 0x20000
 c003c2c:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_IWDG_STOP;
 c003c2e:	f442 3200 	orrmi.w	r2, r2, #131072	@ 0x20000
  }

  if((UserType & OB_USER_IWDG_STDBY) != 0U)
 c003c32:	0667      	lsls	r7, r4, #25
  {
    /* IWDG_STDBY option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STDBY(UserConfig & FLASH_OPTR_IWDG_STDBY));

    /* Set value and mask for IWDG_STDBY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_IWDG_STDBY);
 c003c34:	bf42      	ittt	mi
 c003c36:	f401 2780 	andmi.w	r7, r1, #262144	@ 0x40000
 c003c3a:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_IWDG_STDBY;
 c003c3c:	f442 2280 	orrmi.w	r2, r2, #262144	@ 0x40000
  }

  if((UserType & OB_USER_WWDG_SW) != 0U)
 c003c40:	0627      	lsls	r7, r4, #24
  {
    /* WWDG_SW option byte should be modified */
    assert_param(IS_OB_USER_WWDG(UserConfig & FLASH_OPTR_WWDG_SW));

    /* Set value and mask for WWDG_SW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_WWDG_SW);
 c003c42:	bf42      	ittt	mi
 c003c44:	f401 2700 	andmi.w	r7, r1, #524288	@ 0x80000
 c003c48:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_WWDG_SW;
 c003c4a:	f442 2200 	orrmi.w	r2, r2, #524288	@ 0x80000
  }

  if((UserType & OB_USER_SWAP_BANK) != 0U)
 c003c4e:	05e7      	lsls	r7, r4, #23
  {
    /* SWAP_BANK option byte should be modified */
    assert_param(IS_OB_USER_SWAP_BANK(UserConfig & FLASH_OPTR_SWAP_BANK));

    /* Set value and mask for SWAP_BANK option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SWAP_BANK);
 c003c50:	bf42      	ittt	mi
 c003c52:	f401 1780 	andmi.w	r7, r1, #1048576	@ 0x100000
 c003c56:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_SWAP_BANK;
 c003c58:	f442 1280 	orrmi.w	r2, r2, #1048576	@ 0x100000
  }

  if((UserType & OB_USER_DUALBANK) != 0U)
 c003c5c:	05a7      	lsls	r7, r4, #22
  {
    /* DUALBANK option byte should be modified */
    assert_param(IS_OB_USER_DUALBANK(UserConfig & FLASH_OPTR_DB256K));

    /* Set value and mask for DB256K option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_DB256K);
 c003c5e:	bf42      	ittt	mi
 c003c60:	f401 1700 	andmi.w	r7, r1, #2097152	@ 0x200000
 c003c64:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_DB256K;
 c003c66:	f442 1200 	orrmi.w	r2, r2, #2097152	@ 0x200000
  }

  if((UserType & OB_USER_SRAM2_PE) != 0U)
 c003c6a:	0527      	lsls	r7, r4, #20
  {
    /* SRAM2_PAR option byte should be modified */
    assert_param(IS_OB_USER_SRAM2_PARITY(UserConfig & FLASH_OPTR_SRAM2_PE));

    /* Set value and mask for SRAM2_PAR option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_PE);
 c003c6c:	bf42      	ittt	mi
 c003c6e:	f001 7780 	andmi.w	r7, r1, #16777216	@ 0x1000000
 c003c72:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_SRAM2_PE;
 c003c74:	f042 7280 	orrmi.w	r2, r2, #16777216	@ 0x1000000
  }

  if((UserType & OB_USER_SRAM2_RST) != 0U)
 c003c78:	04e7      	lsls	r7, r4, #19
  {
    /* SRAM2_RST option byte should be modified */
    assert_param(IS_OB_USER_SRAM2_RST(UserConfig & FLASH_OPTR_SRAM2_RST));

    /* Set value and mask for SRAM2_RST option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_SRAM2_RST);
 c003c7a:	bf42      	ittt	mi
 c003c7c:	f001 7700 	andmi.w	r7, r1, #33554432	@ 0x2000000
 c003c80:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_SRAM2_RST;
 c003c82:	f042 7200 	orrmi.w	r2, r2, #33554432	@ 0x2000000
  }

  if((UserType & OB_USER_nSWBOOT0) != 0U)
 c003c86:	04a7      	lsls	r7, r4, #18
  {
    /* nSWBOOT0 option byte should be modified */
    assert_param(IS_OB_USER_SWBOOT0(UserConfig & FLASH_OPTR_nSWBOOT0));

    /* Set value and mask for nSWBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nSWBOOT0);
 c003c88:	bf42      	ittt	mi
 c003c8a:	f001 6780 	andmi.w	r7, r1, #67108864	@ 0x4000000
 c003c8e:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_nSWBOOT0;
 c003c90:	f042 6280 	orrmi.w	r2, r2, #67108864	@ 0x4000000
  }

  if((UserType & OB_USER_nBOOT0) != 0U)
 c003c94:	0467      	lsls	r7, r4, #17
  {
    /* nBOOT0 option byte should be modified */
    assert_param(IS_OB_USER_BOOT0(UserConfig & FLASH_OPTR_nBOOT0));

    /* Set value and mask for nBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_nBOOT0);
 c003c96:	bf42      	ittt	mi
 c003c98:	f001 6700 	andmi.w	r7, r1, #134217728	@ 0x8000000
 c003c9c:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_nBOOT0;
 c003c9e:	f042 6200 	orrmi.w	r2, r2, #134217728	@ 0x8000000
  }

  if((UserType & OB_USER_PA15_PUPEN) != 0U)
 c003ca2:	0427      	lsls	r7, r4, #16
  {
    /* nBOOT0 option byte should be modified */
    assert_param(IS_OB_USER_PA15_PUPEN(UserConfig & FLASH_OPTR_PA15_PUPEN));

    /* Set value and mask for nBOOT0 option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTR_PA15_PUPEN);
 c003ca4:	bf42      	ittt	mi
 c003ca6:	f001 5780 	andmi.w	r7, r1, #268435456	@ 0x10000000
 c003caa:	433b      	orrmi	r3, r7
    optr_reg_mask |= FLASH_OPTR_PA15_PUPEN;
 c003cac:	f042 5280 	orrmi.w	r2, r2, #268435456	@ 0x10000000
  }

  if((UserType & OB_USER_TZEN) != 0U)
 c003cb0:	03e4      	lsls	r4, r4, #15
    optr_reg_val |= (UserConfig & FLASH_OPTR_TZEN);
    optr_reg_mask |= FLASH_OPTR_TZEN;
  }

  /* Configure the option bytes register */
  MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val);
 c003cb2:	4c46      	ldr	r4, [pc, #280]	@ (c003dcc <HAL_FLASHEx_OBProgram+0x264>)
    optr_reg_val |= (UserConfig & FLASH_OPTR_TZEN);
 c003cb4:	bf44      	itt	mi
 c003cb6:	f001 4100 	andmi.w	r1, r1, #2147483648	@ 0x80000000
 c003cba:	430b      	orrmi	r3, r1
  MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val);
 c003cbc:	6c21      	ldr	r1, [r4, #64]	@ 0x40
    optr_reg_mask |= FLASH_OPTR_TZEN;
 c003cbe:	bf48      	it	mi
 c003cc0:	f042 4200 	orrmi.w	r2, r2, #2147483648	@ 0x80000000
  MODIFY_REG(FLASH->OPTR, optr_reg_mask, optr_reg_val);
 c003cc4:	ea21 0202 	bic.w	r2, r1, r2
 c003cc8:	4313      	orrs	r3, r2
 c003cca:	6423      	str	r3, [r4, #64]	@ 0x40
    if((pOBInit->OptionType & OPTIONBYTE_WMSEC) != 0U)
 c003ccc:	06c3      	lsls	r3, r0, #27
 c003cce:	d524      	bpl.n	c003d1a <HAL_FLASHEx_OBProgram+0x1b2>
      FLASH_OB_WMSECConfig(pOBInit->WMSecConfig, pOBInit->WMSecStartPage, pOBInit->WMSecEndPage, pOBInit->WMHDPEndPage);
 c003cd0:	e9d5 1407 	ldrd	r1, r4, [r5, #28]
 c003cd4:	e9d5 ec09 	ldrd	lr, ip, [r5, #36]	@ 0x24
  assert_param(IS_FLASH_PAGE(WMSecStartPage));
  assert_param(IS_FLASH_PAGE(WMSecEndPage));
  assert_param(IS_FLASH_PAGE(WMHDPEndPage));

  /* Read SECWM registers */
  if ((WMSecConfig & OB_WMSEC_AREA1) != 0U)
 c003cd8:	f011 0701 	ands.w	r7, r1, #1
 c003cdc:	4b3b      	ldr	r3, [pc, #236]	@ (c003dcc <HAL_FLASHEx_OBProgram+0x264>)
 c003cde:	d055      	beq.n	c003d8c <HAL_FLASHEx_OBProgram+0x224>
  {
    tmp_secwm1 = FLASH->SECWM1R1;
 c003ce0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
    tmp_secwm2 = FLASH->SECWM1R2;
 c003ce2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
  {
    /* Nothing to do */
  }

  /* Configure Secure Area */
  if ((WMSecConfig & OB_WMSEC_SECURE_AREA_CONFIG) != 0U)
 c003ce4:	f011 0f10 	tst.w	r1, #16
  {
    MODIFY_REG(tmp_secwm1, (FLASH_SECWM1R1_SECWM1_PSTRT | FLASH_SECWM1R1_SECWM1_PEND),
 c003ce8:	bf1e      	ittt	ne
 c003cea:	ea44 440e 	orrne.w	r4, r4, lr, lsl #16
 c003cee:	f022 127f 	bicne.w	r2, r2, #8323199	@ 0x7f007f
 c003cf2:	4322      	orrne	r2, r4
               ((WMSecEndPage << FLASH_SECWM1R1_SECWM1_PEND_Pos) | WMSecStartPage));
  }

  /* Configure Secure Hide Area */
  if ((WMSecConfig & OB_WMSEC_HDP_AREA_CONFIG) != 0U)
 c003cf4:	068c      	lsls	r4, r1, #26
  {
    tmp_secwm2 &= (~(FLASH_SECWM1R2_HDP1_PEND));
 c003cf6:	bf44      	itt	mi
 c003cf8:	f423 03fe 	bicmi.w	r3, r3, #8323072	@ 0x7f0000
    tmp_secwm2 |= (WMHDPEndPage << FLASH_SECWM1R2_HDP1_PEND_Pos);
 c003cfc:	ea43 430c 	orrmi.w	r3, r3, ip, lsl #16
  }

  /* Enable Secure Hide Area */
  if ((WMSecConfig & OB_WMSEC_HDP_AREA_ENABLE) != 0U)
 c003d00:	060c      	lsls	r4, r1, #24
  {
    tmp_secwm2 |= FLASH_SECWM1R2_HDP1EN;
 c003d02:	bf48      	it	mi
 c003d04:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
  }

  /* Disable Secure Hide Area */
  if ((WMSecConfig & OB_WMSEC_HDP_AREA_DISABLE) != 0U)
 c003d08:	05cc      	lsls	r4, r1, #23
  {
    tmp_secwm2 &= (~FLASH_SECWM1R2_HDP1EN);
 c003d0a:	bf48      	it	mi
 c003d0c:	f023 4300 	bicmi.w	r3, r3, #2147483648	@ 0x80000000
  }

  /* Write SECWM registers */
  if ((WMSecConfig & OB_WMSEC_AREA1) != 0U)
 c003d10:	4c2e      	ldr	r4, [pc, #184]	@ (c003dcc <HAL_FLASHEx_OBProgram+0x264>)
 c003d12:	2f00      	cmp	r7, #0
 c003d14:	d041      	beq.n	c003d9a <HAL_FLASHEx_OBProgram+0x232>
  {
    FLASH->SECWM1R1 = tmp_secwm1;
 c003d16:	6522      	str	r2, [r4, #80]	@ 0x50
    FLASH->SECWM1R2 = tmp_secwm2;
 c003d18:	6563      	str	r3, [r4, #84]	@ 0x54
    if((pOBInit->OptionType & OPTIONBYTE_BOOT_LOCK) != 0U)
 c003d1a:	0682      	lsls	r2, r0, #26
 c003d1c:	d506      	bpl.n	c003d2c <HAL_FLASHEx_OBProgram+0x1c4>
{
  /* Check the parameters */
  assert_param(IS_OB_BOOT_LOCK(BootLockConfig));

  /* Configure the option bytes register */
  MODIFY_REG(FLASH->SECBOOTADD0R, FLASH_SECBOOTADD0R_BOOT_LOCK, BootLockConfig);
 c003d1e:	4a2b      	ldr	r2, [pc, #172]	@ (c003dcc <HAL_FLASHEx_OBProgram+0x264>)
 c003d20:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
 c003d22:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 c003d24:	f023 0301 	bic.w	r3, r3, #1
 c003d28:	430b      	orrs	r3, r1
 c003d2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
    if((pOBInit->OptionType & OPTIONBYTE_BOOTADDR) != 0U)
 c003d2c:	0703      	lsls	r3, r0, #28
 c003d2e:	d509      	bpl.n	c003d44 <HAL_FLASHEx_OBProgram+0x1dc>
      FLASH_OB_BootAddrConfig(pOBInit->BootAddrConfig, pOBInit->BootAddr);
 c003d30:	e9d5 210c 	ldrd	r2, r1, [r5, #48]	@ 0x30
static void FLASH_OB_BootAddrConfig(uint32_t BootAddrConfig, uint32_t BootAddr)
{
  /* Check the parameters */
  assert_param(IS_OB_BOOTADDR_CONFIG(BootAddrConfig));

  if (BootAddrConfig == OB_BOOTADDR_NS0)
 c003d34:	2a01      	cmp	r2, #1
 c003d36:	4b25      	ldr	r3, [pc, #148]	@ (c003dcc <HAL_FLASHEx_OBProgram+0x264>)
 c003d38:	d134      	bne.n	c003da4 <HAL_FLASHEx_OBProgram+0x23c>
  {
    MODIFY_REG(FLASH->NSBOOTADD0R, FLASH_NSBOOTADD0R_NSBOOTADD0, BootAddr);
 c003d3a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 c003d3c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 c003d40:	430a      	orrs	r2, r1
 c003d42:	645a      	str	r2, [r3, #68]	@ 0x44
    SET_BIT(FLASH->NSCR, FLASH_NSCR_OPTSTRT);
 c003d44:	4a21      	ldr	r2, [pc, #132]	@ (c003dcc <HAL_FLASHEx_OBProgram+0x264>)
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003d46:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
    SET_BIT(FLASH->NSCR, FLASH_NSCR_OPTSTRT);
 c003d4a:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 c003d4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 c003d50:	6293      	str	r3, [r2, #40]	@ 0x28
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003d52:	f7ff fe31 	bl	c0039b8 <FLASH_WaitForLastOperation>
  __HAL_UNLOCK(&pFlash);
 c003d56:	2300      	movs	r3, #0
 c003d58:	7033      	strb	r3, [r6, #0]
}
 c003d5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    MODIFY_REG(FLASH->WRP1BR, (FLASH_WRP1BR_WRP1B_PSTRT | FLASH_WRP1BR_WRP1B_PEND),
 c003d5c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 c003d5e:	f022 127f 	bic.w	r2, r2, #8323199	@ 0x7f007f
 c003d62:	4322      	orrs	r2, r4
 c003d64:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 c003d68:	65da      	str	r2, [r3, #92]	@ 0x5c
 c003d6a:	e72a      	b.n	c003bc2 <HAL_FLASHEx_OBProgram+0x5a>
    MODIFY_REG(FLASH->WRP2AR, (FLASH_WRP2AR_WRP2A_PSTRT | FLASH_WRP2AR_WRP2A_PEND),
 c003d6c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 c003d6e:	f022 127f 	bic.w	r2, r2, #8323199	@ 0x7f007f
 c003d72:	4322      	orrs	r2, r4
 c003d74:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 c003d78:	669a      	str	r2, [r3, #104]	@ 0x68
 c003d7a:	e722      	b.n	c003bc2 <HAL_FLASHEx_OBProgram+0x5a>
    MODIFY_REG(FLASH->WRP2BR, (FLASH_WRP2BR_WRP2B_PSTRT | FLASH_WRP2BR_WRP2B_PEND),
 c003d7c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 c003d7e:	f022 127f 	bic.w	r2, r2, #8323199	@ 0x7f007f
 c003d82:	4322      	orrs	r2, r4
 c003d84:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 c003d88:	66da      	str	r2, [r3, #108]	@ 0x6c
 c003d8a:	e71a      	b.n	c003bc2 <HAL_FLASHEx_OBProgram+0x5a>
  else if ((WMSecConfig & OB_WMSEC_AREA2) != 0U)
 c003d8c:	f011 0202 	ands.w	r2, r1, #2
    tmp_secwm1 = FLASH->SECWM2R1;
 c003d90:	bf16      	itet	ne
 c003d92:	6e1a      	ldrne	r2, [r3, #96]	@ 0x60
  uint32_t tmp_secwm1 = 0U, tmp_secwm2 = 0U;
 c003d94:	4613      	moveq	r3, r2
    tmp_secwm2 = FLASH->SECWM2R2;
 c003d96:	6e5b      	ldrne	r3, [r3, #100]	@ 0x64
 c003d98:	e7a4      	b.n	c003ce4 <HAL_FLASHEx_OBProgram+0x17c>
  else if ((WMSecConfig & OB_WMSEC_AREA2) != 0U)
 c003d9a:	0789      	lsls	r1, r1, #30
    FLASH->SECWM2R1 = tmp_secwm1;
 c003d9c:	bf44      	itt	mi
 c003d9e:	6622      	strmi	r2, [r4, #96]	@ 0x60
    FLASH->SECWM2R2 = tmp_secwm2;
 c003da0:	6663      	strmi	r3, [r4, #100]	@ 0x64
 c003da2:	e7ba      	b.n	c003d1a <HAL_FLASHEx_OBProgram+0x1b2>
  }
  else if (BootAddrConfig == OB_BOOTADDR_NS1)
 c003da4:	2a02      	cmp	r2, #2
 c003da6:	d105      	bne.n	c003db4 <HAL_FLASHEx_OBProgram+0x24c>
  {
    MODIFY_REG(FLASH->NSBOOTADD1R, FLASH_NSBOOTADD1R_NSBOOTADD1, BootAddr);
 c003da8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 c003daa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 c003dae:	430a      	orrs	r2, r1
 c003db0:	649a      	str	r2, [r3, #72]	@ 0x48
 c003db2:	e7c7      	b.n	c003d44 <HAL_FLASHEx_OBProgram+0x1dc>
  }
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  else if (BootAddrConfig == OB_BOOTADDR_SEC0)
 c003db4:	2a04      	cmp	r2, #4
  {
    MODIFY_REG(FLASH->SECBOOTADD0R, FLASH_SECBOOTADD0R_SECBOOTADD0, BootAddr);
 c003db6:	bf01      	itttt	eq
 c003db8:	6cda      	ldreq	r2, [r3, #76]	@ 0x4c
 c003dba:	f002 027f 	andeq.w	r2, r2, #127	@ 0x7f
 c003dbe:	430a      	orreq	r2, r1
 c003dc0:	64da      	streq	r2, [r3, #76]	@ 0x4c
 c003dc2:	e7bf      	b.n	c003d44 <HAL_FLASHEx_OBProgram+0x1dc>
  __HAL_LOCK(&pFlash);
 c003dc4:	2002      	movs	r0, #2
 c003dc6:	e7c8      	b.n	c003d5a <HAL_FLASHEx_OBProgram+0x1f2>
 c003dc8:	30000010 	.word	0x30000010
 c003dcc:	50022000 	.word	0x50022000

0c003dd0 <HAL_FLASHEx_OBGetConfig>:
  pOBInit->OptionType = (OPTIONBYTE_RDP | OPTIONBYTE_USER);
 c003dd0:	2306      	movs	r3, #6
{
 c003dd2:	b510      	push	{r4, lr}
  pOBInit->OptionType = (OPTIONBYTE_RDP | OPTIONBYTE_USER);
 c003dd4:	6003      	str	r3, [r0, #0]
  if((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB) ||
 c003dd6:	6843      	ldr	r3, [r0, #4]
 c003dd8:	2b08      	cmp	r3, #8
 c003dda:	d818      	bhi.n	c003e0e <HAL_FLASHEx_OBGetConfig+0x3e>
 c003ddc:	f44f 728b 	mov.w	r2, #278	@ 0x116
 c003de0:	40da      	lsrs	r2, r3
 c003de2:	07d2      	lsls	r2, r2, #31
 c003de4:	d513      	bpl.n	c003e0e <HAL_FLASHEx_OBGetConfig+0x3e>
    pOBInit->OptionType |= OPTIONBYTE_WRP;
 c003de6:	2207      	movs	r2, #7
 c003de8:	6002      	str	r2, [r0, #0]
  * @retval None
  */
static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t * WRPStartOffset, uint32_t * WRPEndOffset)
{
  /* Get the configuration of the write protected area */
  if(WRPArea == OB_WRPAREA_BANK1_AREAA)
 c003dea:	1e5a      	subs	r2, r3, #1
 c003dec:	4b38      	ldr	r3, [pc, #224]	@ (c003ed0 <HAL_FLASHEx_OBGetConfig+0x100>)
 c003dee:	2a07      	cmp	r2, #7
 c003df0:	d80d      	bhi.n	c003e0e <HAL_FLASHEx_OBGetConfig+0x3e>
 c003df2:	e8df f002 	tbb	[pc, r2]
 c003df6:	5404      	.short	0x5404
 c003df8:	0c0c5a0c 	.word	0x0c0c5a0c
 c003dfc:	600c      	.short	0x600c
  {
    *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_PSTRT);
 c003dfe:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c003e00:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 c003e04:	6082      	str	r2, [r0, #8]
    *WRPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_PEND) >> FLASH_WRP1AR_WRP1A_PEND_Pos);
 c003e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
    *WRPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_PEND) >> FLASH_WRP2AR_WRP2A_PEND_Pos);
  }
  else if(WRPArea == OB_WRPAREA_BANK2_AREAB)
  {
    *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_PSTRT);
    *WRPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_PEND) >> FLASH_WRP2BR_WRP2B_PEND_Pos);
 c003e08:	f3c3 4306 	ubfx	r3, r3, #16, #7
 c003e0c:	60c3      	str	r3, [r0, #12]
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint32_t FLASH_OB_GetRDP(void)
{
  uint32_t rdp_level = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP);
 c003e0e:	4a30      	ldr	r2, [pc, #192]	@ (c003ed0 <HAL_FLASHEx_OBGetConfig+0x100>)
 c003e10:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 c003e12:	b2db      	uxtb	r3, r3

  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_0_5) && (rdp_level != OB_RDP_LEVEL_2))
 c003e14:	2baa      	cmp	r3, #170	@ 0xaa
 c003e16:	d005      	beq.n	c003e24 <HAL_FLASHEx_OBGetConfig+0x54>
 c003e18:	2b55      	cmp	r3, #85	@ 0x55
 c003e1a:	d003      	beq.n	c003e24 <HAL_FLASHEx_OBGetConfig+0x54>
 c003e1c:	2bcc      	cmp	r3, #204	@ 0xcc
 c003e1e:	bf0c      	ite	eq
 c003e20:	23cc      	moveq	r3, #204	@ 0xcc
 c003e22:	23bb      	movne	r3, #187	@ 0xbb
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 c003e24:	6103      	str	r3, [r0, #16]
  *         @ref OB_USER_nSWBOOT0, @ref OB_USER_nBOOT0, @ref FLASH_OB_USER_PA15_PUPEN
  *         and @ref OB_USER_TZEN
  */
static uint32_t FLASH_OB_GetUser(void)
{
  uint32_t user_config = READ_REG(FLASH->OPTR);
 c003e26:	6c13      	ldr	r3, [r2, #64]	@ 0x40
  CLEAR_BIT(user_config, FLASH_OPTR_RDP);
 c003e28:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
  pOBInit->USERConfig = FLASH_OB_GetUser();
 c003e2c:	6183      	str	r3, [r0, #24]
  if ((pOBInit->WMSecConfig == OB_WMSEC_AREA1) || (pOBInit->WMSecConfig == OB_WMSEC_AREA2))
 c003e2e:	69c3      	ldr	r3, [r0, #28]
 c003e30:	1e59      	subs	r1, r3, #1
 c003e32:	2901      	cmp	r1, #1
 c003e34:	d81a      	bhi.n	c003e6c <HAL_FLASHEx_OBGetConfig+0x9c>
    pOBInit->OptionType |= OPTIONBYTE_WMSEC;
 c003e36:	6801      	ldr	r1, [r0, #0]
  /* Check the parameters */
  assert_param(IS_OB_WMSEC_CONFIG(*WMSecConfig));
  assert_param(IS_FLASH_BANK_EXCLUSIVE((*WMSecConfig) & 0x3U));

  /* Read SECWM registers */
  if (((*WMSecConfig) & OB_WMSEC_AREA1) != 0U)
 c003e38:	2b01      	cmp	r3, #1
    pOBInit->OptionType |= OPTIONBYTE_WMSEC;
 c003e3a:	f041 0110 	orr.w	r1, r1, #16
 c003e3e:	6001      	str	r1, [r0, #0]
  {
    tmp_secwm1 = FLASH->SECWM1R1;
 c003e40:	bf0b      	itete	eq
 c003e42:	6d11      	ldreq	r1, [r2, #80]	@ 0x50
    tmp_secwm2 = FLASH->SECWM1R2;
  }
  else if (((*WMSecConfig) & OB_WMSEC_AREA2) != 0U)
  {
    tmp_secwm1 = FLASH->SECWM2R1;
 c003e44:	6e11      	ldrne	r1, [r2, #96]	@ 0x60
    tmp_secwm2 = FLASH->SECWM1R2;
 c003e46:	6d52      	ldreq	r2, [r2, #84]	@ 0x54
    tmp_secwm2 = FLASH->SECWM2R2;
 c003e48:	6e52      	ldrne	r2, [r2, #100]	@ 0x64
  {
    /* Nothing to do */
  }

  /* Configuration of secure area */
  *WMSecStartPage = (tmp_secwm1 & FLASH_SECWM1R1_SECWM1_PSTRT);
 c003e4a:	f001 047f 	and.w	r4, r1, #127	@ 0x7f
  *WMSecEndPage = ((tmp_secwm1 & FLASH_SECWM1R1_SECWM1_PEND) >> FLASH_SECWM1R1_SECWM1_PEND_Pos);

  /* Configuration of secure hide area */
  *WMHDPEndPage = ((tmp_secwm2 & FLASH_SECWM1R2_HDP1_PEND) >> FLASH_SECWM1R2_HDP1_PEND_Pos);

  if ((tmp_secwm2 & FLASH_SECWM1R2_HDP1EN) == 0U)
 c003e4e:	2a00      	cmp	r2, #0
  *WMSecEndPage = ((tmp_secwm1 & FLASH_SECWM1R1_SECWM1_PEND) >> FLASH_SECWM1R1_SECWM1_PEND_Pos);
 c003e50:	f3c1 4106 	ubfx	r1, r1, #16, #7
 c003e54:	6241      	str	r1, [r0, #36]	@ 0x24
  {
    *WMSecConfig = ((*WMSecConfig) | OB_WMSEC_HDP_AREA_DISABLE);
 c003e56:	bfa8      	it	ge
 c003e58:	f443 7380 	orrge.w	r3, r3, #256	@ 0x100
  *WMHDPEndPage = ((tmp_secwm2 & FLASH_SECWM1R2_HDP1_PEND) >> FLASH_SECWM1R2_HDP1_PEND_Pos);
 c003e5c:	f3c2 4106 	ubfx	r1, r2, #16, #7
  }
  else
  {
    *WMSecConfig = ((*WMSecConfig) | OB_WMSEC_HDP_AREA_ENABLE);
 c003e60:	bfb8      	it	lt
 c003e62:	f043 0380 	orrlt.w	r3, r3, #128	@ 0x80
  *WMSecStartPage = (tmp_secwm1 & FLASH_SECWM1R1_SECWM1_PSTRT);
 c003e66:	6204      	str	r4, [r0, #32]
  *WMHDPEndPage = ((tmp_secwm2 & FLASH_SECWM1R2_HDP1_PEND) >> FLASH_SECWM1R2_HDP1_PEND_Pos);
 c003e68:	6281      	str	r1, [r0, #40]	@ 0x28
    *WMSecConfig = ((*WMSecConfig) | OB_WMSEC_HDP_AREA_ENABLE);
 c003e6a:	61c3      	str	r3, [r0, #28]
  pOBInit->OptionType |= OPTIONBYTE_BOOT_LOCK;
 c003e6c:	6802      	ldr	r2, [r0, #0]
  *            @arg OB_BOOT_LOCK_DISABLE: Boot Lock mode deactivated
  *            @arg OB_BOOT_LOCK_ENABLE: Boot Lock mode activated
  */
static uint32_t FLASH_OB_GetBootLock(void)
{
  return (FLASH->SECBOOTADD0R & FLASH_SECBOOTADD0R_BOOT_LOCK);
 c003e6e:	4918      	ldr	r1, [pc, #96]	@ (c003ed0 <HAL_FLASHEx_OBGetConfig+0x100>)
  pOBInit->OptionType |= OPTIONBYTE_BOOT_LOCK;
 c003e70:	f042 0320 	orr.w	r3, r2, #32
 c003e74:	6003      	str	r3, [r0, #0]
  return (FLASH->SECBOOTADD0R & FLASH_SECBOOTADD0R_BOOT_LOCK);
 c003e76:	6ccb      	ldr	r3, [r1, #76]	@ 0x4c
 c003e78:	f003 0301 	and.w	r3, r3, #1
  pOBInit->BootLock = FLASH_OB_GetBootLock();
 c003e7c:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if ((pOBInit->BootAddrConfig == OB_BOOTADDR_NS0) || (pOBInit->BootAddrConfig == OB_BOOTADDR_NS1) ||
 c003e7e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 c003e80:	1e5c      	subs	r4, r3, #1
 c003e82:	2c01      	cmp	r4, #1
 c003e84:	d901      	bls.n	c003e8a <HAL_FLASHEx_OBGetConfig+0xba>
 c003e86:	2b04      	cmp	r3, #4
 c003e88:	d108      	bne.n	c003e9c <HAL_FLASHEx_OBGetConfig+0xcc>
    pOBInit->OptionType |= OPTIONBYTE_BOOTADDR;
 c003e8a:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
  *
  * @retval None
  */
static void FLASH_OB_GetBootAddr(uint32_t BootAddrConfig, uint32_t * BootAddr)
{
  if (BootAddrConfig == OB_BOOTADDR_NS0)
 c003e8e:	2b01      	cmp	r3, #1
    pOBInit->OptionType |= OPTIONBYTE_BOOTADDR;
 c003e90:	6002      	str	r2, [r0, #0]
  if (BootAddrConfig == OB_BOOTADDR_NS0)
 c003e92:	d116      	bne.n	c003ec2 <HAL_FLASHEx_OBGetConfig+0xf2>
  {
    *BootAddr = (FLASH->NSBOOTADD0R & FLASH_NSBOOTADD0R_NSBOOTADD0);
 c003e94:	6c4b      	ldr	r3, [r1, #68]	@ 0x44
    *BootAddr = (FLASH->NSBOOTADD1R & FLASH_NSBOOTADD1R_NSBOOTADD1);
  }
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  else if (BootAddrConfig == OB_BOOTADDR_SEC0)
  {
    *BootAddr = (FLASH->SECBOOTADD0R & FLASH_SECBOOTADD0R_SECBOOTADD0);
 c003e96:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 c003e9a:	6343      	str	r3, [r0, #52]	@ 0x34
}
 c003e9c:	bd10      	pop	{r4, pc}
    *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_PSTRT);
 c003e9e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 c003ea0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 c003ea4:	6082      	str	r2, [r0, #8]
    *WRPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_PEND) >> FLASH_WRP1BR_WRP1B_PEND_Pos);
 c003ea6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 c003ea8:	e7ae      	b.n	c003e08 <HAL_FLASHEx_OBGetConfig+0x38>
    *WRPStartOffset = READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_PSTRT);
 c003eaa:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 c003eac:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 c003eb0:	6082      	str	r2, [r0, #8]
    *WRPEndOffset = (READ_BIT(FLASH->WRP2AR, FLASH_WRP2AR_WRP2A_PEND) >> FLASH_WRP2AR_WRP2A_PEND_Pos);
 c003eb2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 c003eb4:	e7a8      	b.n	c003e08 <HAL_FLASHEx_OBGetConfig+0x38>
    *WRPStartOffset = READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_PSTRT);
 c003eb6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 c003eb8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 c003ebc:	6082      	str	r2, [r0, #8]
    *WRPEndOffset = (READ_BIT(FLASH->WRP2BR, FLASH_WRP2BR_WRP2B_PEND) >> FLASH_WRP2BR_WRP2B_PEND_Pos);
 c003ebe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 c003ec0:	e7a2      	b.n	c003e08 <HAL_FLASHEx_OBGetConfig+0x38>
  else if (BootAddrConfig == OB_BOOTADDR_NS1)
 c003ec2:	2b02      	cmp	r3, #2
 c003ec4:	4b02      	ldr	r3, [pc, #8]	@ (c003ed0 <HAL_FLASHEx_OBGetConfig+0x100>)
    *BootAddr = (FLASH->NSBOOTADD1R & FLASH_NSBOOTADD1R_NSBOOTADD1);
 c003ec6:	bf0c      	ite	eq
 c003ec8:	6c9b      	ldreq	r3, [r3, #72]	@ 0x48
    *BootAddr = (FLASH->SECBOOTADD0R & FLASH_SECBOOTADD0R_SECBOOTADD0);
 c003eca:	6cdb      	ldrne	r3, [r3, #76]	@ 0x4c
 c003ecc:	e7e3      	b.n	c003e96 <HAL_FLASHEx_OBGetConfig+0xc6>
 c003ece:	bf00      	nop
 c003ed0:	50022000 	.word	0x50022000

0c003ed4 <HAL_FLASHEx_ConfigBBAttributes>:
{
 c003ed4:	b538      	push	{r3, r4, r5, lr}
 c003ed6:	4604      	mov	r4, r0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003ed8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 c003edc:	f7ff fd6c 	bl	c0039b8 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 c003ee0:	b9c0      	cbnz	r0, c003f14 <HAL_FLASHEx_ConfigBBAttributes+0x40>
    if (pBBAttributes->BBAttributesType == FLASH_BB_SEC)
 c003ee2:	6863      	ldr	r3, [r4, #4]
 c003ee4:	2b01      	cmp	r3, #1
 c003ee6:	d113      	bne.n	c003f10 <HAL_FLASHEx_ConfigBBAttributes+0x3c>
      if (pBBAttributes->Bank == FLASH_BANK_1)
 c003ee8:	4623      	mov	r3, r4
        reg = &(FLASH->SECBB1R1);
 c003eea:	4a0c      	ldr	r2, [pc, #48]	@ (c003f1c <HAL_FLASHEx_ConfigBBAttributes+0x48>)
      if (pBBAttributes->Bank == FLASH_BANK_1)
 c003eec:	f853 4b04 	ldr.w	r4, [r3], #4
        reg = &(FLASH->SECBB1R1);
 c003ef0:	490b      	ldr	r1, [pc, #44]	@ (c003f20 <HAL_FLASHEx_ConfigBBAttributes+0x4c>)
 c003ef2:	2c01      	cmp	r4, #1
 c003ef4:	bf08      	it	eq
 c003ef6:	460a      	moveq	r2, r1
 c003ef8:	f102 0410 	add.w	r4, r2, #16
        *reg = pBBAttributes->BBAttributes_array[index];
 c003efc:	f853 1f04 	ldr.w	r1, [r3, #4]!
 c003f00:	6011      	str	r1, [r2, #0]
        if (*reg != pBBAttributes->BBAttributes_array[index])
 c003f02:	f852 5b04 	ldr.w	r5, [r2], #4
          status = HAL_ERROR;
 c003f06:	42a9      	cmp	r1, r5
 c003f08:	bf18      	it	ne
 c003f0a:	2001      	movne	r0, #1
      for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
 c003f0c:	4294      	cmp	r4, r2
 c003f0e:	d1f5      	bne.n	c003efc <HAL_FLASHEx_ConfigBBAttributes+0x28>
  __ASM volatile ("isb 0xF":::"memory");
 c003f10:	f3bf 8f6f 	isb	sy
  __HAL_UNLOCK(&pFlash);
 c003f14:	2200      	movs	r2, #0
 c003f16:	4b03      	ldr	r3, [pc, #12]	@ (c003f24 <HAL_FLASHEx_ConfigBBAttributes+0x50>)
 c003f18:	701a      	strb	r2, [r3, #0]
}
 c003f1a:	bd38      	pop	{r3, r4, r5, pc}
 c003f1c:	500220a0 	.word	0x500220a0
 c003f20:	50022080 	.word	0x50022080
 c003f24:	30000010 	.word	0x30000010

0c003f28 <HAL_FLASHEx_GetConfigBBAttributes>:
  if (pBBAttributes->BBAttributesType == FLASH_BB_SEC)
 c003f28:	6843      	ldr	r3, [r0, #4]
 c003f2a:	2b01      	cmp	r3, #1
 c003f2c:	d10e      	bne.n	c003f4c <HAL_FLASHEx_GetConfigBBAttributes+0x24>
      reg = &(FLASH->SECBB1R1);
 c003f2e:	4a08      	ldr	r2, [pc, #32]	@ (c003f50 <HAL_FLASHEx_GetConfigBBAttributes+0x28>)
    if (pBBAttributes->Bank == FLASH_BANK_1)
 c003f30:	f850 1b04 	ldr.w	r1, [r0], #4
      reg = &(FLASH->SECBB1R1);
 c003f34:	4b07      	ldr	r3, [pc, #28]	@ (c003f54 <HAL_FLASHEx_GetConfigBBAttributes+0x2c>)
 c003f36:	2901      	cmp	r1, #1
 c003f38:	bf08      	it	eq
 c003f3a:	4613      	moveq	r3, r2
 c003f3c:	f103 0210 	add.w	r2, r3, #16
      pBBAttributes->BBAttributes_array[index] = *reg;
 c003f40:	f853 1b04 	ldr.w	r1, [r3], #4
    for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
 c003f44:	4293      	cmp	r3, r2
      pBBAttributes->BBAttributes_array[index] = *reg;
 c003f46:	f840 1f04 	str.w	r1, [r0, #4]!
    for (index = 0; index < FLASH_BLOCKBASED_NB_REG; index++)
 c003f4a:	d1f9      	bne.n	c003f40 <HAL_FLASHEx_GetConfigBBAttributes+0x18>
}
 c003f4c:	4770      	bx	lr
 c003f4e:	bf00      	nop
 c003f50:	50022080 	.word	0x50022080
 c003f54:	500220a0 	.word	0x500220a0

0c003f58 <HAL_FLASHEx_EnableSecHideProtection>:
  if ((Banks & FLASH_BANK_1) != 0U)
 c003f58:	07c2      	lsls	r2, r0, #31
    SET_BIT(FLASH->SECHDPCR, FLASH_SECHDPCR_HDP1_ACCDIS);
 c003f5a:	bf41      	itttt	mi
 c003f5c:	4a08      	ldrmi	r2, [pc, #32]	@ (c003f80 <HAL_FLASHEx_EnableSecHideProtection+0x28>)
 c003f5e:	f8d2 30c0 	ldrmi.w	r3, [r2, #192]	@ 0xc0
 c003f62:	f043 0301 	orrmi.w	r3, r3, #1
 c003f66:	f8c2 30c0 	strmi.w	r3, [r2, #192]	@ 0xc0
  if((Banks & FLASH_BANK_2) != 0U)
 c003f6a:	0783      	lsls	r3, r0, #30
    SET_BIT(FLASH->SECHDPCR, FLASH_SECHDPCR_HDP2_ACCDIS);
 c003f6c:	bf41      	itttt	mi
 c003f6e:	4a04      	ldrmi	r2, [pc, #16]	@ (c003f80 <HAL_FLASHEx_EnableSecHideProtection+0x28>)
 c003f70:	f8d2 30c0 	ldrmi.w	r3, [r2, #192]	@ 0xc0
 c003f74:	f043 0302 	orrmi.w	r3, r3, #2
 c003f78:	f8c2 30c0 	strmi.w	r3, [r2, #192]	@ 0xc0
}
 c003f7c:	4770      	bx	lr
 c003f7e:	bf00      	nop
 c003f80:	50022000 	.word	0x50022000

0c003f84 <HAL_FLASHEx_ConfigPrivMode>:
  MODIFY_REG(FLASH->PRIVCFGR, FLASH_PRIVCFGR_PRIV, PrivMode);
 c003f84:	4a04      	ldr	r2, [pc, #16]	@ (c003f98 <HAL_FLASHEx_ConfigPrivMode+0x14>)
 c003f86:	f8d2 30c4 	ldr.w	r3, [r2, #196]	@ 0xc4
 c003f8a:	f023 0301 	bic.w	r3, r3, #1
 c003f8e:	4303      	orrs	r3, r0
 c003f90:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
}
 c003f94:	4770      	bx	lr
 c003f96:	bf00      	nop
 c003f98:	50022000 	.word	0x50022000

0c003f9c <HAL_FLASHEx_GetPrivMode>:
  return (FLASH->PRIVCFGR & FLASH_PRIVCFGR_PRIV);
 c003f9c:	4b02      	ldr	r3, [pc, #8]	@ (c003fa8 <HAL_FLASHEx_GetPrivMode+0xc>)
 c003f9e:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
}
 c003fa2:	f000 0001 	and.w	r0, r0, #1
 c003fa6:	4770      	bx	lr
 c003fa8:	50022000 	.word	0x50022000

0c003fac <HAL_FLASHEx_ConfigSecInversion>:
{
 c003fac:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(&pFlash);
 c003fae:	4c0b      	ldr	r4, [pc, #44]	@ (c003fdc <HAL_FLASHEx_ConfigSecInversion+0x30>)
{
 c003fb0:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 c003fb2:	7823      	ldrb	r3, [r4, #0]
 c003fb4:	2b01      	cmp	r3, #1
 c003fb6:	d00f      	beq.n	c003fd8 <HAL_FLASHEx_ConfigSecInversion+0x2c>
 c003fb8:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003fba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  __HAL_LOCK(&pFlash);
 c003fbe:	7023      	strb	r3, [r4, #0]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c003fc0:	f7ff fcfa 	bl	c0039b8 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 c003fc4:	b928      	cbnz	r0, c003fd2 <HAL_FLASHEx_ConfigSecInversion+0x26>
    MODIFY_REG(FLASH->SECCR, FLASH_SECCR_SECINV, SecInvState);
 c003fc6:	4a06      	ldr	r2, [pc, #24]	@ (c003fe0 <HAL_FLASHEx_ConfigSecInversion+0x34>)
 c003fc8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 c003fca:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 c003fce:	432b      	orrs	r3, r5
 c003fd0:	62d3      	str	r3, [r2, #44]	@ 0x2c
  __HAL_UNLOCK(&pFlash);
 c003fd2:	2300      	movs	r3, #0
 c003fd4:	7023      	strb	r3, [r4, #0]
}
 c003fd6:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(&pFlash);
 c003fd8:	2002      	movs	r0, #2
 c003fda:	e7fc      	b.n	c003fd6 <HAL_FLASHEx_ConfigSecInversion+0x2a>
 c003fdc:	30000010 	.word	0x30000010
 c003fe0:	50022000 	.word	0x50022000

0c003fe4 <HAL_FLASHEx_GetSecInversion>:
  return (FLASH->SECCR & FLASH_SECCR_SECINV);
 c003fe4:	4b02      	ldr	r3, [pc, #8]	@ (c003ff0 <HAL_FLASHEx_GetSecInversion+0xc>)
 c003fe6:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
}
 c003fe8:	f000 5000 	and.w	r0, r0, #536870912	@ 0x20000000
 c003fec:	4770      	bx	lr
 c003fee:	bf00      	nop
 c003ff0:	50022000 	.word	0x50022000

0c003ff4 <HAL_FLASHEx_ConfigLVEPin>:
{
 c003ff4:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(&pFlash);
 c003ff6:	4d14      	ldr	r5, [pc, #80]	@ (c004048 <HAL_FLASHEx_ConfigLVEPin+0x54>)
{
 c003ff8:	4604      	mov	r4, r0
  __HAL_LOCK(&pFlash);
 c003ffa:	782b      	ldrb	r3, [r5, #0]
 c003ffc:	2b01      	cmp	r3, #1
 c003ffe:	d020      	beq.n	c004042 <HAL_FLASHEx_ConfigLVEPin+0x4e>
 c004000:	2601      	movs	r6, #1
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c004002:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  __HAL_LOCK(&pFlash);
 c004006:	702e      	strb	r6, [r5, #0]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c004008:	f7ff fcd6 	bl	c0039b8 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 c00400c:	b9a0      	cbnz	r0, c004038 <HAL_FLASHEx_ConfigLVEPin+0x44>
    if (HAL_PWREx_GetVoltageRange() == PWR_REGULATOR_VOLTAGE_SCALE2)
 c00400e:	f001 f983 	bl	c005318 <HAL_PWREx_GetVoltageRange>
 c004012:	f5b0 6f80 	cmp.w	r0, #1024	@ 0x400
 c004016:	d112      	bne.n	c00403e <HAL_FLASHEx_ConfigLVEPin+0x4a>
      FLASH->LVEKEYR = FLASH_LVEKEY1;
 c004018:	4b0c      	ldr	r3, [pc, #48]	@ (c00404c <HAL_FLASHEx_ConfigLVEPin+0x58>)
 c00401a:	4a0d      	ldr	r2, [pc, #52]	@ (c004050 <HAL_FLASHEx_ConfigLVEPin+0x5c>)
 c00401c:	615a      	str	r2, [r3, #20]
      FLASH->LVEKEYR = FLASH_LVEKEY2;
 c00401e:	4a0d      	ldr	r2, [pc, #52]	@ (c004054 <HAL_FLASHEx_ConfigLVEPin+0x60>)
 c004020:	615a      	str	r2, [r3, #20]
      MODIFY_REG(FLASH->ACR, FLASH_ACR_LVEN, ConfigLVE);
 c004022:	681a      	ldr	r2, [r3, #0]
 c004024:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 c004028:	4322      	orrs	r2, r4
 c00402a:	601a      	str	r2, [r3, #0]
      if (READ_BIT(FLASH->ACR, FLASH_ACR_LVEN) != ConfigLVE)
 c00402c:	681b      	ldr	r3, [r3, #0]
 c00402e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 c004032:	1b18      	subs	r0, r3, r4
 c004034:	bf18      	it	ne
 c004036:	2001      	movne	r0, #1
  __HAL_UNLOCK(&pFlash);
 c004038:	2300      	movs	r3, #0
 c00403a:	702b      	strb	r3, [r5, #0]
}
 c00403c:	bd70      	pop	{r4, r5, r6, pc}
        status = HAL_ERROR;
 c00403e:	4630      	mov	r0, r6
 c004040:	e7fa      	b.n	c004038 <HAL_FLASHEx_ConfigLVEPin+0x44>
  __HAL_LOCK(&pFlash);
 c004042:	2002      	movs	r0, #2
 c004044:	e7fa      	b.n	c00403c <HAL_FLASHEx_ConfigLVEPin+0x48>
 c004046:	bf00      	nop
 c004048:	30000010 	.word	0x30000010
 c00404c:	50022000 	.word	0x50022000
 c004050:	f4f5f6f7 	.word	0xf4f5f6f7
 c004054:	0a1b2c3d 	.word	0x0a1b2c3d

0c004058 <HAL_FLASHEx_GetLVEPin>:
  return (FLASH->ACR & FLASH_ACR_LVEN);
 c004058:	4b02      	ldr	r3, [pc, #8]	@ (c004064 <HAL_FLASHEx_GetLVEPin+0xc>)
 c00405a:	6818      	ldr	r0, [r3, #0]
}
 c00405c:	f400 4000 	and.w	r0, r0, #32768	@ 0x8000
 c004060:	4770      	bx	lr
 c004062:	bf00      	nop
 c004064:	50022000 	.word	0x50022000

0c004068 <FLASH_PageErase>:
{
 c004068:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 c00406a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 c00406e:	b672      	cpsid	i
  reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c004070:	4b13      	ldr	r3, [pc, #76]	@ (c0040c0 <FLASH_PageErase+0x58>)
 c004072:	4a14      	ldr	r2, [pc, #80]	@ (c0040c4 <FLASH_PageErase+0x5c>)
 c004074:	689d      	ldr	r5, [r3, #8]
 c004076:	4b14      	ldr	r3, [pc, #80]	@ (c0040c8 <FLASH_PageErase+0x60>)
 c004078:	ea13 0325 	ands.w	r3, r3, r5, asr #32
 c00407c:	bf38      	it	cc
 c00407e:	4613      	movcc	r3, r2
  if(READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 c004080:	3a2c      	subs	r2, #44	@ 0x2c
 c004082:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 c004084:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
    CLEAR_BIT((*reg), FLASH_NSCR_NSBKER);
 c004088:	681a      	ldr	r2, [r3, #0]
  if(READ_BIT(FLASH->OPTR, FLASH_OPTR_DBANK) == 0U)
 c00408a:	d113      	bne.n	c0040b4 <FLASH_PageErase+0x4c>
      CLEAR_BIT((*reg), FLASH_NSCR_NSBKER);
 c00408c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
      SET_BIT((*reg), FLASH_NSCR_NSBKER);
 c004090:	601a      	str	r2, [r3, #0]
  MODIFY_REG((*reg), (FLASH_NSCR_NSPNB | FLASH_NSCR_NSPER), ((Page << FLASH_NSCR_NSPNB_Pos) | FLASH_NSCR_NSPER));
 c004092:	681a      	ldr	r2, [r3, #0]
 c004094:	f422 727e 	bic.w	r2, r2, #1016	@ 0x3f8
 c004098:	f022 0202 	bic.w	r2, r2, #2
 c00409c:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 c0040a0:	f042 0202 	orr.w	r2, r2, #2
 c0040a4:	601a      	str	r2, [r3, #0]
  SET_BIT((*reg), FLASH_NSCR_NSSTRT);
 c0040a6:	681a      	ldr	r2, [r3, #0]
 c0040a8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 c0040ac:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 c0040ae:	f384 8810 	msr	PRIMASK, r4
}
 c0040b2:	bd30      	pop	{r4, r5, pc}
    if((Banks & FLASH_BANK_1) != 0U)
 c0040b4:	07c9      	lsls	r1, r1, #31
 c0040b6:	d4e9      	bmi.n	c00408c <FLASH_PageErase+0x24>
      SET_BIT((*reg), FLASH_NSCR_NSBKER);
 c0040b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 c0040bc:	e7e8      	b.n	c004090 <FLASH_PageErase+0x28>
 c0040be:	bf00      	nop
 c0040c0:	30000010 	.word	0x30000010
 c0040c4:	5002202c 	.word	0x5002202c
 c0040c8:	40022028 	.word	0x40022028

0c0040cc <HAL_FLASHEx_Erase>:
{
 c0040cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  __HAL_LOCK(&pFlash);
 c0040d0:	4e26      	ldr	r6, [pc, #152]	@ (c00416c <HAL_FLASHEx_Erase+0xa0>)
{
 c0040d2:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 c0040d4:	7833      	ldrb	r3, [r6, #0]
{
 c0040d6:	4689      	mov	r9, r1
  __HAL_LOCK(&pFlash);
 c0040d8:	2b01      	cmp	r3, #1
 c0040da:	d045      	beq.n	c004168 <HAL_FLASHEx_Erase+0x9c>
 c0040dc:	2301      	movs	r3, #1
 c0040de:	7033      	strb	r3, [r6, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c0040e0:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c0040e2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c0040e6:	6073      	str	r3, [r6, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c0040e8:	f7ff fc66 	bl	c0039b8 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 c0040ec:	4604      	mov	r4, r0
 c0040ee:	b9f0      	cbnz	r0, c00412e <HAL_FLASHEx_Erase+0x62>
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 c0040f0:	682b      	ldr	r3, [r5, #0]
    reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c0040f2:	4a1f      	ldr	r2, [pc, #124]	@ (c004170 <HAL_FLASHEx_Erase+0xa4>)
 c0040f4:	491f      	ldr	r1, [pc, #124]	@ (c004174 <HAL_FLASHEx_Erase+0xa8>)
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 c0040f6:	60b3      	str	r3, [r6, #8]
    reg = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
 c0040f8:	ea11 0823 	ands.w	r8, r1, r3, asr #32
 c0040fc:	bf38      	it	cc
 c0040fe:	4690      	movcc	r8, r2
    if ((pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 c004100:	f248 0204 	movw	r2, #32772	@ 0x8004
 c004104:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 c004108:	4293      	cmp	r3, r2
 c00410a:	d115      	bne.n	c004138 <HAL_FLASHEx_Erase+0x6c>
      FLASH_MassErase(pEraseInit->Banks);
 c00410c:	6868      	ldr	r0, [r5, #4]
 c00410e:	f7ff fcfb 	bl	c003b08 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c004112:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 c004116:	f7ff fc4f 	bl	c0039b8 <FLASH_WaitForLastOperation>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 c00411a:	4604      	mov	r4, r0
    CLEAR_BIT((*reg), (pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)));
 c00411c:	68b2      	ldr	r2, [r6, #8]
 c00411e:	f8d8 3000 	ldr.w	r3, [r8]
 c004122:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 c004126:	ea23 0302 	bic.w	r3, r3, r2
 c00412a:	f8c8 3000 	str.w	r3, [r8]
  __HAL_UNLOCK(&pFlash);
 c00412e:	2300      	movs	r3, #0
 c004130:	7033      	strb	r3, [r6, #0]
}
 c004132:	4620      	mov	r0, r4
 c004134:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      *PageError = 0xFFFFFFFFU;
 c004138:	f04f 33ff 	mov.w	r3, #4294967295
 c00413c:	f8c9 3000 	str.w	r3, [r9]
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 c004140:	68af      	ldr	r7, [r5, #8]
 c004142:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 c004146:	4413      	add	r3, r2
 c004148:	42bb      	cmp	r3, r7
 c00414a:	d9e7      	bls.n	c00411c <HAL_FLASHEx_Erase+0x50>
        FLASH_PageErase(page_index, pEraseInit->Banks);
 c00414c:	4638      	mov	r0, r7
 c00414e:	6869      	ldr	r1, [r5, #4]
 c004150:	f7ff ff8a 	bl	c004068 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 c004154:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 c004158:	f7ff fc2e 	bl	c0039b8 <FLASH_WaitForLastOperation>
        if (status != HAL_OK)
 c00415c:	b110      	cbz	r0, c004164 <HAL_FLASHEx_Erase+0x98>
          *PageError = page_index;
 c00415e:	f8c9 7000 	str.w	r7, [r9]
 c004162:	e7da      	b.n	c00411a <HAL_FLASHEx_Erase+0x4e>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 c004164:	3701      	adds	r7, #1
 c004166:	e7ec      	b.n	c004142 <HAL_FLASHEx_Erase+0x76>
  __HAL_LOCK(&pFlash);
 c004168:	2402      	movs	r4, #2
 c00416a:	e7e2      	b.n	c004132 <HAL_FLASHEx_Erase+0x66>
 c00416c:	30000010 	.word	0x30000010
 c004170:	5002202c 	.word	0x5002202c
 c004174:	40022028 	.word	0x40022028

0c004178 <HAL_FLASHEx_Erase_IT>:
{
 c004178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 c00417a:	4c1a      	ldr	r4, [pc, #104]	@ (c0041e4 <HAL_FLASHEx_Erase_IT+0x6c>)
{
 c00417c:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 c00417e:	7823      	ldrb	r3, [r4, #0]
 c004180:	2b01      	cmp	r3, #1
 c004182:	d02d      	beq.n	c0041e0 <HAL_FLASHEx_Erase_IT+0x68>
 c004184:	2301      	movs	r3, #1
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c004186:	2700      	movs	r7, #0
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c004188:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
  __HAL_LOCK(&pFlash);
 c00418c:	7023      	strb	r3, [r4, #0]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 c00418e:	6067      	str	r7, [r4, #4]
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 c004190:	f7ff fc12 	bl	c0039b8 <FLASH_WaitForLastOperation>
  if (status != HAL_OK)
 c004194:	4606      	mov	r6, r0
 c004196:	b110      	cbz	r0, c00419e <HAL_FLASHEx_Erase_IT+0x26>
    __HAL_UNLOCK(&pFlash);
 c004198:	7027      	strb	r7, [r4, #0]
}
 c00419a:	4630      	mov	r0, r6
 c00419c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    pFlash.Bank = pEraseInit->Banks;
 c00419e:	686b      	ldr	r3, [r5, #4]
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 c0041a0:	682a      	ldr	r2, [r5, #0]
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH->NSCR);
 c0041a2:	4911      	ldr	r1, [pc, #68]	@ (c0041e8 <HAL_FLASHEx_Erase_IT+0x70>)
    pFlash.Bank = pEraseInit->Banks;
 c0041a4:	6123      	str	r3, [r4, #16]
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH->NSCR);
 c0041a6:	4b11      	ldr	r3, [pc, #68]	@ (c0041ec <HAL_FLASHEx_Erase_IT+0x74>)
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 c0041a8:	60a2      	str	r2, [r4, #8]
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH->NSCR);
 c0041aa:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 c0041ae:	bf38      	it	cc
 c0041b0:	460b      	movcc	r3, r1
    (*reg_cr) |= (FLASH_IT_EOP | FLASH_IT_OPERR);
 c0041b2:	681a      	ldr	r2, [r3, #0]
 c0041b4:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 c0041b8:	601a      	str	r2, [r3, #0]
    if ((pFlash.ProcedureOnGoing & ~(FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 c0041ba:	f248 0204 	movw	r2, #32772	@ 0x8004
 c0041be:	68a3      	ldr	r3, [r4, #8]
 c0041c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 c0041c4:	4293      	cmp	r3, r2
 c0041c6:	d103      	bne.n	c0041d0 <HAL_FLASHEx_Erase_IT+0x58>
      FLASH_MassErase(pEraseInit->Banks);
 c0041c8:	6868      	ldr	r0, [r5, #4]
 c0041ca:	f7ff fc9d 	bl	c003b08 <FLASH_MassErase>
 c0041ce:	e7e4      	b.n	c00419a <HAL_FLASHEx_Erase_IT+0x22>
      pFlash.NbPagesToErase = pEraseInit->NbPages;
 c0041d0:	68eb      	ldr	r3, [r5, #12]
      pFlash.Page = pEraseInit->Page;
 c0041d2:	68a8      	ldr	r0, [r5, #8]
      FLASH_PageErase(pEraseInit->Page, pEraseInit->Banks);
 c0041d4:	6869      	ldr	r1, [r5, #4]
      pFlash.NbPagesToErase = pEraseInit->NbPages;
 c0041d6:	61a3      	str	r3, [r4, #24]
      pFlash.Page = pEraseInit->Page;
 c0041d8:	6160      	str	r0, [r4, #20]
      FLASH_PageErase(pEraseInit->Page, pEraseInit->Banks);
 c0041da:	f7ff ff45 	bl	c004068 <FLASH_PageErase>
 c0041de:	e7dc      	b.n	c00419a <HAL_FLASHEx_Erase_IT+0x22>
  __HAL_LOCK(&pFlash);
 c0041e0:	2602      	movs	r6, #2
 c0041e2:	e7da      	b.n	c00419a <HAL_FLASHEx_Erase_IT+0x22>
 c0041e4:	30000010 	.word	0x30000010
 c0041e8:	5002202c 	.word	0x5002202c
 c0041ec:	50022028 	.word	0x50022028

0c0041f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 c0041f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0U;
 c0041f4:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = EXTI->EXTICR[position >> 2U];
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 c0041f6:	f04f 090f 	mov.w	r9, #15
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
        EXTI->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 c0041fa:	4c5c      	ldr	r4, [pc, #368]	@ (c00436c <HAL_GPIO_Init+0x17c>)
  while (((GPIO_Init->Pin) >> position) != 0U)
 c0041fc:	680a      	ldr	r2, [r1, #0]
 c0041fe:	fa32 f503 	lsrs.w	r5, r2, r3
 c004202:	d101      	bne.n	c004208 <HAL_GPIO_Init+0x18>
      }
    }

    position++;
  }
}
 c004204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 c004208:	2501      	movs	r5, #1
 c00420a:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0U)
 c00420e:	ea18 0202 	ands.w	r2, r8, r2
 c004212:	f000 809d 	beq.w	c004350 <HAL_GPIO_Init+0x160>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c004216:	2703      	movs	r7, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 c004218:	684e      	ldr	r6, [r1, #4]
 c00421a:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 c00421e:	f006 0503 	and.w	r5, r6, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c004222:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 c004226:	1e6f      	subs	r7, r5, #1
 c004228:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c00422a:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 c00422e:	d832      	bhi.n	c004296 <HAL_GPIO_Init+0xa6>
        temp = GPIOx->OSPEEDR;
 c004230:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c004232:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 c004236:	68cf      	ldr	r7, [r1, #12]
 c004238:	fa07 f70e 	lsl.w	r7, r7, lr
 c00423c:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 c004240:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 c004242:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 c004244:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 c004248:	f3c6 1700 	ubfx	r7, r6, #4, #1
 c00424c:	409f      	lsls	r7, r3
 c00424e:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 c004252:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 c004254:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 c004256:	2d02      	cmp	r5, #2
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 c004258:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 c00425c:	688f      	ldr	r7, [r1, #8]
 c00425e:	fa07 f70e 	lsl.w	r7, r7, lr
 c004262:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->PUPDR = temp;
 c004266:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 c004268:	d117      	bne.n	c00429a <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 c00426a:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 c00426e:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c004272:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 c004276:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c00427a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 c00427e:	fa09 fb0a 	lsl.w	fp, r9, sl
 c004282:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 c004286:	690f      	ldr	r7, [r1, #16]
 c004288:	fa07 f70a 	lsl.w	r7, r7, sl
 c00428c:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3U] = temp;
 c004290:	f8c8 7020 	str.w	r7, [r8, #32]
 c004294:	e001      	b.n	c00429a <HAL_GPIO_Init+0xaa>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 c004296:	2d03      	cmp	r5, #3
 c004298:	d1dc      	bne.n	c004254 <HAL_GPIO_Init+0x64>
      temp = GPIOx->MODER;
 c00429a:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 c00429c:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 c0042a0:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 c0042a4:	433d      	orrs	r5, r7
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 c0042a6:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      GPIOx->MODER = temp;
 c0042aa:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 c0042ac:	d050      	beq.n	c004350 <HAL_GPIO_Init+0x160>
        temp = EXTI->EXTICR[position >> 2U];
 c0042ae:	f023 0703 	bic.w	r7, r3, #3
 c0042b2:	f107 47a0 	add.w	r7, r7, #1342177280	@ 0x50000000
 c0042b6:	f507 373d 	add.w	r7, r7, #193536	@ 0x2f400
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 c0042ba:	f003 0c03 	and.w	ip, r3, #3
        temp = EXTI->EXTICR[position >> 2U];
 c0042be:	6e3d      	ldr	r5, [r7, #96]	@ 0x60
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 c0042c0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 c0042c4:	fa09 fe0c 	lsl.w	lr, r9, ip
 c0042c8:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c0042cc:	4d28      	ldr	r5, [pc, #160]	@ (c004370 <HAL_GPIO_Init+0x180>)
 c0042ce:	42a8      	cmp	r0, r5
 c0042d0:	d040      	beq.n	c004354 <HAL_GPIO_Init+0x164>
 c0042d2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 c0042d6:	42a8      	cmp	r0, r5
 c0042d8:	d03e      	beq.n	c004358 <HAL_GPIO_Init+0x168>
 c0042da:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 c0042de:	42a8      	cmp	r0, r5
 c0042e0:	d03c      	beq.n	c00435c <HAL_GPIO_Init+0x16c>
 c0042e2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 c0042e6:	42a8      	cmp	r0, r5
 c0042e8:	d03a      	beq.n	c004360 <HAL_GPIO_Init+0x170>
 c0042ea:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 c0042ee:	42a8      	cmp	r0, r5
 c0042f0:	d038      	beq.n	c004364 <HAL_GPIO_Init+0x174>
 c0042f2:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 c0042f6:	42a8      	cmp	r0, r5
 c0042f8:	d036      	beq.n	c004368 <HAL_GPIO_Init+0x178>
 c0042fa:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 c0042fe:	42a8      	cmp	r0, r5
 c004300:	bf14      	ite	ne
 c004302:	2507      	movne	r5, #7
 c004304:	2506      	moveq	r5, #6
 c004306:	fa05 f50c 	lsl.w	r5, r5, ip
 c00430a:	ea45 050e 	orr.w	r5, r5, lr
        EXTI->EXTICR[position >> 2U] = temp;
 c00430e:	663d      	str	r5, [r7, #96]	@ 0x60
        temp &= ~(iocurrent);
 c004310:	43d7      	mvns	r7, r2
        temp = EXTI->RTSR1;
 c004312:	6825      	ldr	r5, [r4, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 c004314:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 c004318:	bf0c      	ite	eq
 c00431a:	403d      	andeq	r5, r7
          temp |= iocurrent;
 c00431c:	4315      	orrne	r5, r2
        EXTI->RTSR1 = temp;
 c00431e:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 c004320:	6865      	ldr	r5, [r4, #4]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 c004322:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 c004326:	bf0c      	ite	eq
 c004328:	403d      	andeq	r5, r7
          temp |= iocurrent;
 c00432a:	4315      	orrne	r5, r2
        EXTI->FTSR1 = temp;
 c00432c:	6065      	str	r5, [r4, #4]
        temp = EXTI->EMR1;
 c00432e:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 c004332:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~(iocurrent);
 c004336:	bf0c      	ite	eq
 c004338:	403d      	andeq	r5, r7
          temp |= iocurrent;
 c00433a:	4315      	orrne	r5, r2
        EXTI->EMR1 = temp;
 c00433c:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
        temp = EXTI->IMR1;
 c004340:	f8d4 5080 	ldr.w	r5, [r4, #128]	@ 0x80
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 c004344:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 c004346:	bf54      	ite	pl
 c004348:	403d      	andpl	r5, r7
          temp |= iocurrent;
 c00434a:	4315      	orrmi	r5, r2
        EXTI->IMR1 = temp;
 c00434c:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
    position++;
 c004350:	3301      	adds	r3, #1
 c004352:	e753      	b.n	c0041fc <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 c004354:	2500      	movs	r5, #0
 c004356:	e7d6      	b.n	c004306 <HAL_GPIO_Init+0x116>
 c004358:	2501      	movs	r5, #1
 c00435a:	e7d4      	b.n	c004306 <HAL_GPIO_Init+0x116>
 c00435c:	2502      	movs	r5, #2
 c00435e:	e7d2      	b.n	c004306 <HAL_GPIO_Init+0x116>
 c004360:	2503      	movs	r5, #3
 c004362:	e7d0      	b.n	c004306 <HAL_GPIO_Init+0x116>
 c004364:	2504      	movs	r5, #4
 c004366:	e7ce      	b.n	c004306 <HAL_GPIO_Init+0x116>
 c004368:	2505      	movs	r5, #5
 c00436a:	e7cc      	b.n	c004306 <HAL_GPIO_Init+0x116>
 c00436c:	5002f400 	.word	0x5002f400
 c004370:	52020000 	.word	0x52020000

0c004374 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 c004374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0U;
 c004378:	2200      	movs	r2, #0

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 c00437a:	f04f 0a01 	mov.w	sl, #1
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      temp = EXTI->EXTICR[position >> 2U];
      temp &= ((0x0FUL) << (8U * (position & 0x03U)));
 c00437e:	f04f 080f 	mov.w	r8, #15
        EXTI->EXTICR[position >> 2U] &= ~temp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 c004382:	f04f 0b03 	mov.w	fp, #3
        EXTI->IMR1 &= ~(iocurrent);
 c004386:	4c3e      	ldr	r4, [pc, #248]	@ (c004480 <HAL_GPIO_DeInit+0x10c>)
  while ((GPIO_Pin >> position) != 0U)
 c004388:	fa31 f302 	lsrs.w	r3, r1, r2
 c00438c:	d101      	bne.n	c004392 <HAL_GPIO_DeInit+0x1e>
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
    }

    position++;
  }
}
 c00438e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1UL << position);
 c004392:	fa0a fc02 	lsl.w	ip, sl, r2
    if (iocurrent != 0U)
 c004396:	ea1c 0601 	ands.w	r6, ip, r1
 c00439a:	d063      	beq.n	c004464 <HAL_GPIO_DeInit+0xf0>
      temp = EXTI->EXTICR[position >> 2U];
 c00439c:	f022 0503 	bic.w	r5, r2, #3
 c0043a0:	f105 45a0 	add.w	r5, r5, #1342177280	@ 0x50000000
 c0043a4:	f505 353d 	add.w	r5, r5, #193536	@ 0x2f400
      temp &= ((0x0FUL) << (8U * (position & 0x03U)));
 c0043a8:	f002 0703 	and.w	r7, r2, #3
      temp = EXTI->EXTICR[position >> 2U];
 c0043ac:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
      temp &= ((0x0FUL) << (8U * (position & 0x03U)));
 c0043ae:	00ff      	lsls	r7, r7, #3
 c0043b0:	fa08 f907 	lsl.w	r9, r8, r7
 c0043b4:	ea09 0e03 	and.w	lr, r9, r3
      if (temp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 c0043b8:	4b32      	ldr	r3, [pc, #200]	@ (c004484 <HAL_GPIO_DeInit+0x110>)
 c0043ba:	4298      	cmp	r0, r3
 c0043bc:	d054      	beq.n	c004468 <HAL_GPIO_DeInit+0xf4>
 c0043be:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 c0043c2:	4298      	cmp	r0, r3
 c0043c4:	d052      	beq.n	c00446c <HAL_GPIO_DeInit+0xf8>
 c0043c6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 c0043ca:	4298      	cmp	r0, r3
 c0043cc:	d050      	beq.n	c004470 <HAL_GPIO_DeInit+0xfc>
 c0043ce:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 c0043d2:	4298      	cmp	r0, r3
 c0043d4:	d04e      	beq.n	c004474 <HAL_GPIO_DeInit+0x100>
 c0043d6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 c0043da:	4298      	cmp	r0, r3
 c0043dc:	d04c      	beq.n	c004478 <HAL_GPIO_DeInit+0x104>
 c0043de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 c0043e2:	4298      	cmp	r0, r3
 c0043e4:	d04a      	beq.n	c00447c <HAL_GPIO_DeInit+0x108>
 c0043e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 c0043ea:	4298      	cmp	r0, r3
 c0043ec:	bf14      	ite	ne
 c0043ee:	2307      	movne	r3, #7
 c0043f0:	2306      	moveq	r3, #6
 c0043f2:	40bb      	lsls	r3, r7
 c0043f4:	4573      	cmp	r3, lr
 c0043f6:	d117      	bne.n	c004428 <HAL_GPIO_DeInit+0xb4>
        EXTI->IMR1 &= ~(iocurrent);
 c0043f8:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 c0043fc:	ea23 0306 	bic.w	r3, r3, r6
 c004400:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 c004404:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 c004408:	ea23 0306 	bic.w	r3, r3, r6
 c00440c:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
        EXTI->FTSR1 &= ~(iocurrent);
 c004410:	6863      	ldr	r3, [r4, #4]
 c004412:	ea23 0306 	bic.w	r3, r3, r6
 c004416:	6063      	str	r3, [r4, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 c004418:	6823      	ldr	r3, [r4, #0]
 c00441a:	ea23 0306 	bic.w	r3, r3, r6
 c00441e:	6023      	str	r3, [r4, #0]
        EXTI->EXTICR[position >> 2U] &= ~temp;
 c004420:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 c004422:	ea23 0309 	bic.w	r3, r3, r9
 c004426:	662b      	str	r3, [r5, #96]	@ 0x60
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 c004428:	6805      	ldr	r5, [r0, #0]
 c00442a:	0053      	lsls	r3, r2, #1
 c00442c:	fa0b f303 	lsl.w	r3, fp, r3
 c004430:	431d      	orrs	r5, r3
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c004432:	08d6      	lsrs	r6, r2, #3
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 c004434:	6005      	str	r5, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 c004436:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 c00443a:	f002 0507 	and.w	r5, r2, #7
 c00443e:	6a37      	ldr	r7, [r6, #32]
 c004440:	00ad      	lsls	r5, r5, #2
 c004442:	fa08 f505 	lsl.w	r5, r8, r5
 c004446:	ea27 0705 	bic.w	r7, r7, r5
 c00444a:	6237      	str	r7, [r6, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 c00444c:	6885      	ldr	r5, [r0, #8]
 c00444e:	ea25 0503 	bic.w	r5, r5, r3
 c004452:	6085      	str	r5, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 c004454:	6845      	ldr	r5, [r0, #4]
 c004456:	ea25 050c 	bic.w	r5, r5, ip
 c00445a:	6045      	str	r5, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 c00445c:	68c5      	ldr	r5, [r0, #12]
 c00445e:	ea25 0303 	bic.w	r3, r5, r3
 c004462:	60c3      	str	r3, [r0, #12]
    position++;
 c004464:	3201      	adds	r2, #1
 c004466:	e78f      	b.n	c004388 <HAL_GPIO_DeInit+0x14>
      if (temp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 c004468:	2300      	movs	r3, #0
 c00446a:	e7c2      	b.n	c0043f2 <HAL_GPIO_DeInit+0x7e>
 c00446c:	2301      	movs	r3, #1
 c00446e:	e7c0      	b.n	c0043f2 <HAL_GPIO_DeInit+0x7e>
 c004470:	2302      	movs	r3, #2
 c004472:	e7be      	b.n	c0043f2 <HAL_GPIO_DeInit+0x7e>
 c004474:	2303      	movs	r3, #3
 c004476:	e7bc      	b.n	c0043f2 <HAL_GPIO_DeInit+0x7e>
 c004478:	2304      	movs	r3, #4
 c00447a:	e7ba      	b.n	c0043f2 <HAL_GPIO_DeInit+0x7e>
 c00447c:	2305      	movs	r3, #5
 c00447e:	e7b8      	b.n	c0043f2 <HAL_GPIO_DeInit+0x7e>
 c004480:	5002f400 	.word	0x5002f400
 c004484:	52020000 	.word	0x52020000

0c004488 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 c004488:	6903      	ldr	r3, [r0, #16]
 c00448a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 c00448c:	bf14      	ite	ne
 c00448e:	2001      	movne	r0, #1
 c004490:	2000      	moveq	r0, #0
 c004492:	4770      	bx	lr

0c004494 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 c004494:	b10a      	cbz	r2, c00449a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 c004496:	6181      	str	r1, [r0, #24]
 c004498:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 c00449a:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 c00449c:	4770      	bx	lr

0c00449e <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 c00449e:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 c0044a0:	ea01 0203 	and.w	r2, r1, r3
 c0044a4:	ea21 0103 	bic.w	r1, r1, r3
 c0044a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 c0044ac:	6181      	str	r1, [r0, #24]
}
 c0044ae:	4770      	bx	lr

0c0044b0 <HAL_GPIO_LockPin>:
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  __IO uint32_t temp = GPIO_LCKR_LCKK;
 c0044b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
{
 c0044b4:	b082      	sub	sp, #8
  __IO uint32_t temp = GPIO_LCKR_LCKK;
 c0044b6:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  temp |= GPIO_Pin;
 c0044b8:	9b01      	ldr	r3, [sp, #4]
 c0044ba:	430b      	orrs	r3, r1
 c0044bc:	9301      	str	r3, [sp, #4]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = temp;
 c0044be:	9b01      	ldr	r3, [sp, #4]
 c0044c0:	61c3      	str	r3, [r0, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 c0044c2:	61c1      	str	r1, [r0, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = temp;
 c0044c4:	9b01      	ldr	r3, [sp, #4]
 c0044c6:	61c3      	str	r3, [r0, #28]
  /* Read LCKK register. This read is mandatory to complete key lock sequence */
  temp = GPIOx->LCKR;
 c0044c8:	69c3      	ldr	r3, [r0, #28]
 c0044ca:	9301      	str	r3, [sp, #4]

  /* read again in order to confirm lock is active */
  if ((GPIOx->LCKR & GPIO_LCKR_LCKK) != 0U)
 c0044cc:	69c0      	ldr	r0, [r0, #28]
 c0044ce:	f480 3080 	eor.w	r0, r0, #65536	@ 0x10000
  }
  else
  {
    return HAL_ERROR;
  }
}
 c0044d2:	f3c0 4000 	ubfx	r0, r0, #16, #1
 c0044d6:	b002      	add	sp, #8
 c0044d8:	4770      	bx	lr

0c0044da <HAL_GPIO_EXTI_Rising_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 c0044da:	4770      	bx	lr

0c0044dc <HAL_GPIO_EXTI_Falling_Callback>:
/**
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
 c0044dc:	4770      	bx	lr

0c0044de <HAL_GPIO_EXTI_IRQHandler>:
{
 c0044de:	b538      	push	{r3, r4, r5, lr}
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 c0044e0:	4d07      	ldr	r5, [pc, #28]	@ (c004500 <HAL_GPIO_EXTI_IRQHandler+0x22>)
{
 c0044e2:	4604      	mov	r4, r0
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 c0044e4:	68eb      	ldr	r3, [r5, #12]
 c0044e6:	4203      	tst	r3, r0
 c0044e8:	d002      	beq.n	c0044f0 <HAL_GPIO_EXTI_IRQHandler+0x12>
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 c0044ea:	60e8      	str	r0, [r5, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 c0044ec:	f7ff fff5 	bl	c0044da <HAL_GPIO_EXTI_Rising_Callback>
  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 c0044f0:	692b      	ldr	r3, [r5, #16]
 c0044f2:	421c      	tst	r4, r3
 c0044f4:	d003      	beq.n	c0044fe <HAL_GPIO_EXTI_IRQHandler+0x20>
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 c0044f6:	4620      	mov	r0, r4
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 c0044f8:	612c      	str	r4, [r5, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 c0044fa:	f7ff ffef 	bl	c0044dc <HAL_GPIO_EXTI_Falling_Callback>
}
 c0044fe:	bd38      	pop	{r3, r4, r5, pc}
 c004500:	5002f400 	.word	0x5002f400

0c004504 <HAL_GPIO_ConfigPinAttributes>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ATTRIBUTES(PinAttributes));

  /* Configure the port pins */
  temp = GPIOx->SECCFGR;
 c004504:	6b03      	ldr	r3, [r0, #48]	@ 0x30
  if (PinAttributes != GPIO_PIN_NSEC)
 c004506:	b112      	cbz	r2, c00450e <HAL_GPIO_ConfigPinAttributes+0xa>
  {
    temp |= (uint32_t)GPIO_Pin;
 c004508:	430b      	orrs	r3, r1
  {
    temp &= ~((uint32_t)GPIO_Pin);
  }

  /* Set secure attributes */
  GPIOx->SECCFGR = temp;
 c00450a:	6303      	str	r3, [r0, #48]	@ 0x30
}
 c00450c:	4770      	bx	lr
    temp &= ~((uint32_t)GPIO_Pin);
 c00450e:	ea23 0301 	bic.w	r3, r3, r1
 c004512:	e7fa      	b.n	c00450a <HAL_GPIO_ConfigPinAttributes+0x6>

0c004514 <HAL_GPIO_GetConfigPinAttributes>:
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_GPIO_GetConfigPinAttributes(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, uint32_t *pPinAttributes)
{
  /* Check null pointer */
  if (pPinAttributes == NULL)
 c004514:	b142      	cbz	r2, c004528 <HAL_GPIO_GetConfigPinAttributes+0x14>
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin) && (GPIO_Pin != GPIO_PIN_All));

  /* Get secure attribute of the port pin */
  if ((GPIOx->SECCFGR & GPIO_Pin) != 0x00U)
 c004516:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 c004518:	4019      	ands	r1, r3
 c00451a:	d003      	beq.n	c004524 <HAL_GPIO_GetConfigPinAttributes+0x10>
  {
    *pPinAttributes = GPIO_PIN_SEC;
 c00451c:	2301      	movs	r3, #1
 c00451e:	6013      	str	r3, [r2, #0]
  else
  {
    *pPinAttributes = GPIO_PIN_NSEC;
  }

  return HAL_OK;
 c004520:	2000      	movs	r0, #0
 c004522:	4770      	bx	lr
    *pPinAttributes = GPIO_PIN_NSEC;
 c004524:	6011      	str	r1, [r2, #0]
 c004526:	e7fb      	b.n	c004520 <HAL_GPIO_GetConfigPinAttributes+0xc>
    return HAL_ERROR;
 c004528:	2001      	movs	r0, #1
}
 c00452a:	4770      	bx	lr

0c00452c <HAL_GTZC_TZSC_ConfigPeriphAttributes>:
                                                       uint32_t PeriphAttributes)
{
  uint32_t register_address;

  /* check entry parameters */
  if ((PeriphAttributes > (GTZC_TZSC_PERIPH_SEC | GTZC_TZSC_PERIPH_PRIV))
 c00452c:	f5b1 7f41 	cmp.w	r1, #772	@ 0x304
{
 c004530:	b530      	push	{r4, r5, lr}
  if ((PeriphAttributes > (GTZC_TZSC_PERIPH_SEC | GTZC_TZSC_PERIPH_PRIV))
 c004532:	d265      	bcs.n	c004600 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xd4>
      || (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZSC_PERIPH_NUMBER)
 c004534:	0f05      	lsrs	r5, r0, #28
 c004536:	f000 021f 	and.w	r2, r0, #31
 c00453a:	eb02 1445 	add.w	r4, r2, r5, lsl #5
 c00453e:	2c32      	cmp	r4, #50	@ 0x32
 c004540:	d85e      	bhi.n	c004600 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xd4>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c004542:	0683      	lsls	r3, r0, #26
 c004544:	d533      	bpl.n	c0045ae <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x82>
 c004546:	2c00      	cmp	r4, #0
 c004548:	d15a      	bne.n	c004600 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xd4>
  {
    /* special case where same attributes are applied to all peripherals */

#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
    /* secure configuration */
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c00454a:	f240 1301 	movw	r3, #257	@ 0x101
 c00454e:	438b      	bics	r3, r1
 c004550:	d119      	bne.n	c004586 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x5a>
    {
      SET_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c004552:	4b2c      	ldr	r3, [pc, #176]	@ (c004604 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xd8>)
 c004554:	691a      	ldr	r2, [r3, #16]
 c004556:	f04f 32ff 	mov.w	r2, #4294967295
 c00455a:	611a      	str	r2, [r3, #16]
      SET_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c00455c:	6958      	ldr	r0, [r3, #20]
 c00455e:	f502 22ee 	add.w	r2, r2, #487424	@ 0x77000
 c004562:	4302      	orrs	r2, r0
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
    {
      CLEAR_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
      CLEAR_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c004564:	615a      	str	r2, [r3, #20]
      /* do nothing */
    }
#endif /* defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

    /* privilege configuration */
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c004566:	f240 2302 	movw	r3, #514	@ 0x202
 c00456a:	438b      	bics	r3, r1
 c00456c:	d114      	bne.n	c004598 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x6c>
    {
      SET_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c00456e:	4b25      	ldr	r3, [pc, #148]	@ (c004604 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xd8>)
 c004570:	6a1a      	ldr	r2, [r3, #32]
 c004572:	f04f 32ff 	mov.w	r2, #4294967295
 c004576:	621a      	str	r2, [r3, #32]
      SET_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c004578:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 c00457a:	f502 22ee 	add.w	r2, r2, #487424	@ 0x77000
 c00457e:	430a      	orrs	r2, r1
    }
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
    {
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c004580:	625a      	str	r2, [r3, #36]	@ 0x24
    else
    {
      /* do nothing */
    }
  }
  return HAL_OK;
 c004582:	2000      	movs	r0, #0
}
 c004584:	bd30      	pop	{r4, r5, pc}
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c004586:	05cd      	lsls	r5, r1, #23
 c004588:	d5ed      	bpl.n	c004566 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x3a>
      CLEAR_BIT(GTZC_TZSC->SECCFGR1, TZSC_SECCFGR1_ALL);
 c00458a:	4b1e      	ldr	r3, [pc, #120]	@ (c004604 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xd8>)
 c00458c:	691a      	ldr	r2, [r3, #16]
 c00458e:	611c      	str	r4, [r3, #16]
      CLEAR_BIT(GTZC_TZSC->SECCFGR2, TZSC_SECCFGR2_ALL);
 c004590:	6958      	ldr	r0, [r3, #20]
 c004592:	4a1d      	ldr	r2, [pc, #116]	@ (c004608 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xdc>)
 c004594:	4002      	ands	r2, r0
 c004596:	e7e5      	b.n	c004564 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x38>
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c004598:	058c      	lsls	r4, r1, #22
 c00459a:	d5f2      	bpl.n	c004582 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x56>
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR1, TZSC_PRIVCFGR1_ALL);
 c00459c:	4b19      	ldr	r3, [pc, #100]	@ (c004604 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xd8>)
 c00459e:	6a1a      	ldr	r2, [r3, #32]
 c0045a0:	2200      	movs	r2, #0
 c0045a2:	621a      	str	r2, [r3, #32]
      CLEAR_BIT(GTZC_TZSC->PRIVCFGR2, TZSC_PRIVCFGR2_ALL);
 c0045a4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 c0045a6:	f5a2 22ee 	sub.w	r2, r2, #487424	@ 0x77000
 c0045aa:	400a      	ands	r2, r1
 c0045ac:	e7e8      	b.n	c004580 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x54>
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c0045ae:	f240 1001 	movw	r0, #257	@ 0x101
    register_address = (uint32_t) &(GTZC_TZSC->SECCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c0045b2:	4b16      	ldr	r3, [pc, #88]	@ (c00460c <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xe0>)
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c0045b4:	4388      	bics	r0, r1
    register_address = (uint32_t) &(GTZC_TZSC->SECCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c0045b6:	442b      	add	r3, r5
 c0045b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_SEC) == GTZC_TZSC_PERIPH_SEC)
 c0045bc:	d10f      	bne.n	c0045de <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xb2>
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c0045be:	2001      	movs	r0, #1
 c0045c0:	681c      	ldr	r4, [r3, #0]
 c0045c2:	4090      	lsls	r0, r2
 c0045c4:	4320      	orrs	r0, r4
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c0045c6:	6018      	str	r0, [r3, #0]
    if ((PeriphAttributes & GTZC_TZSC_PERIPH_PRIV) == GTZC_TZSC_PERIPH_PRIV)
 c0045c8:	f240 2002 	movw	r0, #514	@ 0x202
 c0045cc:	4388      	bics	r0, r1
 c0045ce:	d10e      	bne.n	c0045ee <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xc2>
      SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c0045d0:	2101      	movs	r1, #1
 c0045d2:	6918      	ldr	r0, [r3, #16]
 c0045d4:	fa01 f202 	lsl.w	r2, r1, r2
 c0045d8:	4302      	orrs	r2, r0
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c0045da:	611a      	str	r2, [r3, #16]
 c0045dc:	e7d1      	b.n	c004582 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x56>
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NSEC) == GTZC_TZSC_PERIPH_NSEC)
 c0045de:	05c8      	lsls	r0, r1, #23
 c0045e0:	d5f2      	bpl.n	c0045c8 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x9c>
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c0045e2:	2401      	movs	r4, #1
 c0045e4:	6818      	ldr	r0, [r3, #0]
 c0045e6:	4094      	lsls	r4, r2
 c0045e8:	ea20 0004 	bic.w	r0, r0, r4
 c0045ec:	e7eb      	b.n	c0045c6 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x9a>
    else if ((PeriphAttributes & GTZC_TZSC_PERIPH_NPRIV) == GTZC_TZSC_PERIPH_NPRIV)
 c0045ee:	0589      	lsls	r1, r1, #22
 c0045f0:	d5c7      	bpl.n	c004582 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x56>
      CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c0045f2:	2001      	movs	r0, #1
 c0045f4:	6919      	ldr	r1, [r3, #16]
 c0045f6:	fa00 f202 	lsl.w	r2, r0, r2
 c0045fa:	ea21 0202 	bic.w	r2, r1, r2
 c0045fe:	e7ec      	b.n	c0045da <HAL_GTZC_TZSC_ConfigPeriphAttributes+0xae>
    return HAL_ERROR;
 c004600:	2001      	movs	r0, #1
 c004602:	e7bf      	b.n	c004584 <HAL_GTZC_TZSC_ConfigPeriphAttributes+0x58>
 c004604:	50032400 	.word	0x50032400
 c004608:	fff89000 	.word	0xfff89000
 c00460c:	1400c904 	.word	0x1400c904

0c004610 <HAL_GTZC_TZSC_GetConfigPeriphAttributes>:
  *         GTZC_TZSC_PERIPH_NUMBER elements is to be provided.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_TZSC_GetConfigPeriphAttributes(uint32_t PeriphId,
                                                          uint32_t *PeriphAttributes)
{
 c004610:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t i;
  uint32_t reg_value;
  uint32_t register_address;

  /* check entry parameters */
  if ((PeriphAttributes == NULL)
 c004612:	2900      	cmp	r1, #0
 c004614:	d079      	beq.n	c00470a <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0xfa>
      || (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZSC_PERIPH_NUMBER)
 c004616:	0f02      	lsrs	r2, r0, #28
 c004618:	f000 041f 	and.w	r4, r0, #31
 c00461c:	eb04 1342 	add.w	r3, r4, r2, lsl #5
 c004620:	2b32      	cmp	r3, #50	@ 0x32
 c004622:	d872      	bhi.n	c00470a <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0xfa>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c004624:	0680      	lsls	r0, r0, #26
 c004626:	d558      	bpl.n	c0046da <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0xca>
 c004628:	2b00      	cmp	r3, #0
 c00462a:	d16e      	bne.n	c00470a <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0xfa>
  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
  {
    /* get secure configuration: read each register and deploy each bit value
     * of corresponding index in the destination array
     */
    reg_value = READ_REG(GTZC_TZSC->SECCFGR1);
 c00462c:	4a38      	ldr	r2, [pc, #224]	@ (c004710 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0x100>)
    for (i = 0U; i < 32U; i++)
    {
      if (((reg_value & (1UL << i)) >> i) != 0U)
 c00462e:	2601      	movs	r6, #1
    reg_value = READ_REG(GTZC_TZSC->SECCFGR1);
 c004630:	6915      	ldr	r5, [r2, #16]
      if (((reg_value & (1UL << i)) >> i) != 0U)
 c004632:	f240 1401 	movw	r4, #257	@ 0x101
    for (i = 0U; i < 32U; i++)
 c004636:	461a      	mov	r2, r3
      if (((reg_value & (1UL << i)) >> i) != 0U)
 c004638:	fa06 f002 	lsl.w	r0, r6, r2
 c00463c:	4028      	ands	r0, r5
 c00463e:	40d0      	lsrs	r0, r2
 c004640:	bf14      	ite	ne
 c004642:	4620      	movne	r0, r4
 c004644:	f44f 7080 	moveq.w	r0, #256	@ 0x100
      {
        PeriphAttributes[i] = GTZC_TZSC_PERIPH_SEC;
 c004648:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
    for (i = 0U; i < 32U; i++)
 c00464c:	3201      	adds	r2, #1
 c00464e:	2a20      	cmp	r2, #32
 c004650:	d1f2      	bne.n	c004638 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0x28>
      {
        PeriphAttributes[i] = GTZC_TZSC_PERIPH_NSEC;
      }
    }

    reg_value = READ_REG(GTZC_TZSC->SECCFGR2);
 c004652:	4a2f      	ldr	r2, [pc, #188]	@ (c004710 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0x100>)
 c004654:	f101 047c 	add.w	r4, r1, #124	@ 0x7c
 c004658:	6957      	ldr	r7, [r2, #20]
 c00465a:	4625      	mov	r5, r4
 c00465c:	2200      	movs	r2, #0
    for (/*i = 32U*/; i < GTZC_TZSC_PERIPH_NUMBER; i++)
    {
      if (((reg_value & (1UL << (i - 32U))) >> (i - 32U)) != 0U)
 c00465e:	f04f 0c01 	mov.w	ip, #1
 c004662:	f240 1601 	movw	r6, #257	@ 0x101
 c004666:	fa0c f002 	lsl.w	r0, ip, r2
 c00466a:	4038      	ands	r0, r7
 c00466c:	40d0      	lsrs	r0, r2
 c00466e:	bf14      	ite	ne
 c004670:	4630      	movne	r0, r6
 c004672:	f44f 7080 	moveq.w	r0, #256	@ 0x100
    for (/*i = 32U*/; i < GTZC_TZSC_PERIPH_NUMBER; i++)
 c004676:	3201      	adds	r2, #1
 c004678:	2a13      	cmp	r2, #19
      {
        PeriphAttributes[i] = GTZC_TZSC_PERIPH_SEC;
 c00467a:	f845 0f04 	str.w	r0, [r5, #4]!
    for (/*i = 32U*/; i < GTZC_TZSC_PERIPH_NUMBER; i++)
 c00467e:	d1f2      	bne.n	c004666 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0x56>
    }

    /* get privilege configuration: read each register and deploy each bit value
     * of corresponding index in the destination array
     */
    reg_value = READ_REG(GTZC_TZSC->PRIVCFGR1);
 c004680:	4a23      	ldr	r2, [pc, #140]	@ (c004710 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0x100>)
    for (i = 0U; i < 32U; i++)
    {
      if (((reg_value & (1UL << i)) >> i) != 0U)
 c004682:	2701      	movs	r7, #1
    reg_value = READ_REG(GTZC_TZSC->PRIVCFGR1);
 c004684:	6a16      	ldr	r6, [r2, #32]
      {
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_PRIV;
 c004686:	f240 2c02 	movw	ip, #514	@ 0x202
    for (i = 0U; i < 32U; i++)
 c00468a:	2200      	movs	r2, #0
 c00468c:	3904      	subs	r1, #4
      if (((reg_value & (1UL << i)) >> i) != 0U)
 c00468e:	fa07 f502 	lsl.w	r5, r7, r2
 c004692:	4035      	ands	r5, r6
 c004694:	40d5      	lsrs	r5, r2
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_PRIV;
 c004696:	f851 0f04 	ldr.w	r0, [r1, #4]!
    for (i = 0U; i < 32U; i++)
 c00469a:	f102 0201 	add.w	r2, r2, #1
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_PRIV;
 c00469e:	bf14      	ite	ne
 c0046a0:	ea40 000c 	orrne.w	r0, r0, ip
      }
      else
      {
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_NPRIV;
 c0046a4:	f440 7000 	orreq.w	r0, r0, #512	@ 0x200
    for (i = 0U; i < 32U; i++)
 c0046a8:	2a20      	cmp	r2, #32
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_PRIV;
 c0046aa:	6008      	str	r0, [r1, #0]
    for (i = 0U; i < 32U; i++)
 c0046ac:	d1ef      	bne.n	c00468e <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0x7e>
    }

    reg_value = READ_REG(GTZC_TZSC->PRIVCFGR2);
    for (/*i = 32U*/; i < GTZC_TZSC_PERIPH_NUMBER; i++)
    {
      if (((reg_value & (1UL << (i - 32U))) >> (i - 32U)) != 0U)
 c0046ae:	2501      	movs	r5, #1
      {
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_PRIV;
 c0046b0:	f240 2602 	movw	r6, #514	@ 0x202
    reg_value = READ_REG(GTZC_TZSC->PRIVCFGR2);
 c0046b4:	4a16      	ldr	r2, [pc, #88]	@ (c004710 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0x100>)
 c0046b6:	6a50      	ldr	r0, [r2, #36]	@ 0x24
      if (((reg_value & (1UL << (i - 32U))) >> (i - 32U)) != 0U)
 c0046b8:	fa05 f103 	lsl.w	r1, r5, r3
 c0046bc:	4001      	ands	r1, r0
 c0046be:	40d9      	lsrs	r1, r3
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_PRIV;
 c0046c0:	f854 2f04 	ldr.w	r2, [r4, #4]!
    for (/*i = 32U*/; i < GTZC_TZSC_PERIPH_NUMBER; i++)
 c0046c4:	f103 0301 	add.w	r3, r3, #1
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_PRIV;
 c0046c8:	bf14      	ite	ne
 c0046ca:	4332      	orrne	r2, r6
      }
      else
      {
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_NPRIV;
 c0046cc:	f442 7200 	orreq.w	r2, r2, #512	@ 0x200
    for (/*i = 32U*/; i < GTZC_TZSC_PERIPH_NUMBER; i++)
 c0046d0:	2b13      	cmp	r3, #19
        PeriphAttributes[i] |= GTZC_TZSC_PERIPH_PRIV;
 c0046d2:	6022      	str	r2, [r4, #0]
    for (/*i = 32U*/; i < GTZC_TZSC_PERIPH_NUMBER; i++)
 c0046d4:	d1f0      	bne.n	c0046b8 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0xa8>
    else
    {
      *PeriphAttributes |= GTZC_TZSC_PERIPH_NPRIV;
    }
  }
  return HAL_OK;
 c0046d6:	2000      	movs	r0, #0
}
 c0046d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    register_address = (uint32_t) &(GTZC_TZSC->SECCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c0046da:	480e      	ldr	r0, [pc, #56]	@ (c004714 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0x104>)
 c0046dc:	4410      	add	r0, r2
    if (((READ_BIT(*(__IO uint32_t *)register_address,
 c0046de:	2201      	movs	r2, #1
    register_address = (uint32_t) &(GTZC_TZSC->SECCFGR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c0046e0:	0080      	lsls	r0, r0, #2
    if (((READ_BIT(*(__IO uint32_t *)register_address,
 c0046e2:	6803      	ldr	r3, [r0, #0]
 c0046e4:	40a2      	lsls	r2, r4
 c0046e6:	4013      	ands	r3, r2
      *PeriphAttributes = GTZC_TZSC_PERIPH_SEC;
 c0046e8:	40e3      	lsrs	r3, r4
 c0046ea:	f240 1301 	movw	r3, #257	@ 0x101
 c0046ee:	bf08      	it	eq
 c0046f0:	f44f 7380 	moveq.w	r3, #256	@ 0x100
 c0046f4:	600b      	str	r3, [r1, #0]
    if (((READ_BIT(*(__IO uint32_t *)register_address,
 c0046f6:	6900      	ldr	r0, [r0, #16]
      *PeriphAttributes |= GTZC_TZSC_PERIPH_PRIV;
 c0046f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
    if (((READ_BIT(*(__IO uint32_t *)register_address,
 c0046fc:	4002      	ands	r2, r0
 c0046fe:	40e2      	lsrs	r2, r4
      *PeriphAttributes |= GTZC_TZSC_PERIPH_PRIV;
 c004700:	bf18      	it	ne
 c004702:	f043 0302 	orrne.w	r3, r3, #2
      *PeriphAttributes |= GTZC_TZSC_PERIPH_NPRIV;
 c004706:	600b      	str	r3, [r1, #0]
 c004708:	e7e5      	b.n	c0046d6 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0xc6>
    return HAL_ERROR;
 c00470a:	2001      	movs	r0, #1
 c00470c:	e7e4      	b.n	c0046d8 <HAL_GTZC_TZSC_GetConfigPeriphAttributes+0xc8>
 c00470e:	bf00      	nop
 c004710:	50032400 	.word	0x50032400
 c004714:	1400c904 	.word	0x1400c904

0c004718 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes>:
  *         The structure description is available in @ref GTZC_Exported_Types.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes(uint32_t MemBaseAddress,
                                                          const MPCWM_ConfigTypeDef *pMPCWM_Desc)
{
 c004718:	4603      	mov	r3, r0
  uint32_t size;
  uint32_t start_pos, start_msk;
  uint32_t length_pos, length_msk;

  /* check entry parameters */
  if ((pMPCWM_Desc->AreaId > GTZC_TZSC_MPCWM_ID2)
 c00471a:	6808      	ldr	r0, [r1, #0]
{
 c00471c:	b510      	push	{r4, lr}
  if ((pMPCWM_Desc->AreaId > GTZC_TZSC_MPCWM_ID2)
 c00471e:	2801      	cmp	r0, #1
 c004720:	d815      	bhi.n	c00474e <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x36>
      || ((MemBaseAddress == FMC_BANK3) && (pMPCWM_Desc->AreaId == GTZC_TZSC_MPCWM_ID2))
 c004722:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 c004726:	d101      	bne.n	c00472c <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x14>
 c004728:	2801      	cmp	r0, #1
 c00472a:	d02a      	beq.n	c004782 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x6a>
      || ((pMPCWM_Desc->Offset % GTZC_TZSC_MPCWM_GRANULARITY) != 0U)
 c00472c:	684a      	ldr	r2, [r1, #4]
 c00472e:	f3c2 0410 	ubfx	r4, r2, #0, #17
 c004732:	b964      	cbnz	r4, c00474e <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x36>
      || ((pMPCWM_Desc->Length % GTZC_TZSC_MPCWM_GRANULARITY) != 0U))
 c004734:	688c      	ldr	r4, [r1, #8]
 c004736:	f3c4 0110 	ubfx	r1, r4, #0, #17
 c00473a:	b941      	cbnz	r1, c00474e <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x36>
  {
    return HAL_ERROR;
  }

  /* check descriptor content vs. memory capacity */
  switch (MemBaseAddress)
 c00473c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 c004740:	d023      	beq.n	c00478a <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x72>
 c004742:	f1b3 4f10 	cmp.w	r3, #2415919104	@ 0x90000000
 c004746:	d004      	beq.n	c004752 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x3a>
 c004748:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 c00474c:	d01a      	beq.n	c004784 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x6c>
 c00474e:	2001      	movs	r0, #1
 c004750:	e017      	b.n	c004782 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x6a>
  {
    case OCTOSPI1_BASE:
      size = GTZC_TZSC_MPCWM1_MEM_SIZE;
      if (pMPCWM_Desc->AreaId == GTZC_TZSC_MPCWM_ID1)
      {
        register_address = (uint32_t) &(GTZC_TZSC_S->MPCWM1_NSWMR1);
 c004752:	4b0f      	ldr	r3, [pc, #60]	@ (c004790 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x78>)
 c004754:	490f      	ldr	r1, [pc, #60]	@ (c004794 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x7c>)
      break;
    case FMC_BANK1:
      size = GTZC_TZSC_MPCWM1_MEM_SIZE;
      if (pMPCWM_Desc->AreaId == GTZC_TZSC_MPCWM_ID1)
      {
        register_address = (uint32_t) &(GTZC_TZSC_S->MPCWM2_NSWMR1);
 c004756:	2800      	cmp	r0, #0
 c004758:	bf08      	it	eq
 c00475a:	460b      	moveq	r3, r1
    default:
      return HAL_ERROR;
      break;
  }

  if ((pMPCWM_Desc->Offset > size)
 c00475c:	f1b2 5f80 	cmp.w	r2, #268435456	@ 0x10000000
 c004760:	d8f5      	bhi.n	c00474e <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x36>
      || ((pMPCWM_Desc->Offset + pMPCWM_Desc->Length) > size))
 c004762:	1911      	adds	r1, r2, r4
 c004764:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 c004768:	d8f1      	bhi.n	c00474e <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x36>
  {
    return HAL_ERROR;
  }

  /* write descriptor value */
  reg_value = ((pMPCWM_Desc->Offset / GTZC_TZSC_MPCWM_GRANULARITY) << start_pos) & start_msk;
 c00476a:	f3c2 414a 	ubfx	r1, r2, #17, #11
  reg_value |= ((pMPCWM_Desc->Length / GTZC_TZSC_MPCWM_GRANULARITY) << length_pos) & length_msk;
 c00476e:	4a0a      	ldr	r2, [pc, #40]	@ (c004798 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x80>)
  MODIFY_REG(*(__IO uint32_t *)register_address, start_msk | length_msk, reg_value);
 c004770:	6818      	ldr	r0, [r3, #0]
  reg_value |= ((pMPCWM_Desc->Length / GTZC_TZSC_MPCWM_GRANULARITY) << length_pos) & length_msk;
 c004772:	ea02 0254 	and.w	r2, r2, r4, lsr #1
 c004776:	430a      	orrs	r2, r1
  MODIFY_REG(*(__IO uint32_t *)register_address, start_msk | length_msk, reg_value);
 c004778:	4908      	ldr	r1, [pc, #32]	@ (c00479c <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x84>)
 c00477a:	4001      	ands	r1, r0

  return HAL_OK;
 c00477c:	2000      	movs	r0, #0
  MODIFY_REG(*(__IO uint32_t *)register_address, start_msk | length_msk, reg_value);
 c00477e:	430a      	orrs	r2, r1
 c004780:	601a      	str	r2, [r3, #0]
}
 c004782:	bd10      	pop	{r4, pc}
        register_address = (uint32_t) &(GTZC_TZSC_S->MPCWM2_NSWMR1);
 c004784:	4b06      	ldr	r3, [pc, #24]	@ (c0047a0 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x88>)
 c004786:	4907      	ldr	r1, [pc, #28]	@ (c0047a4 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x8c>)
 c004788:	e7e5      	b.n	c004756 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x3e>
  switch (MemBaseAddress)
 c00478a:	4b07      	ldr	r3, [pc, #28]	@ (c0047a8 <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x90>)
 c00478c:	e7e6      	b.n	c00475c <HAL_GTZC_TZSC_MPCWM_ConfigMemAttributes+0x44>
 c00478e:	bf00      	nop
 c004790:	50032434 	.word	0x50032434
 c004794:	50032430 	.word	0x50032430
 c004798:	0fff0000 	.word	0x0fff0000
 c00479c:	f000f800 	.word	0xf000f800
 c0047a0:	5003243c 	.word	0x5003243c
 c0047a4:	50032438 	.word	0x50032438
 c0047a8:	50032440 	.word	0x50032440

0c0047ac <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes>:
  uint32_t reg_value;
  uint32_t start_pos, start_msk;
  uint32_t length_pos, length_msk;

  /* firstly take care of the first area, present on all MPCWM sub-blocks */
  switch (MemBaseAddress)
 c0047ac:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 c0047b0:	d016      	beq.n	c0047e0 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x34>
 c0047b2:	f1b0 4f10 	cmp.w	r0, #2415919104	@ 0x90000000
 c0047b6:	d015      	beq.n	c0047e4 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x38>
 c0047b8:	f1b0 4fc0 	cmp.w	r0, #1610612736	@ 0x60000000
 c0047bc:	d126      	bne.n	c00480c <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x60>
 c0047be:	4b14      	ldr	r3, [pc, #80]	@ (c004810 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x64>)
      break;
  }

  /* read register and update the descriptor for first area*/
  reg_value = READ_REG(*(__IO uint32_t *)register_address);
  pMPCWM_Desc[0].AreaId = GTZC_TZSC_MPCWM_ID1;
 c0047c0:	2200      	movs	r2, #0
  reg_value = READ_REG(*(__IO uint32_t *)register_address);
 c0047c2:	681b      	ldr	r3, [r3, #0]
  pMPCWM_Desc[0].AreaId = GTZC_TZSC_MPCWM_ID1;
 c0047c4:	600a      	str	r2, [r1, #0]
  pMPCWM_Desc[0].Offset = ((reg_value & start_msk) >> start_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047c6:	f3c3 020a 	ubfx	r2, r3, #0, #11
  pMPCWM_Desc[0].Length = ((reg_value & length_msk) >> length_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047ca:	f3c3 430b 	ubfx	r3, r3, #16, #12
  pMPCWM_Desc[0].Offset = ((reg_value & start_msk) >> start_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047ce:	0452      	lsls	r2, r2, #17
  pMPCWM_Desc[0].Length = ((reg_value & length_msk) >> length_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047d0:	045b      	lsls	r3, r3, #17

  if (MemBaseAddress != FMC_BANK3)
 c0047d2:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
  pMPCWM_Desc[0].Offset = ((reg_value & start_msk) >> start_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047d6:	604a      	str	r2, [r1, #4]
  pMPCWM_Desc[0].Length = ((reg_value & length_msk) >> length_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047d8:	608b      	str	r3, [r1, #8]
  if (MemBaseAddress != FMC_BANK3)
 c0047da:	d105      	bne.n	c0047e8 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x3c>
    pMPCWM_Desc[1].AreaId = GTZC_TZSC_MPCWM_ID2;
    pMPCWM_Desc[1].Offset = ((reg_value & start_msk) >> start_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
    pMPCWM_Desc[1].Length = ((reg_value & length_msk) >> length_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
  }

  return HAL_OK;
 c0047dc:	2000      	movs	r0, #0
 c0047de:	4770      	bx	lr
      register_address = (uint32_t) &(GTZC_TZSC_S->MPCWM3_NSWMR1);
 c0047e0:	4b0c      	ldr	r3, [pc, #48]	@ (c004814 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x68>)
 c0047e2:	e7ed      	b.n	c0047c0 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x14>
      register_address = (uint32_t) &(GTZC_TZSC_S->MPCWM1_NSWMR1);
 c0047e4:	4b0c      	ldr	r3, [pc, #48]	@ (c004818 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x6c>)
 c0047e6:	e7eb      	b.n	c0047c0 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x14>
        register_address = (uint32_t) &(GTZC_TZSC_S->MPCWM1_NSWMR2);
 c0047e8:	4a0c      	ldr	r2, [pc, #48]	@ (c00481c <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x70>)
 c0047ea:	4b0d      	ldr	r3, [pc, #52]	@ (c004820 <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x74>)
 c0047ec:	f1b0 4fc0 	cmp.w	r0, #1610612736	@ 0x60000000
 c0047f0:	bf18      	it	ne
 c0047f2:	4613      	movne	r3, r2
    pMPCWM_Desc[1].AreaId = GTZC_TZSC_MPCWM_ID2;
 c0047f4:	2201      	movs	r2, #1
    reg_value = READ_REG(*(__IO uint32_t *)register_address);
 c0047f6:	681b      	ldr	r3, [r3, #0]
    pMPCWM_Desc[1].AreaId = GTZC_TZSC_MPCWM_ID2;
 c0047f8:	610a      	str	r2, [r1, #16]
    pMPCWM_Desc[1].Offset = ((reg_value & start_msk) >> start_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047fa:	f3c3 020a 	ubfx	r2, r3, #0, #11
    pMPCWM_Desc[1].Length = ((reg_value & length_msk) >> length_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c0047fe:	f3c3 430b 	ubfx	r3, r3, #16, #12
    pMPCWM_Desc[1].Offset = ((reg_value & start_msk) >> start_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c004802:	0452      	lsls	r2, r2, #17
    pMPCWM_Desc[1].Length = ((reg_value & length_msk) >> length_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c004804:	045b      	lsls	r3, r3, #17
    pMPCWM_Desc[1].Offset = ((reg_value & start_msk) >> start_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c004806:	614a      	str	r2, [r1, #20]
    pMPCWM_Desc[1].Length = ((reg_value & length_msk) >> length_pos) * GTZC_TZSC_MPCWM_GRANULARITY;
 c004808:	618b      	str	r3, [r1, #24]
 c00480a:	e7e7      	b.n	c0047dc <HAL_GTZC_TZSC_MPCWM_GetConfigMemAttributes+0x30>
      return HAL_ERROR;
 c00480c:	2001      	movs	r0, #1
}
 c00480e:	4770      	bx	lr
 c004810:	50032438 	.word	0x50032438
 c004814:	50032440 	.word	0x50032440
 c004818:	50032430 	.word	0x50032430
 c00481c:	50032434 	.word	0x50032434
 c004820:	5003243c 	.word	0x5003243c

0c004824 <HAL_GTZC_TZSC_Lock>:
  */
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)

void HAL_GTZC_TZSC_Lock(GTZC_TZSC_TypeDef *TZSC_Instance)
{
  SET_BIT(TZSC_Instance->CR, GTZC_TZSC_CR_LCK_Msk);
 c004824:	6803      	ldr	r3, [r0, #0]
 c004826:	f043 0301 	orr.w	r3, r3, #1
 c00482a:	6003      	str	r3, [r0, #0]
}
 c00482c:	4770      	bx	lr

0c00482e <HAL_GTZC_TZSC_GetLock>:
  * @param  TZSC_Instance TZSC sub-block instance.
  * @retval Lock State (GTZC_TZSC_LOCK_OFF or GTZC_TZSC_LOCK_ON)
  */
uint32_t HAL_GTZC_TZSC_GetLock(const GTZC_TZSC_TypeDef *TZSC_Instance)
{
  return READ_BIT(TZSC_Instance->CR, GTZC_TZSC_CR_LCK_Msk);
 c00482e:	6800      	ldr	r0, [r0, #0]
}
 c004830:	f000 0001 	and.w	r0, r0, #1
 c004834:	4770      	bx	lr

0c004836 <HAL_GTZC_MPCBB_ConfigMem>:
  uint32_t size_mask;
  uint32_t size_in_superblocks;
  uint32_t i;

  /* check entry parameters */
  if ((!(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c004836:	f020 5080 	bic.w	r0, r0, #268435456	@ 0x10000000
 c00483a:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
{
 c00483e:	b5f0      	push	{r4, r5, r6, r7, lr}
  if ((!(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c004840:	d002      	beq.n	c004848 <HAL_GTZC_MPCBB_ConfigMem+0x12>
       &&  !(IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress)))
 c004842:	4b18      	ldr	r3, [pc, #96]	@ (c0048a4 <HAL_GTZC_MPCBB_ConfigMem+0x6e>)
 c004844:	4298      	cmp	r0, r3
 c004846:	d12b      	bne.n	c0048a0 <HAL_GTZC_MPCBB_ConfigMem+0x6a>
      || ((pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_ENABLE)
 c004848:	680b      	ldr	r3, [r1, #0]
 c00484a:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 c00484e:	d127      	bne.n	c0048a0 <HAL_GTZC_MPCBB_ConfigMem+0x6a>
          && (pMPCBB_desc->SecureRWIllegalMode != GTZC_MPCBB_SRWILADIS_DISABLE))
      || ((pMPCBB_desc->InvertSecureState != GTZC_MPCBB_INVSECSTATE_NOT_INVERTED)
 c004850:	684d      	ldr	r5, [r1, #4]
 c004852:	f035 4480 	bics.w	r4, r5, #1073741824	@ 0x40000000
 c004856:	d123      	bne.n	c0048a0 <HAL_GTZC_MPCBB_ConfigMem+0x6a>
    mpcbb_ptr = GTZC_MPCBB2_S;
    mem_size = GTZC_MEM_SIZE(SRAM2);
  }

  /* write vector register information */
  size_in_superblocks = (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE);
 c004858:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 c00485c:	bf14      	ite	ne
 c00485e:	2008      	movne	r0, #8
 c004860:	2018      	moveq	r0, #24
 c004862:	4a11      	ldr	r2, [pc, #68]	@ (c0048a8 <HAL_GTZC_MPCBB_ConfigMem+0x72>)
  reg_value |= pMPCBB_desc->SecureRWIllegalMode;
 c004864:	ea45 0503 	orr.w	r5, r5, r3
  size_in_superblocks = (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE);
 c004868:	4b10      	ldr	r3, [pc, #64]	@ (c0048ac <HAL_GTZC_MPCBB_ConfigMem+0x76>)
 c00486a:	bf08      	it	eq
 c00486c:	4613      	moveq	r3, r2
 c00486e:	1d0a      	adds	r2, r1, #4
  for (i = 0U; i < size_in_superblocks; i++)
  {
    WRITE_REG(mpcbb_ptr->VCTR[i],
 c004870:	f104 0640 	add.w	r6, r4, #64	@ 0x40
 c004874:	f852 7f04 	ldr.w	r7, [r2, #4]!
  for (i = 0U; i < size_in_superblocks; i++)
 c004878:	3401      	adds	r4, #1
 c00487a:	4284      	cmp	r4, r0
    WRITE_REG(mpcbb_ptr->VCTR[i],
 c00487c:	f843 7026 	str.w	r7, [r3, r6, lsl #2]
  for (i = 0U; i < size_in_superblocks; i++)
 c004880:	d1f6      	bne.n	c004870 <HAL_GTZC_MPCBB_ConfigMem+0x3a>
              pMPCBB_desc->AttributeConfig.MPCBB_SecConfig_array[i]);
  }

  /* write configuration and lock register information */
  MODIFY_REG(mpcbb_ptr->CR,
 c004882:	681a      	ldr	r2, [r3, #0]
             GTZC_MPCBB_CR_INVSECSTATE_Msk | GTZC_MPCBB_CR_SRWILADIS_Msk, reg_value);

  size_mask = (1UL << (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE)) - 1U;
  /* limitation: code not portable with memory > 256K */
  MODIFY_REG(mpcbb_ptr->LCKVTR1, size_mask, pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0]);
 c004884:	6e89      	ldr	r1, [r1, #104]	@ 0x68
  MODIFY_REG(mpcbb_ptr->CR,
 c004886:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 c00488a:	432a      	orrs	r2, r5
 c00488c:	601a      	str	r2, [r3, #0]
  size_mask = (1UL << (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE)) - 1U;
 c00488e:	f04f 32ff 	mov.w	r2, #4294967295
  MODIFY_REG(mpcbb_ptr->LCKVTR1, size_mask, pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0]);
 c004892:	6918      	ldr	r0, [r3, #16]
 c004894:	40a2      	lsls	r2, r4
 c004896:	4002      	ands	r2, r0

  return HAL_OK;
 c004898:	2000      	movs	r0, #0
  MODIFY_REG(mpcbb_ptr->LCKVTR1, size_mask, pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0]);
 c00489a:	430a      	orrs	r2, r1
 c00489c:	611a      	str	r2, [r3, #16]
}
 c00489e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 c0048a0:	2001      	movs	r0, #1
 c0048a2:	e7fc      	b.n	c00489e <HAL_GTZC_MPCBB_ConfigMem+0x68>
 c0048a4:	20030000 	.word	0x20030000
 c0048a8:	50032c00 	.word	0x50032c00
 c0048ac:	50033000 	.word	0x50033000

0c0048b0 <HAL_GTZC_MPCBB_GetConfigMem>:
  uint32_t size_mask;
  uint32_t size_in_superblocks;
  uint32_t i;

  /* check entry parameters */
  if (!(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c0048b0:	f020 5080 	bic.w	r0, r0, #268435456	@ 0x10000000
 c0048b4:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
{
 c0048b8:	b510      	push	{r4, lr}
  if (!(IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c0048ba:	d021      	beq.n	c004900 <HAL_GTZC_MPCBB_GetConfigMem+0x50>
      && !(IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress)))
 c0048bc:	4b13      	ldr	r3, [pc, #76]	@ (c00490c <HAL_GTZC_MPCBB_GetConfigMem+0x5c>)
 c0048be:	4298      	cmp	r0, r3
 c0048c0:	d122      	bne.n	c004908 <HAL_GTZC_MPCBB_GetConfigMem+0x58>
    mem_size = GTZC_MEM_SIZE(SRAM1);
  }
  else
  {
    mpcbb_ptr = GTZC_MPCBB2_S;
    mem_size = GTZC_MEM_SIZE(SRAM2);
 c0048c2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
    mpcbb_ptr = GTZC_MPCBB2_S;
 c0048c6:	4812      	ldr	r0, [pc, #72]	@ (c004910 <HAL_GTZC_MPCBB_GetConfigMem+0x60>)
  }

  /* read configuration and lock register information */
  reg_value = READ_REG(mpcbb_ptr->CR);
 c0048c8:	6802      	ldr	r2, [r0, #0]
  pMPCBB_desc->InvertSecureState = (reg_value & GTZC_MPCBB_CR_INVSECSTATE_Msk);
  pMPCBB_desc->SecureRWIllegalMode = (reg_value & GTZC_MPCBB_CR_SRWILADIS_Msk);
  size_mask = (1UL << (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE)) - 1U;
 c0048ca:	0b5b      	lsrs	r3, r3, #13
  pMPCBB_desc->InvertSecureState = (reg_value & GTZC_MPCBB_CR_INVSECSTATE_Msk);
 c0048cc:	f002 4480 	and.w	r4, r2, #1073741824	@ 0x40000000
 c0048d0:	604c      	str	r4, [r1, #4]
  /* limitation: code not portable with memory > 256K */
  pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0] = READ_REG(mpcbb_ptr->LCKVTR1)& size_mask;
 c0048d2:	f04f 34ff 	mov.w	r4, #4294967295
  pMPCBB_desc->SecureRWIllegalMode = (reg_value & GTZC_MPCBB_CR_SRWILADIS_Msk);
 c0048d6:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 c0048da:	600a      	str	r2, [r1, #0]
  pMPCBB_desc->AttributeConfig.MPCBB_LockConfig_array[0] = READ_REG(mpcbb_ptr->LCKVTR1)& size_mask;
 c0048dc:	6902      	ldr	r2, [r0, #16]
 c0048de:	409c      	lsls	r4, r3
 c0048e0:	ea22 0204 	bic.w	r2, r2, r4
 c0048e4:	668a      	str	r2, [r1, #104]	@ 0x68

  /* read vector register information */
  size_in_superblocks = (mem_size / GTZC_MPCBB_SUPERBLOCK_SIZE);
  for (i = 0U; i < size_in_superblocks; i++)
 c0048e6:	2200      	movs	r2, #0
 c0048e8:	3104      	adds	r1, #4
  {
    pMPCBB_desc->AttributeConfig.MPCBB_SecConfig_array[i] = mpcbb_ptr->VCTR[i];
 c0048ea:	f102 0440 	add.w	r4, r2, #64	@ 0x40
 c0048ee:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
  for (i = 0U; i < size_in_superblocks; i++)
 c0048f2:	3201      	adds	r2, #1
 c0048f4:	4293      	cmp	r3, r2
    pMPCBB_desc->AttributeConfig.MPCBB_SecConfig_array[i] = mpcbb_ptr->VCTR[i];
 c0048f6:	f841 4f04 	str.w	r4, [r1, #4]!
  for (i = 0U; i < size_in_superblocks; i++)
 c0048fa:	d1f6      	bne.n	c0048ea <HAL_GTZC_MPCBB_GetConfigMem+0x3a>
  }

  return HAL_OK;
 c0048fc:	2000      	movs	r0, #0
}
 c0048fe:	bd10      	pop	{r4, pc}
    mem_size = GTZC_MEM_SIZE(SRAM1);
 c004900:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
    mpcbb_ptr = GTZC_MPCBB1_S;
 c004904:	4803      	ldr	r0, [pc, #12]	@ (c004914 <HAL_GTZC_MPCBB_GetConfigMem+0x64>)
 c004906:	e7df      	b.n	c0048c8 <HAL_GTZC_MPCBB_GetConfigMem+0x18>
    return HAL_ERROR;
 c004908:	2001      	movs	r0, #1
 c00490a:	e7f8      	b.n	c0048fe <HAL_GTZC_MPCBB_GetConfigMem+0x4e>
 c00490c:	20030000 	.word	0x20030000
 c004910:	50033000 	.word	0x50033000
 c004914:	50032c00 	.word	0x50032c00

0c004918 <HAL_GTZC_MPCBB_ConfigMemAttributes>:
  uint32_t base_address, end_address;
  uint32_t block_start, offset_reg_start, offset_bit_start;
  uint32_t i;

  /* firstly check that MemAddress is well 256 Bytes aligned */
  if ((MemAddress % GTZC_MPCBB_BLOCK_SIZE) != 0U)
 c004918:	b2c3      	uxtb	r3, r0
{
 c00491a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if ((MemAddress % GTZC_MPCBB_BLOCK_SIZE) != 0U)
 c00491e:	b963      	cbnz	r3, c00493a <HAL_GTZC_MPCBB_ConfigMemAttributes+0x22>
    return HAL_ERROR;
  }

  /* check entry parameters and deduce physical base address */
  end_address = MemAddress + (NbBlocks * GTZC_MPCBB_BLOCK_SIZE) - 1U;
  if (((IS_ADDRESS_IN_NS(SRAM1, MemAddress))
 c004920:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
       && (IS_ADDRESS_IN_NS(SRAM1, end_address))) != 0U)
 c004924:	f5b4 3f40 	cmp.w	r4, #196608	@ 0x30000
  end_address = MemAddress + (NbBlocks * GTZC_MPCBB_BLOCK_SIZE) - 1U;
 c004928:	eb00 2301 	add.w	r3, r0, r1, lsl #8
       && (IS_ADDRESS_IN_NS(SRAM1, end_address))) != 0U)
 c00492c:	d207      	bcs.n	c00493e <HAL_GTZC_MPCBB_ConfigMemAttributes+0x26>
 c00492e:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 c004932:	3b01      	subs	r3, #1
 c004934:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 c004938:	d32c      	bcc.n	c004994 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x7c>
    return HAL_ERROR;
 c00493a:	2001      	movs	r0, #1
 c00493c:	e055      	b.n	c0049ea <HAL_GTZC_MPCBB_ConfigMemAttributes+0xd2>
  {
    mpcbb_ptr = GTZC_MPCBB1_S;
    base_address = SRAM1_BASE_NS;
  }
  else if (((IS_ADDRESS_IN_S(SRAM1, MemAddress))
 c00493e:	f100 4450 	add.w	r4, r0, #3489660928	@ 0xd0000000
            && (IS_ADDRESS_IN_S(SRAM1, end_address))) != 0U)
 c004942:	f5b4 3f40 	cmp.w	r4, #196608	@ 0x30000
 c004946:	d208      	bcs.n	c00495a <HAL_GTZC_MPCBB_ConfigMemAttributes+0x42>
 c004948:	f103 4350 	add.w	r3, r3, #3489660928	@ 0xd0000000
 c00494c:	3b01      	subs	r3, #1
 c00494e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 c004952:	d2f2      	bcs.n	c00493a <HAL_GTZC_MPCBB_ConfigMemAttributes+0x22>
  {
    mpcbb_ptr = GTZC_MPCBB1_S;
    base_address = SRAM1_BASE_S;
 c004954:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 c004958:	e01e      	b.n	c004998 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x80>
  }
  else if (((IS_ADDRESS_IN_NS(SRAM2, MemAddress))
 c00495a:	f100 445f 	add.w	r4, r0, #3741319168	@ 0xdf000000
 c00495e:	f504 047d 	add.w	r4, r4, #16580608	@ 0xfd0000
            && (IS_ADDRESS_IN_NS(SRAM2, end_address))) != 0U)
 c004962:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c004966:	d206      	bcs.n	c004976 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x5e>
 c004968:	4c27      	ldr	r4, [pc, #156]	@ (c004a08 <HAL_GTZC_MPCBB_ConfigMemAttributes+0xf0>)
 c00496a:	441c      	add	r4, r3
 c00496c:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c004970:	d2e3      	bcs.n	c00493a <HAL_GTZC_MPCBB_ConfigMemAttributes+0x22>
  {
    mpcbb_ptr = GTZC_MPCBB2_S;
    base_address = SRAM2_BASE_NS;
 c004972:	4b26      	ldr	r3, [pc, #152]	@ (c004a0c <HAL_GTZC_MPCBB_ConfigMemAttributes+0xf4>)
 c004974:	e00c      	b.n	c004990 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x78>
  }
  else if (((IS_ADDRESS_IN_S(SRAM2, MemAddress))
 c004976:	f100 444f 	add.w	r4, r0, #3472883712	@ 0xcf000000
 c00497a:	f504 047d 	add.w	r4, r4, #16580608	@ 0xfd0000
            && (IS_ADDRESS_IN_S(SRAM2, end_address))) != 0U)
 c00497e:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c004982:	d2da      	bcs.n	c00493a <HAL_GTZC_MPCBB_ConfigMemAttributes+0x22>
 c004984:	4c22      	ldr	r4, [pc, #136]	@ (c004a10 <HAL_GTZC_MPCBB_ConfigMemAttributes+0xf8>)
 c004986:	441c      	add	r4, r3
 c004988:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c00498c:	d2d5      	bcs.n	c00493a <HAL_GTZC_MPCBB_ConfigMemAttributes+0x22>
  {
    mpcbb_ptr = GTZC_MPCBB2_S;
    base_address = SRAM2_BASE_S;
 c00498e:	4b21      	ldr	r3, [pc, #132]	@ (c004a14 <HAL_GTZC_MPCBB_ConfigMemAttributes+0xfc>)
    mpcbb_ptr = GTZC_MPCBB2_S;
 c004990:	4c21      	ldr	r4, [pc, #132]	@ (c004a18 <HAL_GTZC_MPCBB_ConfigMemAttributes+0x100>)
 c004992:	e002      	b.n	c00499a <HAL_GTZC_MPCBB_ConfigMemAttributes+0x82>
    base_address = SRAM1_BASE_NS;
 c004994:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
    mpcbb_ptr = GTZC_MPCBB1_S;
 c004998:	4c20      	ldr	r4, [pc, #128]	@ (c004a1c <HAL_GTZC_MPCBB_ConfigMemAttributes+0x104>)
  {
    return HAL_ERROR;
  }

  /* get start coordinates of the configuration */
  block_start = (MemAddress - base_address) / GTZC_MPCBB_BLOCK_SIZE;
 c00499a:	1ac0      	subs	r0, r0, r3
  offset_reg_start = block_start / 32U;
 c00499c:	0b46      	lsrs	r6, r0, #13
  offset_bit_start = block_start % 32U;
 c00499e:	f3c0 2304 	ubfx	r3, r0, #8, #5

  for (i = 0U; i < NbBlocks; i++)
  {
    if (pMemAttributes[i] == GTZC_MCPBB_BLOCK_SEC)
 c0049a2:	f240 1e01 	movw	lr, #257	@ 0x101
  for (i = 0U; i < NbBlocks; i++)
 c0049a6:	2000      	movs	r0, #0
      SET_BIT(mpcbb_ptr->VCTR[offset_reg_start],
              1UL << (offset_bit_start % 32U));
    }
    else if (pMemAttributes[i] == GTZC_MCPBB_BLOCK_NSEC)
    {
      CLEAR_BIT(mpcbb_ptr->VCTR[offset_reg_start],
 c0049a8:	f04f 0c01 	mov.w	ip, #1
  for (i = 0U; i < NbBlocks; i++)
 c0049ac:	4288      	cmp	r0, r1
 c0049ae:	d019      	beq.n	c0049e4 <HAL_GTZC_MPCBB_ConfigMemAttributes+0xcc>
    if (pMemAttributes[i] == GTZC_MCPBB_BLOCK_SEC)
 c0049b0:	f852 5020 	ldr.w	r5, [r2, r0, lsl #2]
 c0049b4:	4575      	cmp	r5, lr
 c0049b6:	d112      	bne.n	c0049de <HAL_GTZC_MPCBB_ConfigMemAttributes+0xc6>
      SET_BIT(mpcbb_ptr->VCTR[offset_reg_start],
 c0049b8:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 c0049bc:	f8d7 8100 	ldr.w	r8, [r7, #256]	@ 0x100
 c0049c0:	f003 051f 	and.w	r5, r3, #31
 c0049c4:	fa0c f505 	lsl.w	r5, ip, r5
 c0049c8:	ea45 0508 	orr.w	r5, r5, r8
 c0049cc:	f8c7 5100 	str.w	r5, [r7, #256]	@ 0x100
    else
    {
      break;
    }

    offset_bit_start++;
 c0049d0:	3301      	adds	r3, #1
    if (offset_bit_start == 32U)
 c0049d2:	2b20      	cmp	r3, #32
    {
      offset_bit_start = 0U;
 c0049d4:	bf04      	itt	eq
 c0049d6:	2300      	moveq	r3, #0
      offset_reg_start++;
 c0049d8:	3601      	addeq	r6, #1
  for (i = 0U; i < NbBlocks; i++)
 c0049da:	3001      	adds	r0, #1
 c0049dc:	e7e6      	b.n	c0049ac <HAL_GTZC_MPCBB_ConfigMemAttributes+0x94>
    else if (pMemAttributes[i] == GTZC_MCPBB_BLOCK_NSEC)
 c0049de:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 c0049e2:	d004      	beq.n	c0049ee <HAL_GTZC_MPCBB_ConfigMemAttributes+0xd6>
    }
  }

  /* an unexpected value in pMemAttributes array leads to error status */
  if (i != NbBlocks)
 c0049e4:	1a40      	subs	r0, r0, r1
 c0049e6:	bf18      	it	ne
 c0049e8:	2001      	movne	r0, #1
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 c0049ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      CLEAR_BIT(mpcbb_ptr->VCTR[offset_reg_start],
 c0049ee:	eb04 0886 	add.w	r8, r4, r6, lsl #2
 c0049f2:	f8d8 5100 	ldr.w	r5, [r8, #256]	@ 0x100
 c0049f6:	f003 071f 	and.w	r7, r3, #31
 c0049fa:	fa0c f707 	lsl.w	r7, ip, r7
 c0049fe:	ea25 0507 	bic.w	r5, r5, r7
 c004a02:	f8c8 5100 	str.w	r5, [r8, #256]	@ 0x100
 c004a06:	e7e3      	b.n	c0049d0 <HAL_GTZC_MPCBB_ConfigMemAttributes+0xb8>
 c004a08:	dffcffff 	.word	0xdffcffff
 c004a0c:	20030000 	.word	0x20030000
 c004a10:	cffcffff 	.word	0xcffcffff
 c004a14:	30030000 	.word	0x30030000
 c004a18:	50033000 	.word	0x50033000
 c004a1c:	50032c00 	.word	0x50032c00

0c004a20 <HAL_GTZC_MPCBB_GetConfigMemAttributes>:
  uint32_t base_address, end_address;
  uint32_t block_start, offset_reg_start, offset_bit_start;
  uint32_t i;

  /* firstly check that MemAddress is well 256 Bytes aligned */
  if ((MemAddress % GTZC_MPCBB_BLOCK_SIZE) != 0U)
 c004a20:	b2c3      	uxtb	r3, r0
{
 c004a22:	b5f0      	push	{r4, r5, r6, r7, lr}
  if ((MemAddress % GTZC_MPCBB_BLOCK_SIZE) != 0U)
 c004a24:	b963      	cbnz	r3, c004a40 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x20>
    return HAL_ERROR;
  }

  /* check entry parameters and deduce physical base address */
  end_address = MemAddress + (NbBlocks * GTZC_MPCBB_BLOCK_SIZE) - 1U;
  if ((IS_ADDRESS_IN_NS(SRAM1, MemAddress))
 c004a26:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 c004a2a:	f5b4 3f40 	cmp.w	r4, #196608	@ 0x30000
  end_address = MemAddress + (NbBlocks * GTZC_MPCBB_BLOCK_SIZE) - 1U;
 c004a2e:	eb00 2301 	add.w	r3, r0, r1, lsl #8
  if ((IS_ADDRESS_IN_NS(SRAM1, MemAddress))
 c004a32:	d207      	bcs.n	c004a44 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x24>
      && (IS_ADDRESS_IN_NS(SRAM1, end_address)))
 c004a34:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 c004a38:	3b01      	subs	r3, #1
 c004a3a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 c004a3e:	d32c      	bcc.n	c004a9a <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x7a>
    return HAL_ERROR;
 c004a40:	2001      	movs	r0, #1
 c004a42:	e037      	b.n	c004ab4 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x94>
  {
    mpcbb_ptr = GTZC_MPCBB1_S;
    base_address = SRAM1_BASE_NS;
  }
  else if ((IS_ADDRESS_IN_S(SRAM1, MemAddress))
 c004a44:	f100 4450 	add.w	r4, r0, #3489660928	@ 0xd0000000
 c004a48:	f5b4 3f40 	cmp.w	r4, #196608	@ 0x30000
 c004a4c:	d208      	bcs.n	c004a60 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x40>
           && (IS_ADDRESS_IN_S(SRAM1, end_address)))
 c004a4e:	f103 4350 	add.w	r3, r3, #3489660928	@ 0xd0000000
 c004a52:	3b01      	subs	r3, #1
 c004a54:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 c004a58:	d2f2      	bcs.n	c004a40 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x20>
  {
    mpcbb_ptr = GTZC_MPCBB1_S;
    base_address = SRAM1_BASE_S;
 c004a5a:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 c004a5e:	e01e      	b.n	c004a9e <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x7e>
  }
  else if ((IS_ADDRESS_IN_NS(SRAM2, MemAddress))
 c004a60:	f100 445f 	add.w	r4, r0, #3741319168	@ 0xdf000000
 c004a64:	f504 047d 	add.w	r4, r4, #16580608	@ 0xfd0000
 c004a68:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c004a6c:	d206      	bcs.n	c004a7c <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x5c>
           && (IS_ADDRESS_IN_NS(SRAM2, end_address)))
 c004a6e:	4c1c      	ldr	r4, [pc, #112]	@ (c004ae0 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0xc0>)
 c004a70:	441c      	add	r4, r3
 c004a72:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c004a76:	d2e3      	bcs.n	c004a40 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x20>
  {
    mpcbb_ptr = GTZC_MPCBB2_S;
    base_address = SRAM2_BASE_NS;
 c004a78:	4b1a      	ldr	r3, [pc, #104]	@ (c004ae4 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0xc4>)
 c004a7a:	e00c      	b.n	c004a96 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x76>
  }
  else if ((IS_ADDRESS_IN_S(SRAM2, MemAddress))
 c004a7c:	f100 444f 	add.w	r4, r0, #3472883712	@ 0xcf000000
 c004a80:	f504 047d 	add.w	r4, r4, #16580608	@ 0xfd0000
 c004a84:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c004a88:	d2da      	bcs.n	c004a40 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x20>
           && (IS_ADDRESS_IN_S(SRAM2, end_address)))
 c004a8a:	4c17      	ldr	r4, [pc, #92]	@ (c004ae8 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0xc8>)
 c004a8c:	441c      	add	r4, r3
 c004a8e:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c004a92:	d2d5      	bcs.n	c004a40 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x20>
  {
    mpcbb_ptr = GTZC_MPCBB2_S;
    base_address = SRAM2_BASE_S;
 c004a94:	4b15      	ldr	r3, [pc, #84]	@ (c004aec <HAL_GTZC_MPCBB_GetConfigMemAttributes+0xcc>)
    mpcbb_ptr = GTZC_MPCBB2_S;
 c004a96:	4c16      	ldr	r4, [pc, #88]	@ (c004af0 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0xd0>)
 c004a98:	e002      	b.n	c004aa0 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x80>
    base_address = SRAM1_BASE_NS;
 c004a9a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
    mpcbb_ptr = GTZC_MPCBB1_S;
 c004a9e:	4c15      	ldr	r4, [pc, #84]	@ (c004af4 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0xd4>)
  offset_reg_start = block_start / 32U;
  offset_bit_start = block_start % 32U;

  for (i = 0U; i < NbBlocks; i++)
  {
    pMemAttributes[i] = READ_BIT(mpcbb_ptr->VCTR[offset_reg_start],
 c004aa0:	2701      	movs	r7, #1
  block_start = (MemAddress - base_address) / GTZC_MPCBB_BLOCK_SIZE;
 c004aa2:	1ac0      	subs	r0, r0, r3
  offset_reg_start = block_start / 32U;
 c004aa4:	0b45      	lsrs	r5, r0, #13
  offset_bit_start = block_start % 32U;
 c004aa6:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 c004aaa:	f3c0 2004 	ubfx	r0, r0, #8, #5
  for (i = 0U; i < NbBlocks; i++)
 c004aae:	428a      	cmp	r2, r1
 c004ab0:	d101      	bne.n	c004ab6 <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x96>
      offset_bit_start = 0U;
      offset_reg_start++;
    }
  }

  return HAL_OK;
 c004ab2:	2000      	movs	r0, #0
}
 c004ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    pMemAttributes[i] = READ_BIT(mpcbb_ptr->VCTR[offset_reg_start],
 c004ab6:	f105 0340 	add.w	r3, r5, #64	@ 0x40
 c004aba:	f854 c023 	ldr.w	ip, [r4, r3, lsl #2]
 c004abe:	f000 061f 	and.w	r6, r0, #31
 c004ac2:	fa07 f306 	lsl.w	r3, r7, r6
    offset_bit_start++;
 c004ac6:	3001      	adds	r0, #1
    pMemAttributes[i] = READ_BIT(mpcbb_ptr->VCTR[offset_reg_start],
 c004ac8:	ea03 030c 	and.w	r3, r3, ip
    if (offset_bit_start == 32U)
 c004acc:	2820      	cmp	r0, #32
                        >> (offset_bit_start % 32U);
 c004ace:	fa23 f306 	lsr.w	r3, r3, r6
      offset_bit_start = 0U;
 c004ad2:	bf08      	it	eq
 c004ad4:	2000      	moveq	r0, #0
    pMemAttributes[i] = READ_BIT(mpcbb_ptr->VCTR[offset_reg_start],
 c004ad6:	f842 3b04 	str.w	r3, [r2], #4
      offset_reg_start++;
 c004ada:	bf08      	it	eq
 c004adc:	3501      	addeq	r5, #1
  for (i = 0U; i < NbBlocks; i++)
 c004ade:	e7e6      	b.n	c004aae <HAL_GTZC_MPCBB_GetConfigMemAttributes+0x8e>
 c004ae0:	dffcffff 	.word	0xdffcffff
 c004ae4:	20030000 	.word	0x20030000
 c004ae8:	cffcffff 	.word	0xcffcffff
 c004aec:	30030000 	.word	0x30030000
 c004af0:	50033000 	.word	0x50033000
 c004af4:	50032c00 	.word	0x50032c00

0c004af8 <HAL_GTZC_MPCBB_LockConfig>:
  uint32_t base_address;
  uint32_t superblock_start, offset_bit_start;
  uint32_t i;

  /* firstly check that MemAddress is well 8KBytes aligned */
  if ((MemAddress % GTZC_MPCBB_SUPERBLOCK_SIZE) != 0U)
 c004af8:	f3c0 030c 	ubfx	r3, r0, #0, #13
{
 c004afc:	b5f0      	push	{r4, r5, r6, r7, lr}
  if ((MemAddress % GTZC_MPCBB_SUPERBLOCK_SIZE) != 0U)
 c004afe:	b95b      	cbnz	r3, c004b18 <HAL_GTZC_MPCBB_LockConfig+0x20>
  {
    return HAL_ERROR;
  }

  /* check entry parameters */
  if ((IS_ADDRESS_IN(SRAM1, MemAddress))
 c004b00:	f020 5480 	bic.w	r4, r0, #268435456	@ 0x10000000
 c004b04:	f104 4460 	add.w	r4, r4, #3758096384	@ 0xe0000000
 c004b08:	f5b4 3f40 	cmp.w	r4, #196608	@ 0x30000
 c004b0c:	d306      	bcc.n	c004b1c <HAL_GTZC_MPCBB_LockConfig+0x24>
  {
    base_address = GTZC_BASE_ADDRESS(SRAM1);
    /* limitation: code not portable with memory > 256K */
    reg_mpcbb = (__IO uint32_t *)&GTZC_MPCBB1_S->LCKVTR1;
  }
  else if ((IS_ADDRESS_IN(SRAM2, MemAddress))
 c004b0e:	4c22      	ldr	r4, [pc, #136]	@ (c004b98 <HAL_GTZC_MPCBB_LockConfig+0xa0>)
 c004b10:	4d22      	ldr	r5, [pc, #136]	@ (c004b9c <HAL_GTZC_MPCBB_LockConfig+0xa4>)
 c004b12:	4004      	ands	r4, r0
 c004b14:	42ac      	cmp	r4, r5
 c004b16:	d00f      	beq.n	c004b38 <HAL_GTZC_MPCBB_LockConfig+0x40>
    return HAL_ERROR;
 c004b18:	2001      	movs	r0, #1
 c004b1a:	e032      	b.n	c004b82 <HAL_GTZC_MPCBB_LockConfig+0x8a>
      && (IS_ADDRESS_IN(SRAM1, (MemAddress
 c004b1c:	eb00 3441 	add.w	r4, r0, r1, lsl #13
 c004b20:	f024 5480 	bic.w	r4, r4, #268435456	@ 0x10000000
 c004b24:	f104 4460 	add.w	r4, r4, #3758096384	@ 0xe0000000
 c004b28:	3c01      	subs	r4, #1
 c004b2a:	f5b4 3f40 	cmp.w	r4, #196608	@ 0x30000
 c004b2e:	d2f3      	bcs.n	c004b18 <HAL_GTZC_MPCBB_LockConfig+0x20>
    base_address = GTZC_BASE_ADDRESS(SRAM1);
 c004b30:	f04f 5440 	mov.w	r4, #805306368	@ 0x30000000
    reg_mpcbb = (__IO uint32_t *)&GTZC_MPCBB1_S->LCKVTR1;
 c004b34:	4e1a      	ldr	r6, [pc, #104]	@ (c004ba0 <HAL_GTZC_MPCBB_LockConfig+0xa8>)
 c004b36:	e00a      	b.n	c004b4e <HAL_GTZC_MPCBB_LockConfig+0x56>
           && (IS_ADDRESS_IN(SRAM2, (MemAddress
 c004b38:	4c1a      	ldr	r4, [pc, #104]	@ (c004ba4 <HAL_GTZC_MPCBB_LockConfig+0xac>)
 c004b3a:	eb00 3541 	add.w	r5, r0, r1, lsl #13
 c004b3e:	f025 5580 	bic.w	r5, r5, #268435456	@ 0x10000000
 c004b42:	442c      	add	r4, r5
 c004b44:	f5b4 3f80 	cmp.w	r4, #65536	@ 0x10000
 c004b48:	d2e6      	bcs.n	c004b18 <HAL_GTZC_MPCBB_LockConfig+0x20>
                                     + (NbSuperBlocks * GTZC_MPCBB_SUPERBLOCK_SIZE)
                                     - 1U))))
  {
    base_address = GTZC_BASE_ADDRESS(SRAM2);
 c004b4a:	4c17      	ldr	r4, [pc, #92]	@ (c004ba8 <HAL_GTZC_MPCBB_LockConfig+0xb0>)
    /* limitation: code not portable with memory > 256K */
    reg_mpcbb = (__IO uint32_t *)&GTZC_MPCBB2_S->LCKVTR1;
 c004b4c:	4e17      	ldr	r6, [pc, #92]	@ (c004bac <HAL_GTZC_MPCBB_LockConfig+0xb4>)
    {
      SET_BIT(*reg_mpcbb, 1UL << (offset_bit_start % 32U));
    }
    else if (pLockAttributes[i] == GTZC_MCPBB_SUPERBLOCK_UNLOCKED)
    {
      CLEAR_BIT(*reg_mpcbb, 1UL << (offset_bit_start % 32U));
 c004b4e:	2701      	movs	r7, #1
  superblock_start = (MemAddress - base_address) / GTZC_MPCBB_SUPERBLOCK_SIZE;
 c004b50:	1b00      	subs	r0, r0, r4
  offset_bit_start = superblock_start % 32U;
 c004b52:	f3c0 3044 	ubfx	r0, r0, #13, #5
  for (i = 0U; i < NbSuperBlocks; i++)
 c004b56:	428b      	cmp	r3, r1
 c004b58:	eb03 0400 	add.w	r4, r3, r0
 c004b5c:	d00e      	beq.n	c004b7c <HAL_GTZC_MPCBB_LockConfig+0x84>
    if (pLockAttributes[i] == GTZC_MCPBB_SUPERBLOCK_LOCKED)
 c004b5e:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 c004b62:	2d01      	cmp	r5, #1
 c004b64:	d109      	bne.n	c004b7a <HAL_GTZC_MPCBB_LockConfig+0x82>
      SET_BIT(*reg_mpcbb, 1UL << (offset_bit_start % 32U));
 c004b66:	f8d6 c000 	ldr.w	ip, [r6]
 c004b6a:	f004 041f 	and.w	r4, r4, #31
 c004b6e:	40a5      	lsls	r5, r4
 c004b70:	ea45 050c 	orr.w	r5, r5, ip
 c004b74:	6035      	str	r5, [r6, #0]
  for (i = 0U; i < NbSuperBlocks; i++)
 c004b76:	3301      	adds	r3, #1
 c004b78:	e7ed      	b.n	c004b56 <HAL_GTZC_MPCBB_LockConfig+0x5e>
    else if (pLockAttributes[i] == GTZC_MCPBB_SUPERBLOCK_UNLOCKED)
 c004b7a:	b11d      	cbz	r5, c004b84 <HAL_GTZC_MPCBB_LockConfig+0x8c>

    offset_bit_start++;
  }

  /* an unexpected value in pLockAttributes array leads to an error status */
  if (i != NbSuperBlocks)
 c004b7c:	1a58      	subs	r0, r3, r1
 c004b7e:	bf18      	it	ne
 c004b80:	2001      	movne	r0, #1
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 c004b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
      CLEAR_BIT(*reg_mpcbb, 1UL << (offset_bit_start % 32U));
 c004b84:	6835      	ldr	r5, [r6, #0]
 c004b86:	f004 041f 	and.w	r4, r4, #31
 c004b8a:	fa07 f404 	lsl.w	r4, r7, r4
 c004b8e:	ea25 0404 	bic.w	r4, r5, r4
 c004b92:	6034      	str	r4, [r6, #0]
 c004b94:	e7ef      	b.n	c004b76 <HAL_GTZC_MPCBB_LockConfig+0x7e>
 c004b96:	bf00      	nop
 c004b98:	efff0000 	.word	0xefff0000
 c004b9c:	20030000 	.word	0x20030000
 c004ba0:	50032c10 	.word	0x50032c10
 c004ba4:	dffcffff 	.word	0xdffcffff
 c004ba8:	30030000 	.word	0x30030000
 c004bac:	50033010 	.word	0x50033010

0c004bb0 <HAL_GTZC_MPCBB_GetLockConfig>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_MPCBB_GetLockConfig(uint32_t MemAddress,
                                               uint32_t NbSuperBlocks,
                                               uint32_t *pLockAttributes)
{
 c004bb0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t base_address;
  uint32_t superblock_start, offset_bit_start;
  uint32_t i;

  /* firstly check that MemAddress is well 8KBytes aligned */
  if ((MemAddress % GTZC_MPCBB_SUPERBLOCK_SIZE) != 0U)
 c004bb2:	f3c0 040c 	ubfx	r4, r0, #0, #13
 c004bb6:	b95c      	cbnz	r4, c004bd0 <HAL_GTZC_MPCBB_GetLockConfig+0x20>
  {
    return HAL_ERROR;
  }

  /* check entry parameters */
  if ((IS_ADDRESS_IN(SRAM1, MemAddress))
 c004bb8:	f020 5380 	bic.w	r3, r0, #268435456	@ 0x10000000
 c004bbc:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 c004bc0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 c004bc4:	d306      	bcc.n	c004bd4 <HAL_GTZC_MPCBB_GetLockConfig+0x24>
  {
    base_address = GTZC_BASE_ADDRESS(SRAM1);
    /* limitation: code not portable with memory > 256K */
    reg_mpcbb = GTZC_MPCBB1_S->LCKVTR1;
  }
  else if ((IS_ADDRESS_IN(SRAM2, MemAddress))
 c004bc6:	4b1a      	ldr	r3, [pc, #104]	@ (c004c30 <HAL_GTZC_MPCBB_GetLockConfig+0x80>)
 c004bc8:	4d1a      	ldr	r5, [pc, #104]	@ (c004c34 <HAL_GTZC_MPCBB_GetLockConfig+0x84>)
 c004bca:	4003      	ands	r3, r0
 c004bcc:	42ab      	cmp	r3, r5
 c004bce:	d016      	beq.n	c004bfe <HAL_GTZC_MPCBB_GetLockConfig+0x4e>
    return HAL_ERROR;
 c004bd0:	2001      	movs	r0, #1
 c004bd2:	e013      	b.n	c004bfc <HAL_GTZC_MPCBB_GetLockConfig+0x4c>
      && (IS_ADDRESS_IN(SRAM1, (MemAddress
 c004bd4:	eb00 3341 	add.w	r3, r0, r1, lsl #13
 c004bd8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 c004bdc:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 c004be0:	3b01      	subs	r3, #1
 c004be2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 c004be6:	d2f3      	bcs.n	c004bd0 <HAL_GTZC_MPCBB_GetLockConfig+0x20>
    reg_mpcbb = GTZC_MPCBB1_S->LCKVTR1;
 c004be8:	4b13      	ldr	r3, [pc, #76]	@ (c004c38 <HAL_GTZC_MPCBB_GetLockConfig+0x88>)
 c004bea:	691e      	ldr	r6, [r3, #16]
    base_address = GTZC_BASE_ADDRESS(SRAM1);
 c004bec:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
  superblock_start = (MemAddress - base_address) / GTZC_MPCBB_SUPERBLOCK_SIZE;
  offset_bit_start = superblock_start % 32U;

  for (i = 0U; i < NbSuperBlocks; i++)
  {
    pLockAttributes[i] = (reg_mpcbb & (1UL << (offset_bit_start % 32U)))
 c004bf0:	2701      	movs	r7, #1
  superblock_start = (MemAddress - base_address) / GTZC_MPCBB_SUPERBLOCK_SIZE;
 c004bf2:	1ac0      	subs	r0, r0, r3
 c004bf4:	0b40      	lsrs	r0, r0, #13
  for (i = 0U; i < NbSuperBlocks; i++)
 c004bf6:	428c      	cmp	r4, r1
 c004bf8:	d10e      	bne.n	c004c18 <HAL_GTZC_MPCBB_GetLockConfig+0x68>
                         >> (offset_bit_start % 32U);
    offset_bit_start++;
  }

  return HAL_OK;
 c004bfa:	2000      	movs	r0, #0
}
 c004bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
           && (IS_ADDRESS_IN(SRAM2, (MemAddress
 c004bfe:	4b0f      	ldr	r3, [pc, #60]	@ (c004c3c <HAL_GTZC_MPCBB_GetLockConfig+0x8c>)
 c004c00:	eb00 3541 	add.w	r5, r0, r1, lsl #13
 c004c04:	f025 5580 	bic.w	r5, r5, #268435456	@ 0x10000000
 c004c08:	442b      	add	r3, r5
 c004c0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 c004c0e:	d2df      	bcs.n	c004bd0 <HAL_GTZC_MPCBB_GetLockConfig+0x20>
    reg_mpcbb = GTZC_MPCBB2_S->LCKVTR1;
 c004c10:	4b0b      	ldr	r3, [pc, #44]	@ (c004c40 <HAL_GTZC_MPCBB_GetLockConfig+0x90>)
 c004c12:	691e      	ldr	r6, [r3, #16]
    base_address = GTZC_BASE_ADDRESS(SRAM2);
 c004c14:	4b0b      	ldr	r3, [pc, #44]	@ (c004c44 <HAL_GTZC_MPCBB_GetLockConfig+0x94>)
    reg_mpcbb = GTZC_MPCBB2_S->LCKVTR1;
 c004c16:	e7eb      	b.n	c004bf0 <HAL_GTZC_MPCBB_GetLockConfig+0x40>
    pLockAttributes[i] = (reg_mpcbb & (1UL << (offset_bit_start % 32U)))
 c004c18:	1825      	adds	r5, r4, r0
 c004c1a:	f005 051f 	and.w	r5, r5, #31
 c004c1e:	fa07 f305 	lsl.w	r3, r7, r5
 c004c22:	4033      	ands	r3, r6
                         >> (offset_bit_start % 32U);
 c004c24:	40eb      	lsrs	r3, r5
    pLockAttributes[i] = (reg_mpcbb & (1UL << (offset_bit_start % 32U)))
 c004c26:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
  for (i = 0U; i < NbSuperBlocks; i++)
 c004c2a:	3401      	adds	r4, #1
 c004c2c:	e7e3      	b.n	c004bf6 <HAL_GTZC_MPCBB_GetLockConfig+0x46>
 c004c2e:	bf00      	nop
 c004c30:	efff0000 	.word	0xefff0000
 c004c34:	20030000 	.word	0x20030000
 c004c38:	50032c00 	.word	0x50032c00
 c004c3c:	dffcffff 	.word	0xdffcffff
 c004c40:	50033000 	.word	0x50033000
 c004c44:	30030000 	.word	0x30030000

0c004c48 <HAL_GTZC_MPCBB_Lock>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_MPCBB_Lock(uint32_t MemBaseAddress)
{
  /* check entry parameters */
  if (IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c004c48:	f020 5080 	bic.w	r0, r0, #268435456	@ 0x10000000
 c004c4c:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 c004c50:	d106      	bne.n	c004c60 <HAL_GTZC_MPCBB_Lock+0x18>
  {
    SET_BIT(GTZC_MPCBB1_S->CR, GTZC_MPCBB_CR_LCK_Msk);
 c004c52:	4a07      	ldr	r2, [pc, #28]	@ (c004c70 <HAL_GTZC_MPCBB_Lock+0x28>)
 c004c54:	6813      	ldr	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 c004c56:	2000      	movs	r0, #0
    SET_BIT(GTZC_MPCBB1_S->CR, GTZC_MPCBB_CR_LCK_Msk);
 c004c58:	f043 0301 	orr.w	r3, r3, #1
 c004c5c:	6013      	str	r3, [r2, #0]
 c004c5e:	4770      	bx	lr
  else if (IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress))
 c004c60:	4b04      	ldr	r3, [pc, #16]	@ (c004c74 <HAL_GTZC_MPCBB_Lock+0x2c>)
 c004c62:	4298      	cmp	r0, r3
 c004c64:	d101      	bne.n	c004c6a <HAL_GTZC_MPCBB_Lock+0x22>
    SET_BIT(GTZC_MPCBB2_S->CR, GTZC_MPCBB_CR_LCK_Msk);
 c004c66:	4a04      	ldr	r2, [pc, #16]	@ (c004c78 <HAL_GTZC_MPCBB_Lock+0x30>)
 c004c68:	e7f4      	b.n	c004c54 <HAL_GTZC_MPCBB_Lock+0xc>
    return HAL_ERROR;
 c004c6a:	2001      	movs	r0, #1
}
 c004c6c:	4770      	bx	lr
 c004c6e:	bf00      	nop
 c004c70:	50032c00 	.word	0x50032c00
 c004c74:	20030000 	.word	0x20030000
 c004c78:	50033000 	.word	0x50033000

0c004c7c <HAL_GTZC_MPCBB_GetLock>:
  */
HAL_StatusTypeDef HAL_GTZC_MPCBB_GetLock(uint32_t MemBaseAddress,
                                         uint32_t *pLockState)
{
  /* check entry parameters */
  if (IS_GTZC_BASE_ADDRESS(SRAM1, MemBaseAddress))
 c004c7c:	f020 5080 	bic.w	r0, r0, #268435456	@ 0x10000000
 c004c80:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 c004c84:	d106      	bne.n	c004c94 <HAL_GTZC_MPCBB_GetLock+0x18>
  {
    *pLockState = READ_BIT(GTZC_MPCBB1_S->CR, GTZC_MPCBB_CR_LCK_Msk);
 c004c86:	4b07      	ldr	r3, [pc, #28]	@ (c004ca4 <HAL_GTZC_MPCBB_GetLock+0x28>)
 c004c88:	681b      	ldr	r3, [r3, #0]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 c004c8a:	2000      	movs	r0, #0
    *pLockState = READ_BIT(GTZC_MPCBB1_S->CR, GTZC_MPCBB_CR_LCK_Msk);
 c004c8c:	f003 0301 	and.w	r3, r3, #1
 c004c90:	600b      	str	r3, [r1, #0]
 c004c92:	4770      	bx	lr
  else if (IS_GTZC_BASE_ADDRESS(SRAM2, MemBaseAddress))
 c004c94:	4b04      	ldr	r3, [pc, #16]	@ (c004ca8 <HAL_GTZC_MPCBB_GetLock+0x2c>)
 c004c96:	4298      	cmp	r0, r3
 c004c98:	d102      	bne.n	c004ca0 <HAL_GTZC_MPCBB_GetLock+0x24>
    *pLockState = READ_BIT(GTZC_MPCBB2_S->CR, GTZC_MPCBB_CR_LCK_Msk);
 c004c9a:	f103 2330 	add.w	r3, r3, #805318656	@ 0x30003000
 c004c9e:	e7f3      	b.n	c004c88 <HAL_GTZC_MPCBB_GetLock+0xc>
    return HAL_ERROR;
 c004ca0:	2001      	movs	r0, #1
}
 c004ca2:	4770      	bx	lr
 c004ca4:	50032c00 	.word	0x50032c00
 c004ca8:	20030000 	.word	0x20030000

0c004cac <HAL_GTZC_TZIC_DisableIT>:
  *         This parameter can be a value of @ref GTZC_TZSC_TZIC_PeriphId.
  *         Use GTZC_PERIPH_ALL to select all peripherals.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_GTZC_TZIC_DisableIT(uint32_t PeriphId)
{
 c004cac:	b510      	push	{r4, lr}
  uint32_t register_address;

  /* check entry parameters */
  if ((HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZIC_PERIPH_NUMBER)
 c004cae:	0f03      	lsrs	r3, r0, #28
 c004cb0:	f000 041f 	and.w	r4, r0, #31
 c004cb4:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 c004cb8:	2a47      	cmp	r2, #71	@ 0x47
 c004cba:	d814      	bhi.n	c004ce6 <HAL_GTZC_TZIC_DisableIT+0x3a>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c004cbc:	0681      	lsls	r1, r0, #26
 c004cbe:	d506      	bpl.n	c004cce <HAL_GTZC_TZIC_DisableIT+0x22>
 c004cc0:	b98a      	cbnz	r2, c004ce6 <HAL_GTZC_TZIC_DisableIT+0x3a>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
  {
    /* same configuration is applied to all peripherals */
    WRITE_REG(GTZC_TZIC->IER1, 0U);
 c004cc2:	4b0a      	ldr	r3, [pc, #40]	@ (c004cec <HAL_GTZC_TZIC_DisableIT+0x40>)
 c004cc4:	601a      	str	r2, [r3, #0]
    WRITE_REG(GTZC_TZIC->IER2, 0U);
 c004cc6:	605a      	str	r2, [r3, #4]
    WRITE_REG(GTZC_TZIC->IER3, 0U);
 c004cc8:	609a      	str	r2, [r3, #8]
    /* common case where only one peripheral is configured */
    register_address = (uint32_t) &(GTZC_TZIC->IER1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
    CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
  }

  return HAL_OK;
 c004cca:	2000      	movs	r0, #0
}
 c004ccc:	bd10      	pop	{r4, pc}
    CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c004cce:	2101      	movs	r1, #1
    register_address = (uint32_t) &(GTZC_TZIC->IER1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c004cd0:	f103 53a0 	add.w	r3, r3, #335544320	@ 0x14000000
 c004cd4:	f503 434a 	add.w	r3, r3, #51712	@ 0xca00
 c004cd8:	009b      	lsls	r3, r3, #2
    CLEAR_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c004cda:	681a      	ldr	r2, [r3, #0]
 c004cdc:	40a1      	lsls	r1, r4
 c004cde:	ea22 0201 	bic.w	r2, r2, r1
 c004ce2:	601a      	str	r2, [r3, #0]
 c004ce4:	e7f1      	b.n	c004cca <HAL_GTZC_TZIC_DisableIT+0x1e>
    return HAL_ERROR;
 c004ce6:	2001      	movs	r0, #1
 c004ce8:	e7f0      	b.n	c004ccc <HAL_GTZC_TZIC_DisableIT+0x20>
 c004cea:	bf00      	nop
 c004cec:	50032800 	.word	0x50032800

0c004cf0 <HAL_GTZC_TZIC_EnableIT>:
HAL_StatusTypeDef HAL_GTZC_TZIC_EnableIT(uint32_t PeriphId)
{
  uint32_t register_address;

  /* check entry parameters */
  if ((HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZIC_PERIPH_NUMBER)
 c004cf0:	0f03      	lsrs	r3, r0, #28
 c004cf2:	f000 011f 	and.w	r1, r0, #31
 c004cf6:	eb01 1243 	add.w	r2, r1, r3, lsl #5
 c004cfa:	2a47      	cmp	r2, #71	@ 0x47
 c004cfc:	d817      	bhi.n	c004d2e <HAL_GTZC_TZIC_EnableIT+0x3e>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c004cfe:	0680      	lsls	r0, r0, #26
 c004d00:	d50a      	bpl.n	c004d18 <HAL_GTZC_TZIC_EnableIT+0x28>
 c004d02:	b9a2      	cbnz	r2, c004d2e <HAL_GTZC_TZIC_EnableIT+0x3e>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
  {
    /* same configuration is applied to all peripherals */
    WRITE_REG(GTZC_TZIC->IER1, TZIC_IER1_ALL);
 c004d04:	f04f 32ff 	mov.w	r2, #4294967295
 c004d08:	4b0a      	ldr	r3, [pc, #40]	@ (c004d34 <HAL_GTZC_TZIC_EnableIT+0x44>)
 c004d0a:	601a      	str	r2, [r3, #0]
    WRITE_REG(GTZC_TZIC->IER2, TZIC_IER2_ALL);
 c004d0c:	4a0a      	ldr	r2, [pc, #40]	@ (c004d38 <HAL_GTZC_TZIC_EnableIT+0x48>)
 c004d0e:	605a      	str	r2, [r3, #4]
    WRITE_REG(GTZC_TZIC->IER3, TZIC_IER3_ALL);
 c004d10:	22ff      	movs	r2, #255	@ 0xff
 c004d12:	609a      	str	r2, [r3, #8]
    /* common case where only one peripheral is configured */
    register_address = (uint32_t) &(GTZC_TZIC->IER1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
  }

  return HAL_OK;
 c004d14:	2000      	movs	r0, #0
 c004d16:	4770      	bx	lr
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c004d18:	2201      	movs	r2, #1
    register_address = (uint32_t) &(GTZC_TZIC->IER1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c004d1a:	f103 53a0 	add.w	r3, r3, #335544320	@ 0x14000000
 c004d1e:	f503 434a 	add.w	r3, r3, #51712	@ 0xca00
 c004d22:	009b      	lsls	r3, r3, #2
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c004d24:	6818      	ldr	r0, [r3, #0]
 c004d26:	408a      	lsls	r2, r1
 c004d28:	4302      	orrs	r2, r0
 c004d2a:	601a      	str	r2, [r3, #0]
 c004d2c:	e7f2      	b.n	c004d14 <HAL_GTZC_TZIC_EnableIT+0x24>
    return HAL_ERROR;
 c004d2e:	2001      	movs	r0, #1
}
 c004d30:	4770      	bx	lr
 c004d32:	bf00      	nop
 c004d34:	50032800 	.word	0x50032800
 c004d38:	3fff6fff 	.word	0x3fff6fff

0c004d3c <HAL_GTZC_TZIC_GetFlag>:
  *         Element content is either GTZC_TZIC_NO_ILA_EVENT
  *         or GTZC_TZSC_ILA_EVENT_PENDING.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_GTZC_TZIC_GetFlag(uint32_t PeriphId, uint32_t *pFlag)
{
 c004d3c:	b570      	push	{r4, r5, r6, lr}
  uint32_t i;
  uint32_t reg_value;
  uint32_t register_address;

  /* check entry parameters */
  if ((HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZIC_PERIPH_NUMBER)
 c004d3e:	f000 021f 	and.w	r2, r0, #31
 c004d42:	0f04      	lsrs	r4, r0, #28
 c004d44:	eb02 1344 	add.w	r3, r2, r4, lsl #5
 c004d48:	2b47      	cmp	r3, #71	@ 0x47
 c004d4a:	d837      	bhi.n	c004dbc <HAL_GTZC_TZIC_GetFlag+0x80>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c004d4c:	0680      	lsls	r0, r0, #26
 c004d4e:	d52b      	bpl.n	c004da8 <HAL_GTZC_TZIC_GetFlag+0x6c>
 c004d50:	bba3      	cbnz	r3, c004dbc <HAL_GTZC_TZIC_GetFlag+0x80>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
  {
    /* special case where it is applied to all peripherals */
    reg_value = READ_REG(GTZC_TZIC->SR1);
 c004d52:	4a1b      	ldr	r2, [pc, #108]	@ (c004dc0 <HAL_GTZC_TZIC_GetFlag+0x84>)
    for (i = 0U; i < 32U; i++)
    {
      pFlag[i] = (reg_value & (1UL << i)) >> i;
 c004d54:	2501      	movs	r5, #1
    reg_value = READ_REG(GTZC_TZIC->SR1);
 c004d56:	6914      	ldr	r4, [r2, #16]
    for (i = 0U; i < 32U; i++)
 c004d58:	461a      	mov	r2, r3
      pFlag[i] = (reg_value & (1UL << i)) >> i;
 c004d5a:	fa05 f002 	lsl.w	r0, r5, r2
 c004d5e:	4020      	ands	r0, r4
 c004d60:	40d0      	lsrs	r0, r2
 c004d62:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
    for (i = 0U; i < 32U; i++)
 c004d66:	3201      	adds	r2, #1
 c004d68:	2a20      	cmp	r2, #32
 c004d6a:	d1f6      	bne.n	c004d5a <HAL_GTZC_TZIC_GetFlag+0x1e>
    }

    reg_value = READ_REG(GTZC_TZIC->SR2);
 c004d6c:	4a14      	ldr	r2, [pc, #80]	@ (c004dc0 <HAL_GTZC_TZIC_GetFlag+0x84>)
    for (/*i = 32U*/; i < 64U; i++)
    {
      pFlag[i] = (reg_value & (1UL << (i - 32U))) >> (i - 32U);
 c004d6e:	2601      	movs	r6, #1
    reg_value = READ_REG(GTZC_TZIC->SR2);
 c004d70:	6955      	ldr	r5, [r2, #20]
 c004d72:	2200      	movs	r2, #0
 c004d74:	f101 047c 	add.w	r4, r1, #124	@ 0x7c
      pFlag[i] = (reg_value & (1UL << (i - 32U))) >> (i - 32U);
 c004d78:	fa06 f002 	lsl.w	r0, r6, r2
 c004d7c:	4028      	ands	r0, r5
 c004d7e:	40d0      	lsrs	r0, r2
    for (/*i = 32U*/; i < 64U; i++)
 c004d80:	3201      	adds	r2, #1
 c004d82:	2a20      	cmp	r2, #32
      pFlag[i] = (reg_value & (1UL << (i - 32U))) >> (i - 32U);
 c004d84:	f844 0f04 	str.w	r0, [r4, #4]!
    for (/*i = 32U*/; i < 64U; i++)
 c004d88:	d1f6      	bne.n	c004d78 <HAL_GTZC_TZIC_GetFlag+0x3c>
    }

    reg_value = READ_REG(GTZC_TZIC->SR3);
    for (/*i = 64U*/; i < GTZC_TZIC_PERIPH_NUMBER; i++)
    {
      pFlag[i] = (reg_value & (1UL << (i - 64U))) >> (i - 64U);
 c004d8a:	2401      	movs	r4, #1
    reg_value = READ_REG(GTZC_TZIC->SR3);
 c004d8c:	4a0c      	ldr	r2, [pc, #48]	@ (c004dc0 <HAL_GTZC_TZIC_GetFlag+0x84>)
 c004d8e:	31fc      	adds	r1, #252	@ 0xfc
 c004d90:	6990      	ldr	r0, [r2, #24]
      pFlag[i] = (reg_value & (1UL << (i - 64U))) >> (i - 64U);
 c004d92:	fa04 f203 	lsl.w	r2, r4, r3
 c004d96:	4002      	ands	r2, r0
 c004d98:	40da      	lsrs	r2, r3
    for (/*i = 64U*/; i < GTZC_TZIC_PERIPH_NUMBER; i++)
 c004d9a:	3301      	adds	r3, #1
 c004d9c:	2b08      	cmp	r3, #8
      pFlag[i] = (reg_value & (1UL << (i - 64U))) >> (i - 64U);
 c004d9e:	f841 2f04 	str.w	r2, [r1, #4]!
    for (/*i = 64U*/; i < GTZC_TZIC_PERIPH_NUMBER; i++)
 c004da2:	d1f6      	bne.n	c004d92 <HAL_GTZC_TZIC_GetFlag+0x56>
    register_address = (uint32_t) &(GTZC_TZIC->SR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
    *pFlag = READ_BIT(*(__IO uint32_t *)register_address,
                      1UL << GTZC_GET_PERIPH_POS(PeriphId)) >> GTZC_GET_PERIPH_POS(PeriphId);
  }

  return HAL_OK;
 c004da4:	2000      	movs	r0, #0
}
 c004da6:	bd70      	pop	{r4, r5, r6, pc}
    register_address = (uint32_t) &(GTZC_TZIC->SR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c004da8:	4b06      	ldr	r3, [pc, #24]	@ (c004dc4 <HAL_GTZC_TZIC_GetFlag+0x88>)
 c004daa:	4423      	add	r3, r4
 c004dac:	009b      	lsls	r3, r3, #2
    *pFlag = READ_BIT(*(__IO uint32_t *)register_address,
 c004dae:	6818      	ldr	r0, [r3, #0]
 c004db0:	2301      	movs	r3, #1
 c004db2:	4093      	lsls	r3, r2
 c004db4:	4003      	ands	r3, r0
                      1UL << GTZC_GET_PERIPH_POS(PeriphId)) >> GTZC_GET_PERIPH_POS(PeriphId);
 c004db6:	40d3      	lsrs	r3, r2
    *pFlag = READ_BIT(*(__IO uint32_t *)register_address,
 c004db8:	600b      	str	r3, [r1, #0]
 c004dba:	e7f3      	b.n	c004da4 <HAL_GTZC_TZIC_GetFlag+0x68>
    return HAL_ERROR;
 c004dbc:	2001      	movs	r0, #1
 c004dbe:	e7f2      	b.n	c004da6 <HAL_GTZC_TZIC_GetFlag+0x6a>
 c004dc0:	50032800 	.word	0x50032800
 c004dc4:	1400ca04 	.word	0x1400ca04

0c004dc8 <HAL_GTZC_TZIC_ClearFlag>:
HAL_StatusTypeDef HAL_GTZC_TZIC_ClearFlag(uint32_t PeriphId)
{
  uint32_t register_address;

  /* check entry parameters */
  if ((HAL_GTZC_GET_ARRAY_INDEX(PeriphId) >= GTZC_TZIC_PERIPH_NUMBER)
 c004dc8:	0f02      	lsrs	r2, r0, #28
 c004dca:	f000 011f 	and.w	r1, r0, #31
 c004dce:	eb01 1342 	add.w	r3, r1, r2, lsl #5
 c004dd2:	2b47      	cmp	r3, #71	@ 0x47
 c004dd4:	d815      	bhi.n	c004e02 <HAL_GTZC_TZIC_ClearFlag+0x3a>
      || (((PeriphId & GTZC_PERIPH_ALL) != 0U) && (HAL_GTZC_GET_ARRAY_INDEX(PeriphId) != 0U)))
 c004dd6:	0680      	lsls	r0, r0, #26
 c004dd8:	d50a      	bpl.n	c004df0 <HAL_GTZC_TZIC_ClearFlag+0x28>
 c004dda:	b993      	cbnz	r3, c004e02 <HAL_GTZC_TZIC_ClearFlag+0x3a>
  }

  if ((PeriphId & GTZC_PERIPH_ALL) != 0U)
  {
    /* same configuration is applied to all peripherals */
    WRITE_REG(GTZC_TZIC->FCR1, TZIC_FCR1_ALL);
 c004ddc:	f04f 32ff 	mov.w	r2, #4294967295
 c004de0:	4b09      	ldr	r3, [pc, #36]	@ (c004e08 <HAL_GTZC_TZIC_ClearFlag+0x40>)
 c004de2:	621a      	str	r2, [r3, #32]
    WRITE_REG(GTZC_TZIC->FCR2, TZIC_FCR2_ALL);
 c004de4:	4a09      	ldr	r2, [pc, #36]	@ (c004e0c <HAL_GTZC_TZIC_ClearFlag+0x44>)
 c004de6:	625a      	str	r2, [r3, #36]	@ 0x24
    WRITE_REG(GTZC_TZIC->FCR3, TZIC_FCR3_ALL);
 c004de8:	22ff      	movs	r2, #255	@ 0xff
 c004dea:	629a      	str	r2, [r3, #40]	@ 0x28
    /* common case where only one peripheral is configured */
    register_address = (uint32_t) &(GTZC_TZIC->FCR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
  }

  return HAL_OK;
 c004dec:	2000      	movs	r0, #0
 c004dee:	4770      	bx	lr
    register_address = (uint32_t) &(GTZC_TZIC->FCR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c004df0:	4b07      	ldr	r3, [pc, #28]	@ (c004e10 <HAL_GTZC_TZIC_ClearFlag+0x48>)
 c004df2:	4413      	add	r3, r2
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c004df4:	2201      	movs	r2, #1
    register_address = (uint32_t) &(GTZC_TZIC->FCR1) + (4U * GTZC_GET_REG_INDEX(PeriphId));
 c004df6:	009b      	lsls	r3, r3, #2
    SET_BIT(*(__IO uint32_t *)register_address, 1UL << GTZC_GET_PERIPH_POS(PeriphId));
 c004df8:	6818      	ldr	r0, [r3, #0]
 c004dfa:	408a      	lsls	r2, r1
 c004dfc:	4302      	orrs	r2, r0
 c004dfe:	601a      	str	r2, [r3, #0]
 c004e00:	e7f4      	b.n	c004dec <HAL_GTZC_TZIC_ClearFlag+0x24>
    return HAL_ERROR;
 c004e02:	2001      	movs	r0, #1
}
 c004e04:	4770      	bx	lr
 c004e06:	bf00      	nop
 c004e08:	50032800 	.word	0x50032800
 c004e0c:	3fff6fff 	.word	0x3fff6fff
 c004e10:	1400ca08 	.word	0x1400ca08

0c004e14 <HAL_GTZC_TZIC_Callback>:
  UNUSED(PeriphId);

  /* NOTE: This function should not be modified. When the callback is needed,
   * the HAL_GTZC_TZIC_Callback is to be implemented in the user file
   */
}
 c004e14:	4770      	bx	lr

0c004e16 <HAL_GTZC_IRQHandler>:
{
 c004e16:	b538      	push	{r3, r4, r5, lr}
  ier_itsources = READ_REG(GTZC_TZIC->IER1);
 c004e18:	4b1a      	ldr	r3, [pc, #104]	@ (c004e84 <HAL_GTZC_IRQHandler+0x6e>)
 c004e1a:	681c      	ldr	r4, [r3, #0]
  sr_flags      = READ_REG(GTZC_TZIC->SR1);
 c004e1c:	691a      	ldr	r2, [r3, #16]
  if (flag != 0U)
 c004e1e:	4014      	ands	r4, r2
 c004e20:	d00b      	beq.n	c004e3a <HAL_GTZC_IRQHandler+0x24>
    WRITE_REG(GTZC_TZIC->FCR1, flag);
 c004e22:	621c      	str	r4, [r3, #32]
    position = 0U;
 c004e24:	2500      	movs	r5, #0
    while ((flag >> position) != 0U)
 c004e26:	4623      	mov	r3, r4
      if ((flag & (1UL << position)) != 0U)
 c004e28:	07d9      	lsls	r1, r3, #31
 c004e2a:	d502      	bpl.n	c004e32 <HAL_GTZC_IRQHandler+0x1c>
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG1 | position);
 c004e2c:	4628      	mov	r0, r5
 c004e2e:	f7ff fff1 	bl	c004e14 <HAL_GTZC_TZIC_Callback>
      position++;
 c004e32:	3501      	adds	r5, #1
    while ((flag >> position) != 0U)
 c004e34:	fa34 f305 	lsrs.w	r3, r4, r5
 c004e38:	d1f6      	bne.n	c004e28 <HAL_GTZC_IRQHandler+0x12>
  ier_itsources = READ_REG(GTZC_TZIC->IER2);
 c004e3a:	4b12      	ldr	r3, [pc, #72]	@ (c004e84 <HAL_GTZC_IRQHandler+0x6e>)
 c004e3c:	685c      	ldr	r4, [r3, #4]
  sr_flags      = READ_REG(GTZC_TZIC->SR2);
 c004e3e:	695a      	ldr	r2, [r3, #20]
  if (flag != 0U)
 c004e40:	4014      	ands	r4, r2
 c004e42:	d00c      	beq.n	c004e5e <HAL_GTZC_IRQHandler+0x48>
    WRITE_REG(GTZC_TZIC->FCR2, flag);
 c004e44:	625c      	str	r4, [r3, #36]	@ 0x24
    position = 0U;
 c004e46:	2500      	movs	r5, #0
    while ((flag >> position) != 0U)
 c004e48:	4623      	mov	r3, r4
      if ((flag & (1UL << position)) != 0U)
 c004e4a:	07da      	lsls	r2, r3, #31
 c004e4c:	d503      	bpl.n	c004e56 <HAL_GTZC_IRQHandler+0x40>
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG2 | position);
 c004e4e:	f045 5080 	orr.w	r0, r5, #268435456	@ 0x10000000
 c004e52:	f7ff ffdf 	bl	c004e14 <HAL_GTZC_TZIC_Callback>
      position++;
 c004e56:	3501      	adds	r5, #1
    while ((flag >> position) != 0U)
 c004e58:	fa34 f305 	lsrs.w	r3, r4, r5
 c004e5c:	d1f5      	bne.n	c004e4a <HAL_GTZC_IRQHandler+0x34>
  ier_itsources = READ_REG(GTZC_TZIC->IER3);
 c004e5e:	4b09      	ldr	r3, [pc, #36]	@ (c004e84 <HAL_GTZC_IRQHandler+0x6e>)
 c004e60:	689c      	ldr	r4, [r3, #8]
  sr_flags      = READ_REG(GTZC_TZIC->SR3);
 c004e62:	699a      	ldr	r2, [r3, #24]
  if (flag != 0U)
 c004e64:	4014      	ands	r4, r2
 c004e66:	d00c      	beq.n	c004e82 <HAL_GTZC_IRQHandler+0x6c>
    WRITE_REG(GTZC_TZIC->FCR3, flag);
 c004e68:	629c      	str	r4, [r3, #40]	@ 0x28
    position = 0U;
 c004e6a:	2500      	movs	r5, #0
    while ((flag >> position) != 0U)
 c004e6c:	4623      	mov	r3, r4
      if ((flag & (1UL << position)) != 0U)
 c004e6e:	07db      	lsls	r3, r3, #31
 c004e70:	d503      	bpl.n	c004e7a <HAL_GTZC_IRQHandler+0x64>
        HAL_GTZC_TZIC_Callback(GTZC_PERIPH_REG3 | position);
 c004e72:	f045 5000 	orr.w	r0, r5, #536870912	@ 0x20000000
 c004e76:	f7ff ffcd 	bl	c004e14 <HAL_GTZC_TZIC_Callback>
      position++;
 c004e7a:	3501      	adds	r5, #1
    while ((flag >> position) != 0U)
 c004e7c:	fa34 f305 	lsrs.w	r3, r4, r5
 c004e80:	d1f5      	bne.n	c004e6e <HAL_GTZC_IRQHandler+0x58>
}
 c004e82:	bd38      	pop	{r3, r4, r5, pc}
 c004e84:	50032800 	.word	0x50032800

0c004e88 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 c004e88:	4601      	mov	r1, r0

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 c004e8a:	4a06      	ldr	r2, [pc, #24]	@ (c004ea4 <HAL_ICACHE_ConfigAssociativityMode+0x1c>)
 c004e8c:	6810      	ldr	r0, [r2, #0]
 c004e8e:	f010 0001 	ands.w	r0, r0, #1
  {
    status = HAL_ERROR;
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 c004e92:	bf09      	itett	eq
 c004e94:	6813      	ldreq	r3, [r2, #0]
    status = HAL_ERROR;
 c004e96:	2001      	movne	r0, #1
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 c004e98:	f023 0304 	biceq.w	r3, r3, #4
 c004e9c:	430b      	orreq	r3, r1
 c004e9e:	bf08      	it	eq
 c004ea0:	6013      	streq	r3, [r2, #0]
  }

  return status;
}
 c004ea2:	4770      	bx	lr
 c004ea4:	50030400 	.word	0x50030400

0c004ea8 <HAL_ICACHE_DeInit>:
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_DeInit(void)
{
  /* Reset interrupt enable value */
  WRITE_REG(ICACHE->IER, 0U);
 c004ea8:	2000      	movs	r0, #0

  /* Clear any pending flags */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF | ICACHE_FCR_CERRF);
 c004eaa:	2206      	movs	r2, #6
  WRITE_REG(ICACHE->IER, 0U);
 c004eac:	4b0d      	ldr	r3, [pc, #52]	@ (c004ee4 <HAL_ICACHE_DeInit+0x3c>)
 c004eae:	6098      	str	r0, [r3, #8]
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF | ICACHE_FCR_CERRF);
 c004eb0:	60da      	str	r2, [r3, #12]

  /* Disable cache then set default associative mode value */
  CLEAR_BIT(ICACHE->CR, ICACHE_CR_EN);
 c004eb2:	681a      	ldr	r2, [r3, #0]
 c004eb4:	f022 0201 	bic.w	r2, r2, #1
 c004eb8:	601a      	str	r2, [r3, #0]
  WRITE_REG(ICACHE->CR, ICACHE_CR_WAYSEL);
 c004eba:	2204      	movs	r2, #4
 c004ebc:	601a      	str	r2, [r3, #0]

  /* Stop monitor and reset monitor values */
  CLEAR_BIT(ICACHE->CR, ICACHE_MONITOR_HIT_MISS);
 c004ebe:	681a      	ldr	r2, [r3, #0]
 c004ec0:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 c004ec4:	601a      	str	r2, [r3, #0]
  SET_BIT(ICACHE->CR, (ICACHE_MONITOR_HIT_MISS << 2U));
 c004ec6:	681a      	ldr	r2, [r3, #0]
 c004ec8:	f442 2240 	orr.w	r2, r2, #786432	@ 0xc0000
 c004ecc:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(ICACHE->CR, (ICACHE_MONITOR_HIT_MISS << 2U));
 c004ece:	681a      	ldr	r2, [r3, #0]
 c004ed0:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 c004ed4:	601a      	str	r2, [r3, #0]

  /* Reset regions configuration values */
  WRITE_REG(ICACHE->CRR0, ICACHE_REGIONSIZE_2MB << ICACHE_CRRx_RSIZE_Pos);
 c004ed6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 c004eda:	621a      	str	r2, [r3, #32]
  WRITE_REG(ICACHE->CRR1, ICACHE_REGIONSIZE_2MB << ICACHE_CRRx_RSIZE_Pos);
 c004edc:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(ICACHE->CRR2, ICACHE_REGIONSIZE_2MB << ICACHE_CRRx_RSIZE_Pos);
 c004ede:	629a      	str	r2, [r3, #40]	@ 0x28
  WRITE_REG(ICACHE->CRR3, ICACHE_REGIONSIZE_2MB << ICACHE_CRRx_RSIZE_Pos);
 c004ee0:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
}
 c004ee2:	4770      	bx	lr
 c004ee4:	50030400 	.word	0x50030400

0c004ee8 <HAL_ICACHE_Enable>:
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 c004ee8:	4a03      	ldr	r2, [pc, #12]	@ (c004ef8 <HAL_ICACHE_Enable+0x10>)

  return HAL_OK;
}
 c004eea:	2000      	movs	r0, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 c004eec:	6813      	ldr	r3, [r2, #0]
 c004eee:	f043 0301 	orr.w	r3, r3, #1
 c004ef2:	6013      	str	r3, [r2, #0]
}
 c004ef4:	4770      	bx	lr
 c004ef6:	bf00      	nop
 c004ef8:	50030400 	.word	0x50030400

0c004efc <HAL_ICACHE_Disable>:
  * @note   This function waits for the cache being disabled but
  *         not for the end of the automatic cache invalidation procedure.
  * @retval HAL status (HAL_OK/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_Disable(void)
{
 c004efc:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tickstart;

  /* Make sure BSYENDF is reset before to disable the instruction cache */
  /* as it automatically starts a cache invalidation procedure */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 c004efe:	2302      	movs	r3, #2
 c004f00:	4c0b      	ldr	r4, [pc, #44]	@ (c004f30 <HAL_ICACHE_Disable+0x34>)
 c004f02:	60e3      	str	r3, [r4, #12]

  CLEAR_BIT(ICACHE->CR, ICACHE_CR_EN);
 c004f04:	6823      	ldr	r3, [r4, #0]
 c004f06:	f023 0301 	bic.w	r3, r3, #1
 c004f0a:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 c004f0c:	f7fd fc44 	bl	c002798 <HAL_GetTick>
 c004f10:	4605      	mov	r5, r0

  /* Wait for instruction cache being disabled */
  while (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 c004f12:	6820      	ldr	r0, [r4, #0]
 c004f14:	f010 0001 	ands.w	r0, r0, #1
 c004f18:	d100      	bne.n	c004f1c <HAL_ICACHE_Disable+0x20>
      }
    }
  }

  return status;
}
 c004f1a:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > ICACHE_DISABLE_TIMEOUT_VALUE)
 c004f1c:	f7fd fc3c 	bl	c002798 <HAL_GetTick>
 c004f20:	1b40      	subs	r0, r0, r5
 c004f22:	2801      	cmp	r0, #1
 c004f24:	d9f5      	bls.n	c004f12 <HAL_ICACHE_Disable+0x16>
      if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 c004f26:	6823      	ldr	r3, [r4, #0]
 c004f28:	07db      	lsls	r3, r3, #31
 c004f2a:	d5f2      	bpl.n	c004f12 <HAL_ICACHE_Disable+0x16>
        status = HAL_TIMEOUT;
 c004f2c:	2003      	movs	r0, #3
 c004f2e:	e7f4      	b.n	c004f1a <HAL_ICACHE_Disable+0x1e>
 c004f30:	50030400 	.word	0x50030400

0c004f34 <HAL_ICACHE_IsEnabled>:
  * @brief  Check whether the Instruction Cache is enabled or not.
  * @retval Status (0: disabled, 1: enabled)
  */
uint32_t HAL_ICACHE_IsEnabled(void)
{
  return ((READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U) ? 1UL : 0UL);
 c004f34:	4b02      	ldr	r3, [pc, #8]	@ (c004f40 <HAL_ICACHE_IsEnabled+0xc>)
 c004f36:	6818      	ldr	r0, [r3, #0]
}
 c004f38:	f000 0001 	and.w	r0, r0, #1
 c004f3c:	4770      	bx	lr
 c004f3e:	bf00      	nop
 c004f40:	50030400 	.word	0x50030400

0c004f44 <HAL_ICACHE_Invalidate_IT>:
HAL_StatusTypeDef HAL_ICACHE_Invalidate_IT(void)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check no ongoing operation */
  if (READ_BIT(ICACHE->SR, ICACHE_SR_BUSYF) != 0U)
 c004f44:	4b08      	ldr	r3, [pc, #32]	@ (c004f68 <HAL_ICACHE_Invalidate_IT+0x24>)
 c004f46:	6858      	ldr	r0, [r3, #4]
 c004f48:	f010 0001 	ands.w	r0, r0, #1
 c004f4c:	d10a      	bne.n	c004f64 <HAL_ICACHE_Invalidate_IT+0x20>
    status = HAL_ERROR;
  }
  else
  {
    /* Make sure BSYENDF is reset before to start cache invalidation */
    WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 c004f4e:	2202      	movs	r2, #2
 c004f50:	60da      	str	r2, [r3, #12]

    /* Enable end of cache invalidation interrupt */
    SET_BIT(ICACHE->IER, ICACHE_IER_BSYENDIE);
 c004f52:	689a      	ldr	r2, [r3, #8]
 c004f54:	f042 0202 	orr.w	r2, r2, #2
 c004f58:	609a      	str	r2, [r3, #8]

    /* Launch cache invalidation */
    SET_BIT(ICACHE->CR, ICACHE_CR_CACHEINV);
 c004f5a:	681a      	ldr	r2, [r3, #0]
 c004f5c:	f042 0202 	orr.w	r2, r2, #2
 c004f60:	601a      	str	r2, [r3, #0]
 c004f62:	4770      	bx	lr
    status = HAL_ERROR;
 c004f64:	2001      	movs	r0, #1
  }

  return status;
}
 c004f66:	4770      	bx	lr
 c004f68:	50030400 	.word	0x50030400

0c004f6c <HAL_ICACHE_WaitForInvalidateComplete>:
  * @brief Wait for the end of the Instruction Cache invalidate procedure.
  * @note This function checks and clears the BSYENDF flag when set.
  * @retval HAL status (HAL_OK/HAL_TIMEOUT)
  */
HAL_StatusTypeDef HAL_ICACHE_WaitForInvalidateComplete(void)
{
 c004f6c:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tickstart;

  /* Check if ongoing invalidation operation */
  if (READ_BIT(ICACHE->SR, ICACHE_SR_BUSYF) != 0U)
 c004f6e:	4c0c      	ldr	r4, [pc, #48]	@ (c004fa0 <HAL_ICACHE_WaitForInvalidateComplete+0x34>)
 c004f70:	6863      	ldr	r3, [r4, #4]
 c004f72:	07d9      	lsls	r1, r3, #31
 c004f74:	d404      	bmi.n	c004f80 <HAL_ICACHE_WaitForInvalidateComplete+0x14>
  HAL_StatusTypeDef status = HAL_OK;
 c004f76:	2000      	movs	r0, #0
      }
    }
  }

  /* Clear BSYENDF */
  WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 c004f78:	2202      	movs	r2, #2
 c004f7a:	4b09      	ldr	r3, [pc, #36]	@ (c004fa0 <HAL_ICACHE_WaitForInvalidateComplete+0x34>)
 c004f7c:	60da      	str	r2, [r3, #12]

  return status;
}
 c004f7e:	bd38      	pop	{r3, r4, r5, pc}
    tickstart = HAL_GetTick();
 c004f80:	f7fd fc0a 	bl	c002798 <HAL_GetTick>
 c004f84:	4605      	mov	r5, r0
    while (READ_BIT(ICACHE->SR, ICACHE_SR_BSYENDF) == 0U)
 c004f86:	6863      	ldr	r3, [r4, #4]
 c004f88:	079b      	lsls	r3, r3, #30
 c004f8a:	d4f4      	bmi.n	c004f76 <HAL_ICACHE_WaitForInvalidateComplete+0xa>
      if ((HAL_GetTick() - tickstart) > ICACHE_INVALIDATE_TIMEOUT_VALUE)
 c004f8c:	f7fd fc04 	bl	c002798 <HAL_GetTick>
 c004f90:	1b40      	subs	r0, r0, r5
 c004f92:	2801      	cmp	r0, #1
 c004f94:	d9f7      	bls.n	c004f86 <HAL_ICACHE_WaitForInvalidateComplete+0x1a>
        if (READ_BIT(ICACHE->SR, ICACHE_SR_BSYENDF) == 0U)
 c004f96:	6863      	ldr	r3, [r4, #4]
 c004f98:	079a      	lsls	r2, r3, #30
 c004f9a:	d4f4      	bmi.n	c004f86 <HAL_ICACHE_WaitForInvalidateComplete+0x1a>
          status = HAL_TIMEOUT;
 c004f9c:	2003      	movs	r0, #3
 c004f9e:	e7eb      	b.n	c004f78 <HAL_ICACHE_WaitForInvalidateComplete+0xc>
 c004fa0:	50030400 	.word	0x50030400

0c004fa4 <HAL_ICACHE_Invalidate>:
  if (READ_BIT(ICACHE->SR, ICACHE_SR_BUSYF) == 0U)
 c004fa4:	4b04      	ldr	r3, [pc, #16]	@ (c004fb8 <HAL_ICACHE_Invalidate+0x14>)
 c004fa6:	685a      	ldr	r2, [r3, #4]
 c004fa8:	07d2      	lsls	r2, r2, #31
    SET_BIT(ICACHE->CR, ICACHE_CR_CACHEINV);
 c004faa:	bf5e      	ittt	pl
 c004fac:	681a      	ldrpl	r2, [r3, #0]
 c004fae:	f042 0202 	orrpl.w	r2, r2, #2
 c004fb2:	601a      	strpl	r2, [r3, #0]
  status = HAL_ICACHE_WaitForInvalidateComplete();
 c004fb4:	f7ff bfda 	b.w	c004f6c <HAL_ICACHE_WaitForInvalidateComplete>
 c004fb8:	50030400 	.word	0x50030400

0c004fbc <HAL_ICACHE_Monitor_Start>:
HAL_StatusTypeDef HAL_ICACHE_Monitor_Start(uint32_t MonitorType)
{
  /* Check the parameters */
  assert_param(IS_ICACHE_MONITOR_TYPE(MonitorType));

  SET_BIT(ICACHE->CR, MonitorType);
 c004fbc:	4a02      	ldr	r2, [pc, #8]	@ (c004fc8 <HAL_ICACHE_Monitor_Start+0xc>)
 c004fbe:	6813      	ldr	r3, [r2, #0]
 c004fc0:	4303      	orrs	r3, r0
 c004fc2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
}
 c004fc4:	2000      	movs	r0, #0
 c004fc6:	4770      	bx	lr
 c004fc8:	50030400 	.word	0x50030400

0c004fcc <HAL_ICACHE_Monitor_Stop>:
HAL_StatusTypeDef HAL_ICACHE_Monitor_Stop(uint32_t MonitorType)
{
  /* Check the parameters */
  assert_param(IS_ICACHE_MONITOR_TYPE(MonitorType));

  CLEAR_BIT(ICACHE->CR, MonitorType);
 c004fcc:	4a03      	ldr	r2, [pc, #12]	@ (c004fdc <HAL_ICACHE_Monitor_Stop+0x10>)
 c004fce:	6813      	ldr	r3, [r2, #0]
 c004fd0:	ea23 0300 	bic.w	r3, r3, r0
 c004fd4:	6013      	str	r3, [r2, #0]

  return HAL_OK;
}
 c004fd6:	2000      	movs	r0, #0
 c004fd8:	4770      	bx	lr
 c004fda:	bf00      	nop
 c004fdc:	50030400 	.word	0x50030400

0c004fe0 <HAL_ICACHE_Monitor_Reset>:
{
  /* Check the parameters */
  assert_param(IS_ICACHE_MONITOR_TYPE(MonitorType));

  /* Force/Release reset */
  SET_BIT(ICACHE->CR, (MonitorType << 2U));
 c004fe0:	4b05      	ldr	r3, [pc, #20]	@ (c004ff8 <HAL_ICACHE_Monitor_Reset+0x18>)
 c004fe2:	681a      	ldr	r2, [r3, #0]
 c004fe4:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
 c004fe8:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(ICACHE->CR, (MonitorType << 2U));
 c004fea:	681a      	ldr	r2, [r3, #0]
 c004fec:	ea22 0280 	bic.w	r2, r2, r0, lsl #2
 c004ff0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
}
 c004ff2:	2000      	movs	r0, #0
 c004ff4:	4770      	bx	lr
 c004ff6:	bf00      	nop
 c004ff8:	50030400 	.word	0x50030400

0c004ffc <HAL_ICACHE_Monitor_GetHitValue>:
  * @note   Upon reaching the 32-bit maximum value, monitor does not wrap.
  * @retval Hit monitoring value
  */
uint32_t HAL_ICACHE_Monitor_GetHitValue(void)
{
  return (ICACHE->HMONR);
 c004ffc:	4b01      	ldr	r3, [pc, #4]	@ (c005004 <HAL_ICACHE_Monitor_GetHitValue+0x8>)
 c004ffe:	6918      	ldr	r0, [r3, #16]
}
 c005000:	4770      	bx	lr
 c005002:	bf00      	nop
 c005004:	50030400 	.word	0x50030400

0c005008 <HAL_ICACHE_Monitor_GetMissValue>:
  * @note   Upon reaching the 32-bit maximum value, monitor does not wrap.
  * @retval Miss monitoring value
  */
uint32_t HAL_ICACHE_Monitor_GetMissValue(void)
{
  return (ICACHE->MMONR);
 c005008:	4b01      	ldr	r3, [pc, #4]	@ (c005010 <HAL_ICACHE_Monitor_GetMissValue+0x8>)
 c00500a:	6958      	ldr	r0, [r3, #20]
}
 c00500c:	4770      	bx	lr
 c00500e:	bf00      	nop
 c005010:	50030400 	.word	0x50030400

0c005014 <HAL_ICACHE_InvalidateCompleteCallback>:
__weak void HAL_ICACHE_InvalidateCompleteCallback(void)
{
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_ICACHE_InvalidateCompleteCallback() should be implemented in the user file
   */
}
 c005014:	4770      	bx	lr

0c005016 <HAL_ICACHE_ErrorCallback>:

/**
  * @brief  Error callback.
  */
__weak void HAL_ICACHE_ErrorCallback(void)
 c005016:	4770      	bx	lr

0c005018 <HAL_ICACHE_IRQHandler>:
  uint32_t itflags   = READ_REG(ICACHE->SR);
 c005018:	4b0d      	ldr	r3, [pc, #52]	@ (c005050 <HAL_ICACHE_IRQHandler+0x38>)
{
 c00501a:	b510      	push	{r4, lr}
  uint32_t itflags   = READ_REG(ICACHE->SR);
 c00501c:	685c      	ldr	r4, [r3, #4]
  uint32_t itsources = READ_REG(ICACHE->IER);
 c00501e:	689a      	ldr	r2, [r3, #8]
  if (((itflags & itsources) & ICACHE_FLAG_ERROR) != 0U)
 c005020:	4014      	ands	r4, r2
 c005022:	0762      	lsls	r2, r4, #29
 c005024:	d507      	bpl.n	c005036 <HAL_ICACHE_IRQHandler+0x1e>
    CLEAR_BIT(ICACHE->IER, ICACHE_IER_ERRIE);
 c005026:	689a      	ldr	r2, [r3, #8]
 c005028:	f022 0204 	bic.w	r2, r2, #4
 c00502c:	609a      	str	r2, [r3, #8]
    WRITE_REG(ICACHE->FCR, ICACHE_FCR_CERRF);
 c00502e:	2204      	movs	r2, #4
 c005030:	60da      	str	r2, [r3, #12]
    HAL_ICACHE_ErrorCallback();
 c005032:	f7ff fff0 	bl	c005016 <HAL_ICACHE_ErrorCallback>
  if (((itflags & itsources) & ICACHE_FLAG_BUSYEND) != 0U)
 c005036:	07a3      	lsls	r3, r4, #30
 c005038:	d508      	bpl.n	c00504c <HAL_ICACHE_IRQHandler+0x34>
    CLEAR_BIT(ICACHE->IER, ICACHE_IER_BSYENDIE);
 c00503a:	4b05      	ldr	r3, [pc, #20]	@ (c005050 <HAL_ICACHE_IRQHandler+0x38>)
 c00503c:	689a      	ldr	r2, [r3, #8]
 c00503e:	f022 0202 	bic.w	r2, r2, #2
 c005042:	609a      	str	r2, [r3, #8]
    WRITE_REG(ICACHE->FCR, ICACHE_FCR_CBSYENDF);
 c005044:	2202      	movs	r2, #2
 c005046:	60da      	str	r2, [r3, #12]
    HAL_ICACHE_InvalidateCompleteCallback();
 c005048:	f7ff ffe4 	bl	c005014 <HAL_ICACHE_InvalidateCompleteCallback>
}
 c00504c:	bd10      	pop	{r4, pc}
 c00504e:	bf00      	nop
 c005050:	50030400 	.word	0x50030400

0c005054 <HAL_ICACHE_EnableRemapRegion>:
  assert_param(IS_ICACHE_REGION_SIZE(pRegionConfig->Size));
  assert_param(IS_ICACHE_REGION_TRAFFIC_ROUTE(pRegionConfig->TrafficRoute));
  assert_param(IS_ICACHE_REGION_OUTPUT_BURST_TYPE(pRegionConfig->OutputBurstType));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 c005054:	4b11      	ldr	r3, [pc, #68]	@ (c00509c <HAL_ICACHE_EnableRemapRegion+0x48>)
{
 c005056:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 c005058:	681b      	ldr	r3, [r3, #0]
{
 c00505a:	4604      	mov	r4, r0
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 c00505c:	07db      	lsls	r3, r3, #31
 c00505e:	d41b      	bmi.n	c005098 <HAL_ICACHE_EnableRemapRegion+0x44>
    status = HAL_ERROR;
  }
  else
  {
    /* Get region control register address */
    p_reg = &(ICACHE->CRR0) + (1U * Region);
 c005060:	4d0f      	ldr	r5, [pc, #60]	@ (c0050a0 <HAL_ICACHE_EnableRemapRegion+0x4c>)

    /* Check region is not already enabled */
    if ((*p_reg & ICACHE_CRRx_REN) != 0U)
 c005062:	f855 0020 	ldr.w	r0, [r5, r0, lsl #2]
 c005066:	f410 4000 	ands.w	r0, r0, #32768	@ 0x8000
 c00506a:	d115      	bne.n	c005098 <HAL_ICACHE_EnableRemapRegion+0x44>
      /* Region 16MB:  BaseAddress size 5 bits, RemapAddress size 8 bits  */
      /* Region 32MB:  BaseAddress size 4 bits, RemapAddress size 7 bits  */
      /* Region 64MB:  BaseAddress size 3 bits, RemapAddress size 6 bits  */
      /* Region 128MB: BaseAddress size 2 bits, RemapAddress size 5 bits  */
      value  = ((pRegionConfig->BaseAddress & 0x1FFFFFFFU) >> 21U) & \
               (0xFFU & ~(pRegionConfig->Size - 1U));
 c00506c:	688f      	ldr	r7, [r1, #8]
      value  = ((pRegionConfig->BaseAddress & 0x1FFFFFFFU) >> 21U) & \
 c00506e:	680a      	ldr	r2, [r1, #0]
               (0xFFU & ~(pRegionConfig->Size - 1U));
 c005070:	427b      	negs	r3, r7
      value  = ((pRegionConfig->BaseAddress & 0x1FFFFFFFU) >> 21U) & \
 c005072:	ea03 5252 	and.w	r2, r3, r2, lsr #21
 c005076:	b2d6      	uxtb	r6, r2
      value |= ((pRegionConfig->RemapAddress >> 5U) & \
 c005078:	684a      	ldr	r2, [r1, #4]
                ((uint32_t)(0x7FFU & ~(pRegionConfig->Size - 1U)) << ICACHE_CRRx_REMAPADDR_Pos));
 c00507a:	041b      	lsls	r3, r3, #16
      value |= ((pRegionConfig->RemapAddress >> 5U) & \
 c00507c:	ea03 1352 	and.w	r3, r3, r2, lsr #5
      value |= (pRegionConfig->Size << ICACHE_CRRx_RSIZE_Pos) | pRegionConfig->TrafficRoute | \
 c005080:	e9d1 2103 	ldrd	r2, r1, [r1, #12]
 c005084:	430a      	orrs	r2, r1
 c005086:	4313      	orrs	r3, r2
 c005088:	ea43 2347 	orr.w	r3, r3, r7, lsl #9
 c00508c:	4333      	orrs	r3, r6
               pRegionConfig->OutputBurstType;
      *p_reg = (value | ICACHE_CRRx_REN);
 c00508e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 c005092:	f845 3024 	str.w	r3, [r5, r4, lsl #2]
    }
  }

  return status;
}
 c005096:	bdf0      	pop	{r4, r5, r6, r7, pc}
    status = HAL_ERROR;
 c005098:	2001      	movs	r0, #1
 c00509a:	e7fc      	b.n	c005096 <HAL_ICACHE_EnableRemapRegion+0x42>
 c00509c:	50030400 	.word	0x50030400
 c0050a0:	50030420 	.word	0x50030420

0c0050a4 <HAL_ICACHE_DisableRemapRegion>:
  * @param  Region   Region number
                     This parameter can be a value of @arg @ref ICACHE_Region
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef  HAL_ICACHE_DisableRemapRegion(uint32_t Region)
{
 c0050a4:	4602      	mov	r2, r0

  /* Check the parameters */
  assert_param(IS_ICACHE_REGION_NUMBER(Region));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 c0050a6:	4b07      	ldr	r3, [pc, #28]	@ (c0050c4 <HAL_ICACHE_DisableRemapRegion+0x20>)
 c0050a8:	6818      	ldr	r0, [r3, #0]
 c0050aa:	f010 0001 	ands.w	r0, r0, #1
    status = HAL_ERROR;
  }
  else
  {
    /* Get region control register address */
    p_reg = &(ICACHE->CRR0) + (1U * Region);
 c0050ae:	bf09      	itett	eq
 c0050b0:	4905      	ldreq	r1, [pc, #20]	@ (c0050c8 <HAL_ICACHE_DisableRemapRegion+0x24>)
    status = HAL_ERROR;
 c0050b2:	2001      	movne	r0, #1

    *p_reg &= ~ICACHE_CRRx_REN;
 c0050b4:	f851 3022 	ldreq.w	r3, [r1, r2, lsl #2]
 c0050b8:	f423 4300 	biceq.w	r3, r3, #32768	@ 0x8000
 c0050bc:	bf08      	it	eq
 c0050be:	f841 3022 	streq.w	r3, [r1, r2, lsl #2]
  }

  return status;
}
 c0050c2:	4770      	bx	lr
 c0050c4:	50030400 	.word	0x50030400
 c0050c8:	50030420 	.word	0x50030420

0c0050cc <HAL_PWR_DeInit>:
  * @brief Deinitialize the HAL PWR peripheral registers to their default reset values.
  * @retval None
  */
void HAL_PWR_DeInit(void)
{
  __HAL_RCC_PWR_FORCE_RESET();
 c0050cc:	4b04      	ldr	r3, [pc, #16]	@ (c0050e0 <HAL_PWR_DeInit+0x14>)
 c0050ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 c0050d0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 c0050d4:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_RCC_PWR_RELEASE_RESET();
 c0050d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 c0050d8:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 c0050dc:	639a      	str	r2, [r3, #56]	@ 0x38
}
 c0050de:	4770      	bx	lr
 c0050e0:	50021000 	.word	0x50021000

0c0050e4 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c0050e4:	4a02      	ldr	r2, [pc, #8]	@ (c0050f0 <HAL_PWR_EnableBkUpAccess+0xc>)
 c0050e6:	6813      	ldr	r3, [r2, #0]
 c0050e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 c0050ec:	6013      	str	r3, [r2, #0]
}
 c0050ee:	4770      	bx	lr
 c0050f0:	50007000 	.word	0x50007000

0c0050f4 <HAL_PWR_DisableBkUpAccess>:
  *        (RTC registers, RTC backup data registers).
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
  CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 c0050f4:	4a02      	ldr	r2, [pc, #8]	@ (c005100 <HAL_PWR_DisableBkUpAccess+0xc>)
 c0050f6:	6813      	ldr	r3, [r2, #0]
 c0050f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 c0050fc:	6013      	str	r3, [r2, #0]
}
 c0050fe:	4770      	bx	lr
 c005100:	50007000 	.word	0x50007000

0c005104 <HAL_PWR_ConfigPVD>:
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));

  /* Set PLS bits according to PVDLevel value */
  MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel);
 c005104:	4a1f      	ldr	r2, [pc, #124]	@ (c005184 <HAL_PWR_ConfigPVD+0x80>)
 c005106:	6801      	ldr	r1, [r0, #0]
 c005108:	6853      	ldr	r3, [r2, #4]
 c00510a:	f023 030e 	bic.w	r3, r3, #14
 c00510e:	430b      	orrs	r3, r1
 c005110:	6053      	str	r3, [r2, #4]

  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
 c005112:	4b1d      	ldr	r3, [pc, #116]	@ (c005188 <HAL_PWR_ConfigPVD+0x84>)
 c005114:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 c005118:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c00511c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __HAL_PWR_PVD_EXTI_DISABLE_IT();
 c005120:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 c005124:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c005128:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();
 c00512c:	685a      	ldr	r2, [r3, #4]
 c00512e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c005132:	605a      	str	r2, [r3, #4]
  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
 c005134:	681a      	ldr	r2, [r3, #0]
 c005136:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c00513a:	601a      	str	r2, [r3, #0]

  /* Configure interrupt mode */
  if ((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
 c00513c:	6842      	ldr	r2, [r0, #4]
 c00513e:	03d1      	lsls	r1, r2, #15
  {
    __HAL_PWR_PVD_EXTI_ENABLE_IT();
 c005140:	bf42      	ittt	mi
 c005142:	f8d3 1080 	ldrmi.w	r1, [r3, #128]	@ 0x80
 c005146:	f441 3180 	orrmi.w	r1, r1, #65536	@ 0x10000
 c00514a:	f8c3 1080 	strmi.w	r1, [r3, #128]	@ 0x80
  }

  /* Configure event mode */
  if ((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
 c00514e:	0390      	lsls	r0, r2, #14
  {
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 c005150:	bf48      	it	mi
 c005152:	f8d3 1084 	ldrmi.w	r1, [r3, #132]	@ 0x84
  {
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
  }

  return HAL_OK;
}
 c005156:	f04f 0000 	mov.w	r0, #0
    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
 c00515a:	bf44      	itt	mi
 c00515c:	f441 3180 	orrmi.w	r1, r1, #65536	@ 0x10000
 c005160:	f8c3 1084 	strmi.w	r1, [r3, #132]	@ 0x84
  if ((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
 c005164:	07d1      	lsls	r1, r2, #31
    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
 c005166:	bf41      	itttt	mi
 c005168:	4907      	ldrmi	r1, [pc, #28]	@ (c005188 <HAL_PWR_ConfigPVD+0x84>)
 c00516a:	680b      	ldrmi	r3, [r1, #0]
 c00516c:	f443 3380 	orrmi.w	r3, r3, #65536	@ 0x10000
 c005170:	600b      	strmi	r3, [r1, #0]
  if ((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
 c005172:	0793      	lsls	r3, r2, #30
    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
 c005174:	bf41      	itttt	mi
 c005176:	4a04      	ldrmi	r2, [pc, #16]	@ (c005188 <HAL_PWR_ConfigPVD+0x84>)
 c005178:	6853      	ldrmi	r3, [r2, #4]
 c00517a:	f443 3380 	orrmi.w	r3, r3, #65536	@ 0x10000
 c00517e:	6053      	strmi	r3, [r2, #4]
}
 c005180:	4770      	bx	lr
 c005182:	bf00      	nop
 c005184:	50007000 	.word	0x50007000
 c005188:	5002f400 	.word	0x5002f400

0c00518c <HAL_PWR_EnablePVD>:
  * @brief Enable the Power Voltage Detector (PVD).
  * @retval None
  */
void HAL_PWR_EnablePVD(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_PVDE);
 c00518c:	4a02      	ldr	r2, [pc, #8]	@ (c005198 <HAL_PWR_EnablePVD+0xc>)
 c00518e:	6853      	ldr	r3, [r2, #4]
 c005190:	f043 0301 	orr.w	r3, r3, #1
 c005194:	6053      	str	r3, [r2, #4]
}
 c005196:	4770      	bx	lr
 c005198:	50007000 	.word	0x50007000

0c00519c <HAL_PWR_DisablePVD>:
  * @brief Disable the Power Voltage Detector (PVD).
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
  CLEAR_BIT(PWR->CR2, PWR_CR2_PVDE);
 c00519c:	4a02      	ldr	r2, [pc, #8]	@ (c0051a8 <HAL_PWR_DisablePVD+0xc>)
 c00519e:	6853      	ldr	r3, [r2, #4]
 c0051a0:	f023 0301 	bic.w	r3, r3, #1
 c0051a4:	6053      	str	r3, [r2, #4]
}
 c0051a6:	4770      	bx	lr
 c0051a8:	50007000 	.word	0x50007000

0c0051ac <HAL_PWR_EnableWakeUpPin>:
{
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 c0051ac:	4a06      	ldr	r2, [pc, #24]	@ (c0051c8 <HAL_PWR_EnableWakeUpPin+0x1c>)
 c0051ae:	f000 011f 	and.w	r1, r0, #31
 c0051b2:	68d3      	ldr	r3, [r2, #12]
 c0051b4:	ea23 0301 	bic.w	r3, r3, r1
 c0051b8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 c0051bc:	60d0      	str	r0, [r2, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 c0051be:	6893      	ldr	r3, [r2, #8]
 c0051c0:	4319      	orrs	r1, r3
 c0051c2:	6091      	str	r1, [r2, #8]


}
 c0051c4:	4770      	bx	lr
 c0051c6:	bf00      	nop
 c0051c8:	50007000 	.word	0x50007000

0c0051cc <HAL_PWR_DisableWakeUpPin>:
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx));
 c0051cc:	4a03      	ldr	r2, [pc, #12]	@ (c0051dc <HAL_PWR_DisableWakeUpPin+0x10>)
 c0051ce:	f000 001f 	and.w	r0, r0, #31
 c0051d2:	6893      	ldr	r3, [r2, #8]
 c0051d4:	ea23 0300 	bic.w	r3, r3, r0
 c0051d8:	6093      	str	r3, [r2, #8]
}
 c0051da:	4770      	bx	lr
 c0051dc:	50007000 	.word	0x50007000

0c0051e0 <HAL_PWR_EnterSLEEPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 c0051e0:	4b0d      	ldr	r3, [pc, #52]	@ (c005218 <HAL_PWR_EnterSLEEPMode+0x38>)
{
 c0051e2:	b510      	push	{r4, lr}
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 c0051e4:	695b      	ldr	r3, [r3, #20]
{
 c0051e6:	460c      	mov	r4, r1
  if (Regulator == PWR_MAINREGULATOR_ON)
 c0051e8:	b928      	cbnz	r0, c0051f6 <HAL_PWR_EnterSLEEPMode+0x16>
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 c0051ea:	059a      	lsls	r2, r3, #22
 c0051ec:	d507      	bpl.n	c0051fe <HAL_PWR_EnterSLEEPMode+0x1e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 c0051ee:	f000 fb5f 	bl	c0058b0 <HAL_PWREx_DisableLowPowerRunMode>
 c0051f2:	b120      	cbz	r0, c0051fe <HAL_PWR_EnterSLEEPMode+0x1e>
    __SEV();
    __WFE();
    __WFE();
  }

}
 c0051f4:	bd10      	pop	{r4, pc}
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 c0051f6:	059b      	lsls	r3, r3, #22
 c0051f8:	d401      	bmi.n	c0051fe <HAL_PWR_EnterSLEEPMode+0x1e>
      HAL_PWREx_EnableLowPowerRunMode();
 c0051fa:	f000 fb51 	bl	c0058a0 <HAL_PWREx_EnableLowPowerRunMode>
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c0051fe:	4a07      	ldr	r2, [pc, #28]	@ (c00521c <HAL_PWR_EnterSLEEPMode+0x3c>)
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 c005200:	2c01      	cmp	r4, #1
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c005202:	6913      	ldr	r3, [r2, #16]
 c005204:	f023 0304 	bic.w	r3, r3, #4
 c005208:	6113      	str	r3, [r2, #16]
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 c00520a:	d101      	bne.n	c005210 <HAL_PWR_EnterSLEEPMode+0x30>
    __WFI();
 c00520c:	bf30      	wfi
 c00520e:	e7f1      	b.n	c0051f4 <HAL_PWR_EnterSLEEPMode+0x14>
    __SEV();
 c005210:	bf40      	sev
    __WFE();
 c005212:	bf20      	wfe
    __WFE();
 c005214:	bf20      	wfe
 c005216:	e7ed      	b.n	c0051f4 <HAL_PWR_EnterSLEEPMode+0x14>
 c005218:	50007000 	.word	0x50007000
 c00521c:	e000ed00 	.word	0xe000ed00

0c005220 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop 0 or Stop 1 mode with WFI instruction.
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 c005220:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));

  if (Regulator == PWR_LOWPOWERREGULATOR_ON)
 c005222:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
{
 c005226:	4608      	mov	r0, r1
  if (Regulator == PWR_LOWPOWERREGULATOR_ON)
 c005228:	d101      	bne.n	c00522e <HAL_PWR_EnterSTOPMode+0xe>
  {
    HAL_PWREx_EnterSTOP1Mode(STOPEntry);
 c00522a:	f000 bb7f 	b.w	c00592c <HAL_PWREx_EnterSTOP1Mode>
  }
  else
  {
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
 c00522e:	f000 bb63 	b.w	c0058f8 <HAL_PWREx_EnterSTOP0Mode>

0c005232 <HAL_PWR_EnterSTANDBYMode>:
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 c005232:	4a07      	ldr	r2, [pc, #28]	@ (c005250 <HAL_PWR_EnterSTANDBYMode+0x1e>)
 c005234:	6813      	ldr	r3, [r2, #0]
 c005236:	f023 0307 	bic.w	r3, r3, #7
 c00523a:	f043 0303 	orr.w	r3, r3, #3
 c00523e:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c005240:	4a04      	ldr	r2, [pc, #16]	@ (c005254 <HAL_PWR_EnterSTANDBYMode+0x22>)
 c005242:	6913      	ldr	r3, [r2, #16]
 c005244:	f043 0304 	orr.w	r3, r3, #4
 c005248:	6113      	str	r3, [r2, #16]

  /* Request Wait For Interrupt */
  __WFI();
 c00524a:	bf30      	wfi
}
 c00524c:	4770      	bx	lr
 c00524e:	bf00      	nop
 c005250:	50007000 	.word	0x50007000
 c005254:	e000ed00 	.word	0xe000ed00

0c005258 <HAL_PWR_EnableSleepOnExit>:
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 c005258:	4a02      	ldr	r2, [pc, #8]	@ (c005264 <HAL_PWR_EnableSleepOnExit+0xc>)
 c00525a:	6913      	ldr	r3, [r2, #16]
 c00525c:	f043 0302 	orr.w	r3, r3, #2
 c005260:	6113      	str	r3, [r2, #16]
}
 c005262:	4770      	bx	lr
 c005264:	e000ed00 	.word	0xe000ed00

0c005268 <HAL_PWR_DisableSleepOnExit>:
  * @retval None
  */
void HAL_PWR_DisableSleepOnExit(void)
{
  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 c005268:	4a02      	ldr	r2, [pc, #8]	@ (c005274 <HAL_PWR_DisableSleepOnExit+0xc>)
 c00526a:	6913      	ldr	r3, [r2, #16]
 c00526c:	f023 0302 	bic.w	r3, r3, #2
 c005270:	6113      	str	r3, [r2, #16]
}
 c005272:	4770      	bx	lr
 c005274:	e000ed00 	.word	0xe000ed00

0c005278 <HAL_PWR_EnableSEVOnPend>:
  * @retval None
  */
void HAL_PWR_EnableSEVOnPend(void)
{
  /* Set SEVONPEND bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 c005278:	4a02      	ldr	r2, [pc, #8]	@ (c005284 <HAL_PWR_EnableSEVOnPend+0xc>)
 c00527a:	6913      	ldr	r3, [r2, #16]
 c00527c:	f043 0310 	orr.w	r3, r3, #16
 c005280:	6113      	str	r3, [r2, #16]
}
 c005282:	4770      	bx	lr
 c005284:	e000ed00 	.word	0xe000ed00

0c005288 <HAL_PWR_DisableSEVOnPend>:
  * @retval None
  */
void HAL_PWR_DisableSEVOnPend(void)
{
  /* Clear SEVONPEND bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
 c005288:	4a02      	ldr	r2, [pc, #8]	@ (c005294 <HAL_PWR_DisableSEVOnPend+0xc>)
 c00528a:	6913      	ldr	r3, [r2, #16]
 c00528c:	f023 0310 	bic.w	r3, r3, #16
 c005290:	6113      	str	r3, [r2, #16]
}
 c005292:	4770      	bx	lr
 c005294:	e000ed00 	.word	0xe000ed00

0c005298 <HAL_PWR_PVDCallback>:
__weak void HAL_PWR_PVDCallback(void)
{
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_PWR_PVDCallback can be implemented in the user file
   */
}
 c005298:	4770      	bx	lr

0c00529a <HAL_PWR_ConfigAttributes>:
{
  /* Check the parameters */
  assert_param(IS_PWR_ATTRIBUTES(Attributes));

  /* Privilege/non-privilege attribute */
  if ((Attributes & PWR_PRIV) == PWR_PRIV)
 c00529a:	f240 2302 	movw	r3, #514	@ 0x202
 c00529e:	438b      	bics	r3, r1
 c0052a0:	d10f      	bne.n	c0052c2 <HAL_PWR_ConfigAttributes+0x28>
  {
    SET_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
 c0052a2:	4a0f      	ldr	r2, [pc, #60]	@ (c0052e0 <HAL_PWR_ConfigAttributes+0x46>)
 c0052a4:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 c0052a8:	f043 0301 	orr.w	r3, r3, #1
  }
  else if ((Attributes & PWR_NPRIV) == PWR_NPRIV)
  {
    CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
 c0052ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Check the parameters */
  assert_param(IS_PWR_ITEMS_ATTRIBUTES(Item));

  /* Secure/non-secure attribute */
  if ((Attributes & PWR_SEC) == PWR_SEC)
 c0052b0:	f240 1301 	movw	r3, #257	@ 0x101
 c0052b4:	438b      	bics	r3, r1
 c0052b6:	d10c      	bne.n	c0052d2 <HAL_PWR_ConfigAttributes+0x38>
  {
    SET_BIT(PWR_S->SECCFGR, Item);
 c0052b8:	4a09      	ldr	r2, [pc, #36]	@ (c0052e0 <HAL_PWR_ConfigAttributes+0x46>)
 c0052ba:	6f93      	ldr	r3, [r2, #120]	@ 0x78
 c0052bc:	4303      	orrs	r3, r0
  }
  else if ((Attributes & PWR_NSEC) == PWR_NSEC)
  {
    CLEAR_BIT(PWR_S->SECCFGR, Item);
 c0052be:	6793      	str	r3, [r2, #120]	@ 0x78

  /* Prevent unused argument(s) compilation warning */
  UNUSED(Item);

#endif /* __ARM_FEATURE_CMSE */
}
 c0052c0:	4770      	bx	lr
  else if ((Attributes & PWR_NPRIV) == PWR_NPRIV)
 c0052c2:	058a      	lsls	r2, r1, #22
 c0052c4:	d5f4      	bpl.n	c0052b0 <HAL_PWR_ConfigAttributes+0x16>
    CLEAR_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV);
 c0052c6:	4a06      	ldr	r2, [pc, #24]	@ (c0052e0 <HAL_PWR_ConfigAttributes+0x46>)
 c0052c8:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 c0052cc:	f023 0301 	bic.w	r3, r3, #1
 c0052d0:	e7ec      	b.n	c0052ac <HAL_PWR_ConfigAttributes+0x12>
  else if ((Attributes & PWR_NSEC) == PWR_NSEC)
 c0052d2:	05cb      	lsls	r3, r1, #23
 c0052d4:	d5f4      	bpl.n	c0052c0 <HAL_PWR_ConfigAttributes+0x26>
    CLEAR_BIT(PWR_S->SECCFGR, Item);
 c0052d6:	4a02      	ldr	r2, [pc, #8]	@ (c0052e0 <HAL_PWR_ConfigAttributes+0x46>)
 c0052d8:	6f93      	ldr	r3, [r2, #120]	@ 0x78
 c0052da:	ea23 0300 	bic.w	r3, r3, r0
 c0052de:	e7ee      	b.n	c0052be <HAL_PWR_ConfigAttributes+0x24>
 c0052e0:	50007000 	.word	0x50007000

0c0052e4 <HAL_PWR_GetConfigAttributes>:
HAL_StatusTypeDef HAL_PWR_GetConfigAttributes(uint32_t Item, uint32_t *pAttributes)
{
  uint32_t attributes;

  /* Check null pointer */
  if (pAttributes == NULL)
 c0052e4:	b199      	cbz	r1, c00530e <HAL_PWR_GetConfigAttributes+0x2a>
  {
    return HAL_ERROR;
  }

  /* Get privilege or non-privilege attribute */
  if (READ_BIT(PWR->PRIVCFGR, PWR_PRIVCFGR_PRIV) != 0x00U)
 c0052e6:	4a0b      	ldr	r2, [pc, #44]	@ (c005314 <HAL_PWR_GetConfigAttributes+0x30>)
 c0052e8:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80

  /* Check the parameters */
  assert_param(IS_PWR_ITEMS_ATTRIBUTES(Item));

  /* Get the secure or non-secure attribute state */
  if ((PWR_S->SECCFGR & Item) == Item)
 c0052ec:	6f92      	ldr	r2, [r2, #120]	@ 0x78
    attributes = PWR_PRIV;
 c0052ee:	f013 0f01 	tst.w	r3, #1
 c0052f2:	f240 2302 	movw	r3, #514	@ 0x202
 c0052f6:	bf08      	it	eq
 c0052f8:	f44f 7300 	moveq.w	r3, #512	@ 0x200
  if ((PWR_S->SECCFGR & Item) == Item)
 c0052fc:	4390      	bics	r0, r2
  {
    attributes |= PWR_SEC;
 c0052fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 c005302:	bf08      	it	eq
 c005304:	f043 0301 	orreq.w	r3, r3, #1
#endif /* __ARM_FEATURE_CMSE */

  /* return value */
  *pAttributes = attributes;

  return HAL_OK;
 c005308:	2000      	movs	r0, #0
  *pAttributes = attributes;
 c00530a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 c00530c:	4770      	bx	lr
    return HAL_ERROR;
 c00530e:	2001      	movs	r0, #1
}
 c005310:	4770      	bx	lr
 c005312:	bf00      	nop
 c005314:	50007000 	.word	0x50007000

0c005318 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 c005318:	4b02      	ldr	r3, [pc, #8]	@ (c005324 <HAL_PWREx_GetVoltageRange+0xc>)
 c00531a:	6818      	ldr	r0, [r3, #0]
}
 c00531c:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 c005320:	4770      	bx	lr
 c005322:	bf00      	nop
 c005324:	50007000 	.word	0x50007000

0c005328 <HAL_PWREx_EnableBatteryCharging>:
void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection)
{
  assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorSelection));

  /* Specify resistor selection */
  MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, ResistorSelection);
 c005328:	4a05      	ldr	r2, [pc, #20]	@ (c005340 <HAL_PWREx_EnableBatteryCharging+0x18>)
 c00532a:	68d3      	ldr	r3, [r2, #12]
 c00532c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 c005330:	4303      	orrs	r3, r0
 c005332:	60d3      	str	r3, [r2, #12]

  /* Enable battery charging */
  SET_BIT(PWR->CR4, PWR_CR4_VBE);
 c005334:	68d3      	ldr	r3, [r2, #12]
 c005336:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 c00533a:	60d3      	str	r3, [r2, #12]
}
 c00533c:	4770      	bx	lr
 c00533e:	bf00      	nop
 c005340:	50007000 	.word	0x50007000

0c005344 <HAL_PWREx_DisableBatteryCharging>:
  * @brief Disable battery charging.
  * @retval None
  */
void HAL_PWREx_DisableBatteryCharging(void)
{
  CLEAR_BIT(PWR->CR4, PWR_CR4_VBE);
 c005344:	4a02      	ldr	r2, [pc, #8]	@ (c005350 <HAL_PWREx_DisableBatteryCharging+0xc>)
 c005346:	68d3      	ldr	r3, [r2, #12]
 c005348:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 c00534c:	60d3      	str	r3, [r2, #12]
}
 c00534e:	4770      	bx	lr
 c005350:	50007000 	.word	0x50007000

0c005354 <HAL_PWREx_EnableVddUSB>:
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 c005354:	4a02      	ldr	r2, [pc, #8]	@ (c005360 <HAL_PWREx_EnableVddUSB+0xc>)
 c005356:	6853      	ldr	r3, [r2, #4]
 c005358:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 c00535c:	6053      	str	r3, [r2, #4]
}
 c00535e:	4770      	bx	lr
 c005360:	50007000 	.word	0x50007000

0c005364 <HAL_PWREx_DisableVddUSB>:
  * @brief Disable VDDUSB supply.
  * @retval None
  */
void HAL_PWREx_DisableVddUSB(void)
{
  CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 c005364:	4a02      	ldr	r2, [pc, #8]	@ (c005370 <HAL_PWREx_DisableVddUSB+0xc>)
 c005366:	6853      	ldr	r3, [r2, #4]
 c005368:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 c00536c:	6053      	str	r3, [r2, #4]
}
 c00536e:	4770      	bx	lr
 c005370:	50007000 	.word	0x50007000

0c005374 <HAL_PWREx_EnableVddIO2>:
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 c005374:	4a02      	ldr	r2, [pc, #8]	@ (c005380 <HAL_PWREx_EnableVddIO2+0xc>)
 c005376:	6853      	ldr	r3, [r2, #4]
 c005378:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 c00537c:	6053      	str	r3, [r2, #4]
}
 c00537e:	4770      	bx	lr
 c005380:	50007000 	.word	0x50007000

0c005384 <HAL_PWREx_DisableVddIO2>:
  * @brief Disable VDDIO2 supply.
  * @retval None
  */
void HAL_PWREx_DisableVddIO2(void)
{
  CLEAR_BIT(PWR->CR2, PWR_CR2_IOSV);
 c005384:	4a02      	ldr	r2, [pc, #8]	@ (c005390 <HAL_PWREx_DisableVddIO2+0xc>)
 c005386:	6853      	ldr	r3, [r2, #4]
 c005388:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 c00538c:	6053      	str	r3, [r2, #4]
}
 c00538e:	4770      	bx	lr
 c005390:	50007000 	.word	0x50007000

0c005394 <HAL_PWREx_EnableGPIOPullUp>:
  HAL_StatusTypeDef status = HAL_OK;

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 c005394:	2807      	cmp	r0, #7
 c005396:	d856      	bhi.n	c005446 <HAL_PWREx_EnableGPIOPullUp+0xb2>
 c005398:	e8df f000 	tbb	[pc, r0]
 c00539c:	261d1204 	.word	0x261d1204
 c0053a0:	4a41382f 	.word	0x4a41382f
  {
    case PWR_GPIO_A:
      SET_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 c0053a4:	4b29      	ldr	r3, [pc, #164]	@ (c00544c <HAL_PWREx_EnableGPIOPullUp+0xb8>)
 c0053a6:	f421 4280 	bic.w	r2, r1, #16384	@ 0x4000
 c0053aa:	6a18      	ldr	r0, [r3, #32]
      CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
 c0053ac:	f421 4120 	bic.w	r1, r1, #40960	@ 0xa000
      SET_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 c0053b0:	4302      	orrs	r2, r0
 c0053b2:	621a      	str	r2, [r3, #32]
      CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
 c0053b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c0053b6:	ea22 0101 	bic.w	r1, r2, r1
 c0053ba:	6259      	str	r1, [r3, #36]	@ 0x24
  HAL_StatusTypeDef status = HAL_OK;
 c0053bc:	2000      	movs	r0, #0
 c0053be:	4770      	bx	lr
      break;
    case PWR_GPIO_B:
      SET_BIT(PWR->PUCRB, GPIONumber);
 c0053c0:	4b22      	ldr	r3, [pc, #136]	@ (c00544c <HAL_PWREx_EnableGPIOPullUp+0xb8>)
 c0053c2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c0053c4:	430a      	orrs	r2, r1
 c0053c6:	629a      	str	r2, [r3, #40]	@ 0x28
      CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 c0053c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 c0053ca:	f021 0110 	bic.w	r1, r1, #16
 c0053ce:	ea22 0101 	bic.w	r1, r2, r1
 c0053d2:	62d9      	str	r1, [r3, #44]	@ 0x2c
      break;
 c0053d4:	e7f2      	b.n	c0053bc <HAL_PWREx_EnableGPIOPullUp+0x28>
    case PWR_GPIO_C:
      SET_BIT(PWR->PUCRC, GPIONumber);
 c0053d6:	4b1d      	ldr	r3, [pc, #116]	@ (c00544c <HAL_PWREx_EnableGPIOPullUp+0xb8>)
 c0053d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 c0053da:	430a      	orrs	r2, r1
 c0053dc:	631a      	str	r2, [r3, #48]	@ 0x30
      CLEAR_BIT(PWR->PDCRC, GPIONumber);
 c0053de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 c0053e0:	ea22 0201 	bic.w	r2, r2, r1
 c0053e4:	635a      	str	r2, [r3, #52]	@ 0x34
      break;
 c0053e6:	e7e9      	b.n	c0053bc <HAL_PWREx_EnableGPIOPullUp+0x28>
    case PWR_GPIO_D:
      SET_BIT(PWR->PUCRD, GPIONumber);
 c0053e8:	4b18      	ldr	r3, [pc, #96]	@ (c00544c <HAL_PWREx_EnableGPIOPullUp+0xb8>)
 c0053ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 c0053ec:	430a      	orrs	r2, r1
 c0053ee:	639a      	str	r2, [r3, #56]	@ 0x38
      CLEAR_BIT(PWR->PDCRD, GPIONumber);
 c0053f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 c0053f2:	ea22 0201 	bic.w	r2, r2, r1
 c0053f6:	63da      	str	r2, [r3, #60]	@ 0x3c
      break;
 c0053f8:	e7e0      	b.n	c0053bc <HAL_PWREx_EnableGPIOPullUp+0x28>
    case PWR_GPIO_E:
      SET_BIT(PWR->PUCRE, GPIONumber);
 c0053fa:	4b14      	ldr	r3, [pc, #80]	@ (c00544c <HAL_PWREx_EnableGPIOPullUp+0xb8>)
 c0053fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 c0053fe:	430a      	orrs	r2, r1
 c005400:	641a      	str	r2, [r3, #64]	@ 0x40
      CLEAR_BIT(PWR->PDCRE, GPIONumber);
 c005402:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 c005404:	ea22 0201 	bic.w	r2, r2, r1
 c005408:	645a      	str	r2, [r3, #68]	@ 0x44
      break;
 c00540a:	e7d7      	b.n	c0053bc <HAL_PWREx_EnableGPIOPullUp+0x28>
    case PWR_GPIO_F:
      SET_BIT(PWR->PUCRF, GPIONumber);
 c00540c:	4b0f      	ldr	r3, [pc, #60]	@ (c00544c <HAL_PWREx_EnableGPIOPullUp+0xb8>)
 c00540e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 c005410:	430a      	orrs	r2, r1
 c005412:	649a      	str	r2, [r3, #72]	@ 0x48
      CLEAR_BIT(PWR->PDCRF, GPIONumber);
 c005414:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 c005416:	ea22 0201 	bic.w	r2, r2, r1
 c00541a:	64da      	str	r2, [r3, #76]	@ 0x4c
      break;
 c00541c:	e7ce      	b.n	c0053bc <HAL_PWREx_EnableGPIOPullUp+0x28>
    case PWR_GPIO_G:
      SET_BIT(PWR->PUCRG, GPIONumber);
 c00541e:	4b0b      	ldr	r3, [pc, #44]	@ (c00544c <HAL_PWREx_EnableGPIOPullUp+0xb8>)
 c005420:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 c005422:	430a      	orrs	r2, r1
 c005424:	651a      	str	r2, [r3, #80]	@ 0x50
      CLEAR_BIT(PWR->PDCRG, GPIONumber);
 c005426:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 c005428:	ea22 0201 	bic.w	r2, r2, r1
 c00542c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 c00542e:	e7c5      	b.n	c0053bc <HAL_PWREx_EnableGPIOPullUp+0x28>
    case PWR_GPIO_H:
      SET_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 c005430:	4b06      	ldr	r3, [pc, #24]	@ (c00544c <HAL_PWREx_EnableGPIOPullUp+0xb8>)
 c005432:	f001 010b 	and.w	r1, r1, #11
 c005436:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c005438:	430a      	orrs	r2, r1
 c00543a:	659a      	str	r2, [r3, #88]	@ 0x58
      CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 c00543c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 c00543e:	ea22 0201 	bic.w	r2, r2, r1
 c005442:	65da      	str	r2, [r3, #92]	@ 0x5c
      break;
 c005444:	e7ba      	b.n	c0053bc <HAL_PWREx_EnableGPIOPullUp+0x28>
  switch (GPIO)
 c005446:	2001      	movs	r0, #1
      status = HAL_ERROR;
      break;
  }

  return status;
}
 c005448:	4770      	bx	lr
 c00544a:	bf00      	nop
 c00544c:	50007000 	.word	0x50007000

0c005450 <HAL_PWREx_DisableGPIOPullUp>:
  HAL_StatusTypeDef status = HAL_OK;

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 c005450:	2807      	cmp	r0, #7
 c005452:	d83a      	bhi.n	c0054ca <HAL_PWREx_DisableGPIOPullUp+0x7a>
 c005454:	e8df f000 	tbb	[pc, r0]
 c005458:	19130d04 	.word	0x19130d04
 c00545c:	312b251f 	.word	0x312b251f
  {
    case PWR_GPIO_A:
      CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 c005460:	4a1b      	ldr	r2, [pc, #108]	@ (c0054d0 <HAL_PWREx_DisableGPIOPullUp+0x80>)
 c005462:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 c005466:	6a13      	ldr	r3, [r2, #32]
 c005468:	ea23 0101 	bic.w	r1, r3, r1
 c00546c:	6211      	str	r1, [r2, #32]
  HAL_StatusTypeDef status = HAL_OK;
 c00546e:	2000      	movs	r0, #0
 c005470:	4770      	bx	lr
      break;
    case PWR_GPIO_B:
      CLEAR_BIT(PWR->PUCRB, GPIONumber);
 c005472:	4a17      	ldr	r2, [pc, #92]	@ (c0054d0 <HAL_PWREx_DisableGPIOPullUp+0x80>)
 c005474:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 c005476:	ea23 0301 	bic.w	r3, r3, r1
 c00547a:	6293      	str	r3, [r2, #40]	@ 0x28
      break;
 c00547c:	e7f7      	b.n	c00546e <HAL_PWREx_DisableGPIOPullUp+0x1e>
    case PWR_GPIO_C:
      CLEAR_BIT(PWR->PUCRC, GPIONumber);
 c00547e:	4a14      	ldr	r2, [pc, #80]	@ (c0054d0 <HAL_PWREx_DisableGPIOPullUp+0x80>)
 c005480:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 c005482:	ea23 0301 	bic.w	r3, r3, r1
 c005486:	6313      	str	r3, [r2, #48]	@ 0x30
      break;
 c005488:	e7f1      	b.n	c00546e <HAL_PWREx_DisableGPIOPullUp+0x1e>
    case PWR_GPIO_D:
      CLEAR_BIT(PWR->PUCRD, GPIONumber);
 c00548a:	4a11      	ldr	r2, [pc, #68]	@ (c0054d0 <HAL_PWREx_DisableGPIOPullUp+0x80>)
 c00548c:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 c00548e:	ea23 0301 	bic.w	r3, r3, r1
 c005492:	6393      	str	r3, [r2, #56]	@ 0x38
      break;
 c005494:	e7eb      	b.n	c00546e <HAL_PWREx_DisableGPIOPullUp+0x1e>
    case PWR_GPIO_E:
      CLEAR_BIT(PWR->PUCRE, GPIONumber);
 c005496:	4a0e      	ldr	r2, [pc, #56]	@ (c0054d0 <HAL_PWREx_DisableGPIOPullUp+0x80>)
 c005498:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 c00549a:	ea23 0301 	bic.w	r3, r3, r1
 c00549e:	6413      	str	r3, [r2, #64]	@ 0x40
      break;
 c0054a0:	e7e5      	b.n	c00546e <HAL_PWREx_DisableGPIOPullUp+0x1e>
    case PWR_GPIO_F:
      CLEAR_BIT(PWR->PUCRF, GPIONumber);
 c0054a2:	4a0b      	ldr	r2, [pc, #44]	@ (c0054d0 <HAL_PWREx_DisableGPIOPullUp+0x80>)
 c0054a4:	6c93      	ldr	r3, [r2, #72]	@ 0x48
 c0054a6:	ea23 0301 	bic.w	r3, r3, r1
 c0054aa:	6493      	str	r3, [r2, #72]	@ 0x48
      break;
 c0054ac:	e7df      	b.n	c00546e <HAL_PWREx_DisableGPIOPullUp+0x1e>
    case PWR_GPIO_G:
      CLEAR_BIT(PWR->PUCRG, GPIONumber);
 c0054ae:	4a08      	ldr	r2, [pc, #32]	@ (c0054d0 <HAL_PWREx_DisableGPIOPullUp+0x80>)
 c0054b0:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 c0054b2:	ea23 0301 	bic.w	r3, r3, r1
 c0054b6:	6513      	str	r3, [r2, #80]	@ 0x50
      break;
 c0054b8:	e7d9      	b.n	c00546e <HAL_PWREx_DisableGPIOPullUp+0x1e>
    case PWR_GPIO_H:
      CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 c0054ba:	4a05      	ldr	r2, [pc, #20]	@ (c0054d0 <HAL_PWREx_DisableGPIOPullUp+0x80>)
 c0054bc:	f001 010b 	and.w	r1, r1, #11
 c0054c0:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 c0054c2:	ea23 0301 	bic.w	r3, r3, r1
 c0054c6:	6593      	str	r3, [r2, #88]	@ 0x58
      break;
 c0054c8:	e7d1      	b.n	c00546e <HAL_PWREx_DisableGPIOPullUp+0x1e>
  switch (GPIO)
 c0054ca:	2001      	movs	r0, #1
       status = HAL_ERROR;
       break;
  }

  return status;
}
 c0054cc:	4770      	bx	lr
 c0054ce:	bf00      	nop
 c0054d0:	50007000 	.word	0x50007000

0c0054d4 <HAL_PWREx_EnableGPIOPullDown>:
  HAL_StatusTypeDef status = HAL_OK;

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 c0054d4:	2807      	cmp	r0, #7
 c0054d6:	d856      	bhi.n	c005586 <HAL_PWREx_EnableGPIOPullDown+0xb2>
 c0054d8:	e8df f000 	tbb	[pc, r0]
 c0054dc:	261d1204 	.word	0x261d1204
 c0054e0:	4a41382f 	.word	0x4a41382f
  {
    case PWR_GPIO_A:
      SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
 c0054e4:	4b29      	ldr	r3, [pc, #164]	@ (c00558c <HAL_PWREx_EnableGPIOPullDown+0xb8>)
 c0054e6:	f421 4220 	bic.w	r2, r1, #40960	@ 0xa000
 c0054ea:	6a58      	ldr	r0, [r3, #36]	@ 0x24
      CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 c0054ec:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
      SET_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
 c0054f0:	4302      	orrs	r2, r0
 c0054f2:	625a      	str	r2, [r3, #36]	@ 0x24
      CLEAR_BIT(PWR->PUCRA, (GPIONumber & (~(PWR_GPIO_BIT_14))));
 c0054f4:	6a1a      	ldr	r2, [r3, #32]
 c0054f6:	ea22 0101 	bic.w	r1, r2, r1
 c0054fa:	6219      	str	r1, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 c0054fc:	2000      	movs	r0, #0
 c0054fe:	4770      	bx	lr
      break;
    case PWR_GPIO_B:
      SET_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 c005500:	4b22      	ldr	r3, [pc, #136]	@ (c00558c <HAL_PWREx_EnableGPIOPullDown+0xb8>)
 c005502:	f021 0210 	bic.w	r2, r1, #16
 c005506:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 c005508:	4302      	orrs	r2, r0
 c00550a:	62da      	str	r2, [r3, #44]	@ 0x2c
      CLEAR_BIT(PWR->PUCRB, GPIONumber);
 c00550c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 c00550e:	ea22 0201 	bic.w	r2, r2, r1
 c005512:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 c005514:	e7f2      	b.n	c0054fc <HAL_PWREx_EnableGPIOPullDown+0x28>
    case PWR_GPIO_C:
      SET_BIT(PWR->PDCRC, GPIONumber);
 c005516:	4b1d      	ldr	r3, [pc, #116]	@ (c00558c <HAL_PWREx_EnableGPIOPullDown+0xb8>)
 c005518:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 c00551a:	430a      	orrs	r2, r1
 c00551c:	635a      	str	r2, [r3, #52]	@ 0x34
      CLEAR_BIT(PWR->PUCRC, GPIONumber);
 c00551e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 c005520:	ea22 0201 	bic.w	r2, r2, r1
 c005524:	631a      	str	r2, [r3, #48]	@ 0x30
      break;
 c005526:	e7e9      	b.n	c0054fc <HAL_PWREx_EnableGPIOPullDown+0x28>
    case PWR_GPIO_D:
      SET_BIT(PWR->PDCRD, GPIONumber);
 c005528:	4b18      	ldr	r3, [pc, #96]	@ (c00558c <HAL_PWREx_EnableGPIOPullDown+0xb8>)
 c00552a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 c00552c:	430a      	orrs	r2, r1
 c00552e:	63da      	str	r2, [r3, #60]	@ 0x3c
      CLEAR_BIT(PWR->PUCRD, GPIONumber);
 c005530:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 c005532:	ea22 0201 	bic.w	r2, r2, r1
 c005536:	639a      	str	r2, [r3, #56]	@ 0x38
      break;
 c005538:	e7e0      	b.n	c0054fc <HAL_PWREx_EnableGPIOPullDown+0x28>
    case PWR_GPIO_E:
      SET_BIT(PWR->PDCRE, GPIONumber);
 c00553a:	4b14      	ldr	r3, [pc, #80]	@ (c00558c <HAL_PWREx_EnableGPIOPullDown+0xb8>)
 c00553c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 c00553e:	430a      	orrs	r2, r1
 c005540:	645a      	str	r2, [r3, #68]	@ 0x44
      CLEAR_BIT(PWR->PUCRE, GPIONumber);
 c005542:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 c005544:	ea22 0201 	bic.w	r2, r2, r1
 c005548:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 c00554a:	e7d7      	b.n	c0054fc <HAL_PWREx_EnableGPIOPullDown+0x28>
    case PWR_GPIO_F:
      SET_BIT(PWR->PDCRF, GPIONumber);
 c00554c:	4b0f      	ldr	r3, [pc, #60]	@ (c00558c <HAL_PWREx_EnableGPIOPullDown+0xb8>)
 c00554e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 c005550:	430a      	orrs	r2, r1
 c005552:	64da      	str	r2, [r3, #76]	@ 0x4c
      CLEAR_BIT(PWR->PUCRF, GPIONumber);
 c005554:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 c005556:	ea22 0201 	bic.w	r2, r2, r1
 c00555a:	649a      	str	r2, [r3, #72]	@ 0x48
      break;
 c00555c:	e7ce      	b.n	c0054fc <HAL_PWREx_EnableGPIOPullDown+0x28>
    case PWR_GPIO_G:
      SET_BIT(PWR->PDCRG, GPIONumber);
 c00555e:	4b0b      	ldr	r3, [pc, #44]	@ (c00558c <HAL_PWREx_EnableGPIOPullDown+0xb8>)
 c005560:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 c005562:	430a      	orrs	r2, r1
 c005564:	655a      	str	r2, [r3, #84]	@ 0x54
      CLEAR_BIT(PWR->PUCRG, GPIONumber);
 c005566:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 c005568:	ea22 0201 	bic.w	r2, r2, r1
 c00556c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 c00556e:	e7c5      	b.n	c0054fc <HAL_PWREx_EnableGPIOPullDown+0x28>
    case PWR_GPIO_H:
      SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 c005570:	4b06      	ldr	r3, [pc, #24]	@ (c00558c <HAL_PWREx_EnableGPIOPullDown+0xb8>)
 c005572:	f001 010b 	and.w	r1, r1, #11
 c005576:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 c005578:	430a      	orrs	r2, r1
 c00557a:	65da      	str	r2, [r3, #92]	@ 0x5c
      CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 c00557c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c00557e:	ea22 0201 	bic.w	r2, r2, r1
 c005582:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 c005584:	e7ba      	b.n	c0054fc <HAL_PWREx_EnableGPIOPullDown+0x28>
  switch (GPIO)
 c005586:	2001      	movs	r0, #1
      status = HAL_ERROR;
      break;
  }

  return status;
}
 c005588:	4770      	bx	lr
 c00558a:	bf00      	nop
 c00558c:	50007000 	.word	0x50007000

0c005590 <HAL_PWREx_DisableGPIOPullDown>:
  HAL_StatusTypeDef status = HAL_OK;

  assert_param(IS_PWR_GPIO(GPIO));
  assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber));

  switch (GPIO)
 c005590:	2807      	cmp	r0, #7
 c005592:	d83c      	bhi.n	c00560e <HAL_PWREx_DisableGPIOPullDown+0x7e>
 c005594:	e8df f000 	tbb	[pc, r0]
 c005598:	1b150d04 	.word	0x1b150d04
 c00559c:	332d2721 	.word	0x332d2721
  {
    case PWR_GPIO_A:
      CLEAR_BIT(PWR->PDCRA, (GPIONumber & (~(PWR_GPIO_BIT_13 | PWR_GPIO_BIT_15))));
 c0055a0:	4a1c      	ldr	r2, [pc, #112]	@ (c005614 <HAL_PWREx_DisableGPIOPullDown+0x84>)
 c0055a2:	f421 4120 	bic.w	r1, r1, #40960	@ 0xa000
 c0055a6:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 c0055a8:	ea23 0101 	bic.w	r1, r3, r1
 c0055ac:	6251      	str	r1, [r2, #36]	@ 0x24
  HAL_StatusTypeDef status = HAL_OK;
 c0055ae:	2000      	movs	r0, #0
 c0055b0:	4770      	bx	lr
      break;
    case PWR_GPIO_B:
      CLEAR_BIT(PWR->PDCRB, (GPIONumber & (~(PWR_GPIO_BIT_4))));
 c0055b2:	4a18      	ldr	r2, [pc, #96]	@ (c005614 <HAL_PWREx_DisableGPIOPullDown+0x84>)
 c0055b4:	f021 0110 	bic.w	r1, r1, #16
 c0055b8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 c0055ba:	ea23 0101 	bic.w	r1, r3, r1
 c0055be:	62d1      	str	r1, [r2, #44]	@ 0x2c
      break;
 c0055c0:	e7f5      	b.n	c0055ae <HAL_PWREx_DisableGPIOPullDown+0x1e>
    case PWR_GPIO_C:
      CLEAR_BIT(PWR->PDCRC, GPIONumber);
 c0055c2:	4a14      	ldr	r2, [pc, #80]	@ (c005614 <HAL_PWREx_DisableGPIOPullDown+0x84>)
 c0055c4:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 c0055c6:	ea23 0301 	bic.w	r3, r3, r1
 c0055ca:	6353      	str	r3, [r2, #52]	@ 0x34
      break;
 c0055cc:	e7ef      	b.n	c0055ae <HAL_PWREx_DisableGPIOPullDown+0x1e>
    case PWR_GPIO_D:
      CLEAR_BIT(PWR->PDCRD, GPIONumber);
 c0055ce:	4a11      	ldr	r2, [pc, #68]	@ (c005614 <HAL_PWREx_DisableGPIOPullDown+0x84>)
 c0055d0:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 c0055d2:	ea23 0301 	bic.w	r3, r3, r1
 c0055d6:	63d3      	str	r3, [r2, #60]	@ 0x3c
      break;
 c0055d8:	e7e9      	b.n	c0055ae <HAL_PWREx_DisableGPIOPullDown+0x1e>
    case PWR_GPIO_E:
      CLEAR_BIT(PWR->PDCRE, GPIONumber);
 c0055da:	4a0e      	ldr	r2, [pc, #56]	@ (c005614 <HAL_PWREx_DisableGPIOPullDown+0x84>)
 c0055dc:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 c0055de:	ea23 0301 	bic.w	r3, r3, r1
 c0055e2:	6453      	str	r3, [r2, #68]	@ 0x44
      break;
 c0055e4:	e7e3      	b.n	c0055ae <HAL_PWREx_DisableGPIOPullDown+0x1e>
    case PWR_GPIO_F:
      CLEAR_BIT(PWR->PDCRF, GPIONumber);
 c0055e6:	4a0b      	ldr	r2, [pc, #44]	@ (c005614 <HAL_PWREx_DisableGPIOPullDown+0x84>)
 c0055e8:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 c0055ea:	ea23 0301 	bic.w	r3, r3, r1
 c0055ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
      break;
 c0055f0:	e7dd      	b.n	c0055ae <HAL_PWREx_DisableGPIOPullDown+0x1e>
    case PWR_GPIO_G:
      CLEAR_BIT(PWR->PDCRG, GPIONumber);
 c0055f2:	4a08      	ldr	r2, [pc, #32]	@ (c005614 <HAL_PWREx_DisableGPIOPullDown+0x84>)
 c0055f4:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 c0055f6:	ea23 0301 	bic.w	r3, r3, r1
 c0055fa:	6553      	str	r3, [r2, #84]	@ 0x54
      break;
 c0055fc:	e7d7      	b.n	c0055ae <HAL_PWREx_DisableGPIOPullDown+0x1e>
    case PWR_GPIO_H:
      CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS));
 c0055fe:	4a05      	ldr	r2, [pc, #20]	@ (c005614 <HAL_PWREx_DisableGPIOPullDown+0x84>)
 c005600:	f001 010b 	and.w	r1, r1, #11
 c005604:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 c005606:	ea23 0301 	bic.w	r3, r3, r1
 c00560a:	65d3      	str	r3, [r2, #92]	@ 0x5c
      break;
 c00560c:	e7cf      	b.n	c0055ae <HAL_PWREx_DisableGPIOPullDown+0x1e>
  switch (GPIO)
 c00560e:	2001      	movs	r0, #1
      status = HAL_ERROR;
      break;
  }

  return status;
}
 c005610:	4770      	bx	lr
 c005612:	bf00      	nop
 c005614:	50007000 	.word	0x50007000

0c005618 <HAL_PWREx_EnablePullUpPullDownConfig>:
  *        is no conflict when setting PUy or PDy bit.
  * @retval None
  */
void HAL_PWREx_EnablePullUpPullDownConfig(void)
{
  SET_BIT(PWR->CR3, PWR_CR3_APC);
 c005618:	4a02      	ldr	r2, [pc, #8]	@ (c005624 <HAL_PWREx_EnablePullUpPullDownConfig+0xc>)
 c00561a:	6893      	ldr	r3, [r2, #8]
 c00561c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 c005620:	6093      	str	r3, [r2, #8]
}
 c005622:	4770      	bx	lr
 c005624:	50007000 	.word	0x50007000

0c005628 <HAL_PWREx_DisablePullUpPullDownConfig>:
  *        PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes.
  * @retval None
  */
void HAL_PWREx_DisablePullUpPullDownConfig(void)
{
  CLEAR_BIT(PWR->CR3, PWR_CR3_APC);
 c005628:	4a02      	ldr	r2, [pc, #8]	@ (c005634 <HAL_PWREx_DisablePullUpPullDownConfig+0xc>)
 c00562a:	6893      	ldr	r3, [r2, #8]
 c00562c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 c005630:	6093      	str	r3, [r2, #8]
}
 c005632:	4770      	bx	lr
 c005634:	50007000 	.word	0x50007000

0c005638 <HAL_PWREx_ConfigSRAM2ContentRetention>:
{
  /* Check the parameters */
  assert_param(IS_PWR_SRAM2CONTENT_RETENTION(SRAM2ContentRetention));

  /* Set RRS bits */
  MODIFY_REG(PWR->CR3, PWR_CR3_RRS, SRAM2ContentRetention);
 c005638:	4a03      	ldr	r2, [pc, #12]	@ (c005648 <HAL_PWREx_ConfigSRAM2ContentRetention+0x10>)
 c00563a:	6893      	ldr	r3, [r2, #8]
 c00563c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 c005640:	4303      	orrs	r3, r0
 c005642:	6093      	str	r3, [r2, #8]

  return HAL_OK;
}
 c005644:	2000      	movs	r0, #0
 c005646:	4770      	bx	lr
 c005648:	50007000 	.word	0x50007000

0c00564c <HAL_PWREx_EnableSRAM2ContentRetention>:
  *         Standby mode and its content is kept.
  * @retval None
  */
void HAL_PWREx_EnableSRAM2ContentRetention(void)
{
  (void) HAL_PWREx_ConfigSRAM2ContentRetention(PWR_FULL_SRAM2_RETENTION);
 c00564c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 c005650:	f7ff bff2 	b.w	c005638 <HAL_PWREx_ConfigSRAM2ContentRetention>

0c005654 <HAL_PWREx_DisableSRAM2ContentRetention>:
  *        and its content is lost.
  * @retval None
  */
void HAL_PWREx_DisableSRAM2ContentRetention(void)
{
  (void) HAL_PWREx_ConfigSRAM2ContentRetention(PWR_NO_SRAM2_RETENTION);
 c005654:	2000      	movs	r0, #0
 c005656:	f7ff bfef 	b.w	c005638 <HAL_PWREx_ConfigSRAM2ContentRetention>

0c00565a <HAL_PWREx_EnablePVM1>:
  * @brief Enable the Power Voltage Monitoring 1: VDDUSB versus 1.2 V.
  * @retval None
  */
void HAL_PWREx_EnablePVM1(void)
{
  SET_BIT(PWR->CR2, PWR_PVM_1);
 c00565a:	4a03      	ldr	r2, [pc, #12]	@ (c005668 <HAL_PWREx_EnablePVM1+0xe>)
 c00565c:	6853      	ldr	r3, [r2, #4]
 c00565e:	f043 0310 	orr.w	r3, r3, #16
 c005662:	6053      	str	r3, [r2, #4]
}
 c005664:	4770      	bx	lr
 c005666:	bf00      	nop
 c005668:	50007000 	.word	0x50007000

0c00566c <HAL_PWREx_DisablePVM1>:
  * @brief Disable the Power Voltage Monitoring 1: VDDUSB versus 1.2 V.
  * @retval None
  */
void HAL_PWREx_DisablePVM1(void)
{
  CLEAR_BIT(PWR->CR2, PWR_PVM_1);
 c00566c:	4a02      	ldr	r2, [pc, #8]	@ (c005678 <HAL_PWREx_DisablePVM1+0xc>)
 c00566e:	6853      	ldr	r3, [r2, #4]
 c005670:	f023 0310 	bic.w	r3, r3, #16
 c005674:	6053      	str	r3, [r2, #4]
}
 c005676:	4770      	bx	lr
 c005678:	50007000 	.word	0x50007000

0c00567c <HAL_PWREx_EnablePVM2>:
  * @brief Enable the Power Voltage Monitoring 2: VDDIO2 versus 0.9 V.
  * @retval None
  */
void HAL_PWREx_EnablePVM2(void)
{
  SET_BIT(PWR->CR2, PWR_PVM_2);
 c00567c:	4a02      	ldr	r2, [pc, #8]	@ (c005688 <HAL_PWREx_EnablePVM2+0xc>)
 c00567e:	6853      	ldr	r3, [r2, #4]
 c005680:	f043 0320 	orr.w	r3, r3, #32
 c005684:	6053      	str	r3, [r2, #4]
}
 c005686:	4770      	bx	lr
 c005688:	50007000 	.word	0x50007000

0c00568c <HAL_PWREx_DisablePVM2>:
  * @brief Disable the Power Voltage Monitoring 2: VDDIO2 versus 0.9 V.
  * @retval None
  */
void HAL_PWREx_DisablePVM2(void)
{
  CLEAR_BIT(PWR->CR2, PWR_PVM_2);
 c00568c:	4a02      	ldr	r2, [pc, #8]	@ (c005698 <HAL_PWREx_DisablePVM2+0xc>)
 c00568e:	6853      	ldr	r3, [r2, #4]
 c005690:	f023 0320 	bic.w	r3, r3, #32
 c005694:	6053      	str	r3, [r2, #4]
}
 c005696:	4770      	bx	lr
 c005698:	50007000 	.word	0x50007000

0c00569c <HAL_PWREx_EnablePVM3>:
  * @brief Enable the Power Voltage Monitoring 3: VDDA versus 1.62 V.
  * @retval None
  */
void HAL_PWREx_EnablePVM3(void)
{
  SET_BIT(PWR->CR2, PWR_PVM_3);
 c00569c:	4a02      	ldr	r2, [pc, #8]	@ (c0056a8 <HAL_PWREx_EnablePVM3+0xc>)
 c00569e:	6853      	ldr	r3, [r2, #4]
 c0056a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c0056a4:	6053      	str	r3, [r2, #4]
}
 c0056a6:	4770      	bx	lr
 c0056a8:	50007000 	.word	0x50007000

0c0056ac <HAL_PWREx_DisablePVM3>:
  * @brief Disable the Power Voltage Monitoring 3: VDDA versus 1.62 V.
  * @retval None
  */
void HAL_PWREx_DisablePVM3(void)
{
  CLEAR_BIT(PWR->CR2, PWR_PVM_3);
 c0056ac:	4a02      	ldr	r2, [pc, #8]	@ (c0056b8 <HAL_PWREx_DisablePVM3+0xc>)
 c0056ae:	6853      	ldr	r3, [r2, #4]
 c0056b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 c0056b4:	6053      	str	r3, [r2, #4]
}
 c0056b6:	4770      	bx	lr
 c0056b8:	50007000 	.word	0x50007000

0c0056bc <HAL_PWREx_EnablePVM4>:
  * @brief Enable the Power Voltage Monitoring 4:  VDDA versus 1.8 V.
  * @retval None
  */
void HAL_PWREx_EnablePVM4(void)
{
  SET_BIT(PWR->CR2, PWR_PVM_4);
 c0056bc:	4a02      	ldr	r2, [pc, #8]	@ (c0056c8 <HAL_PWREx_EnablePVM4+0xc>)
 c0056be:	6853      	ldr	r3, [r2, #4]
 c0056c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c0056c4:	6053      	str	r3, [r2, #4]
}
 c0056c6:	4770      	bx	lr
 c0056c8:	50007000 	.word	0x50007000

0c0056cc <HAL_PWREx_DisablePVM4>:
  * @brief Disable the Power Voltage Monitoring 4:  VDDA versus 1.8 V.
  * @retval None
  */
void HAL_PWREx_DisablePVM4(void)
{
  CLEAR_BIT(PWR->CR2, PWR_PVM_4);
 c0056cc:	4a02      	ldr	r2, [pc, #8]	@ (c0056d8 <HAL_PWREx_DisablePVM4+0xc>)
 c0056ce:	6853      	ldr	r3, [r2, #4]
 c0056d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 c0056d4:	6053      	str	r3, [r2, #4]
}
 c0056d6:	4770      	bx	lr
 c0056d8:	50007000 	.word	0x50007000

0c0056dc <HAL_PWREx_ConfigPVM>:


  /* Configure EXTI 35 to 38 interrupts if so required:
     scan through PVMType to detect which PVMx is set and
     configure the corresponding EXTI line accordingly. */
  switch (sConfigPVM->PVMType)
 c0056dc:	6803      	ldr	r3, [r0, #0]
 c0056de:	2b40      	cmp	r3, #64	@ 0x40
 c0056e0:	f000 80a7 	beq.w	c005832 <HAL_PWREx_ConfigPVM+0x156>
 c0056e4:	d805      	bhi.n	c0056f2 <HAL_PWREx_ConfigPVM+0x16>
 c0056e6:	2b10      	cmp	r3, #16
 c0056e8:	d039      	beq.n	c00575e <HAL_PWREx_ConfigPVM+0x82>
 c0056ea:	2b20      	cmp	r3, #32
 c0056ec:	d06d      	beq.n	c0057ca <HAL_PWREx_ConfigPVM+0xee>
 c0056ee:	2001      	movs	r0, #1
 c0056f0:	4770      	bx	lr
 c0056f2:	2b80      	cmp	r3, #128	@ 0x80
 c0056f4:	d1fb      	bne.n	c0056ee <HAL_PWREx_ConfigPVM+0x12>
      }
      break;

    case PWR_PVM_4:
      /* Clear any previous config. Keep it clear if no event or IT mode is selected */
      __HAL_PWR_PVM4_EXTI_DISABLE_EVENT();
 c0056f6:	4b69      	ldr	r3, [pc, #420]	@ (c00589c <HAL_PWREx_ConfigPVM+0x1c0>)
 c0056f8:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 c0056fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 c005700:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      __HAL_PWR_PVM4_EXTI_DISABLE_IT();
 c005704:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 c005708:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 c00570c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      __HAL_PWR_PVM4_EXTI_DISABLE_FALLING_EDGE();
 c005710:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c005712:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 c005716:	625a      	str	r2, [r3, #36]	@ 0x24
      __HAL_PWR_PVM4_EXTI_DISABLE_RISING_EDGE();
 c005718:	6a1a      	ldr	r2, [r3, #32]
 c00571a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 c00571e:	621a      	str	r2, [r3, #32]

      /* Configure interrupt mode */
      if ((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 c005720:	6842      	ldr	r2, [r0, #4]
 c005722:	03d1      	lsls	r1, r2, #15
      {
        __HAL_PWR_PVM4_EXTI_ENABLE_IT();
 c005724:	bf42      	ittt	mi
 c005726:	f8d3 1090 	ldrmi.w	r1, [r3, #144]	@ 0x90
 c00572a:	f041 0140 	orrmi.w	r1, r1, #64	@ 0x40
 c00572e:	f8c3 1090 	strmi.w	r1, [r3, #144]	@ 0x90
      }

      /* Configure event mode */
      if ((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 c005732:	0390      	lsls	r0, r2, #14
      {
        __HAL_PWR_PVM4_EXTI_ENABLE_EVENT();
 c005734:	bf42      	ittt	mi
 c005736:	f8d3 1094 	ldrmi.w	r1, [r3, #148]	@ 0x94
 c00573a:	f041 0140 	orrmi.w	r1, r1, #64	@ 0x40
 c00573e:	f8c3 1094 	strmi.w	r1, [r3, #148]	@ 0x94
      }

      /* Configure the edge */
      if ((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 c005742:	07d1      	lsls	r1, r2, #31
      {
        __HAL_PWR_PVM4_EXTI_ENABLE_RISING_EDGE();
 c005744:	bf41      	itttt	mi
 c005746:	4955      	ldrmi	r1, [pc, #340]	@ (c00589c <HAL_PWREx_ConfigPVM+0x1c0>)
 c005748:	6a0b      	ldrmi	r3, [r1, #32]
 c00574a:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 c00574e:	620b      	strmi	r3, [r1, #32]
      }

      if ((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 c005750:	0793      	lsls	r3, r2, #30
 c005752:	d538      	bpl.n	c0057c6 <HAL_PWREx_ConfigPVM+0xea>
      {
        __HAL_PWR_PVM4_EXTI_ENABLE_FALLING_EDGE();
 c005754:	4a51      	ldr	r2, [pc, #324]	@ (c00589c <HAL_PWREx_ConfigPVM+0x1c0>)
 c005756:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 c005758:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c00575c:	e032      	b.n	c0057c4 <HAL_PWREx_ConfigPVM+0xe8>
      __HAL_PWR_PVM1_EXTI_DISABLE_EVENT();
 c00575e:	4b4f      	ldr	r3, [pc, #316]	@ (c00589c <HAL_PWREx_ConfigPVM+0x1c0>)
 c005760:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 c005764:	f022 0208 	bic.w	r2, r2, #8
 c005768:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      __HAL_PWR_PVM1_EXTI_DISABLE_IT();
 c00576c:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 c005770:	f022 0208 	bic.w	r2, r2, #8
 c005774:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE();
 c005778:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c00577a:	f022 0208 	bic.w	r2, r2, #8
 c00577e:	625a      	str	r2, [r3, #36]	@ 0x24
      __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE();
 c005780:	6a1a      	ldr	r2, [r3, #32]
 c005782:	f022 0208 	bic.w	r2, r2, #8
 c005786:	621a      	str	r2, [r3, #32]
      if ((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 c005788:	6842      	ldr	r2, [r0, #4]
 c00578a:	03d0      	lsls	r0, r2, #15
        __HAL_PWR_PVM1_EXTI_ENABLE_IT();
 c00578c:	bf42      	ittt	mi
 c00578e:	f8d3 1090 	ldrmi.w	r1, [r3, #144]	@ 0x90
 c005792:	f041 0108 	orrmi.w	r1, r1, #8
 c005796:	f8c3 1090 	strmi.w	r1, [r3, #144]	@ 0x90
      if ((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 c00579a:	0391      	lsls	r1, r2, #14
        __HAL_PWR_PVM1_EXTI_ENABLE_EVENT();
 c00579c:	bf42      	ittt	mi
 c00579e:	f8d3 1094 	ldrmi.w	r1, [r3, #148]	@ 0x94
 c0057a2:	f041 0108 	orrmi.w	r1, r1, #8
 c0057a6:	f8c3 1094 	strmi.w	r1, [r3, #148]	@ 0x94
      if ((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 c0057aa:	07d3      	lsls	r3, r2, #31
        __HAL_PWR_PVM1_EXTI_ENABLE_RISING_EDGE();
 c0057ac:	bf41      	itttt	mi
 c0057ae:	493b      	ldrmi	r1, [pc, #236]	@ (c00589c <HAL_PWREx_ConfigPVM+0x1c0>)
 c0057b0:	6a0b      	ldrmi	r3, [r1, #32]
 c0057b2:	f043 0308 	orrmi.w	r3, r3, #8
 c0057b6:	620b      	strmi	r3, [r1, #32]
      if ((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 c0057b8:	0790      	lsls	r0, r2, #30
 c0057ba:	d504      	bpl.n	c0057c6 <HAL_PWREx_ConfigPVM+0xea>
        __HAL_PWR_PVM1_EXTI_ENABLE_FALLING_EDGE();
 c0057bc:	4a37      	ldr	r2, [pc, #220]	@ (c00589c <HAL_PWREx_ConfigPVM+0x1c0>)
 c0057be:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 c0057c0:	f043 0308 	orr.w	r3, r3, #8
        __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE();
 c0057c4:	6253      	str	r3, [r2, #36]	@ 0x24
  HAL_StatusTypeDef status = HAL_OK;
 c0057c6:	2000      	movs	r0, #0
      status = HAL_ERROR;
      break;
  }

  return status;
}
 c0057c8:	4770      	bx	lr
      __HAL_PWR_PVM2_EXTI_DISABLE_EVENT();
 c0057ca:	4b34      	ldr	r3, [pc, #208]	@ (c00589c <HAL_PWREx_ConfigPVM+0x1c0>)
 c0057cc:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 c0057d0:	f022 0210 	bic.w	r2, r2, #16
 c0057d4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      __HAL_PWR_PVM2_EXTI_DISABLE_IT();
 c0057d8:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 c0057dc:	f022 0210 	bic.w	r2, r2, #16
 c0057e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      __HAL_PWR_PVM2_EXTI_DISABLE_FALLING_EDGE();
 c0057e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c0057e6:	f022 0210 	bic.w	r2, r2, #16
 c0057ea:	625a      	str	r2, [r3, #36]	@ 0x24
      __HAL_PWR_PVM2_EXTI_DISABLE_RISING_EDGE();
 c0057ec:	6a1a      	ldr	r2, [r3, #32]
 c0057ee:	f022 0210 	bic.w	r2, r2, #16
 c0057f2:	621a      	str	r2, [r3, #32]
      if ((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 c0057f4:	6842      	ldr	r2, [r0, #4]
 c0057f6:	03d1      	lsls	r1, r2, #15
        __HAL_PWR_PVM2_EXTI_ENABLE_IT();
 c0057f8:	bf42      	ittt	mi
 c0057fa:	f8d3 1090 	ldrmi.w	r1, [r3, #144]	@ 0x90
 c0057fe:	f041 0110 	orrmi.w	r1, r1, #16
 c005802:	f8c3 1090 	strmi.w	r1, [r3, #144]	@ 0x90
      if ((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 c005806:	0390      	lsls	r0, r2, #14
        __HAL_PWR_PVM2_EXTI_ENABLE_EVENT();
 c005808:	bf42      	ittt	mi
 c00580a:	f8d3 1094 	ldrmi.w	r1, [r3, #148]	@ 0x94
 c00580e:	f041 0110 	orrmi.w	r1, r1, #16
 c005812:	f8c3 1094 	strmi.w	r1, [r3, #148]	@ 0x94
      if ((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 c005816:	07d1      	lsls	r1, r2, #31
        __HAL_PWR_PVM2_EXTI_ENABLE_RISING_EDGE();
 c005818:	bf41      	itttt	mi
 c00581a:	4920      	ldrmi	r1, [pc, #128]	@ (c00589c <HAL_PWREx_ConfigPVM+0x1c0>)
 c00581c:	6a0b      	ldrmi	r3, [r1, #32]
 c00581e:	f043 0310 	orrmi.w	r3, r3, #16
 c005822:	620b      	strmi	r3, [r1, #32]
      if ((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 c005824:	0793      	lsls	r3, r2, #30
 c005826:	d5ce      	bpl.n	c0057c6 <HAL_PWREx_ConfigPVM+0xea>
        __HAL_PWR_PVM2_EXTI_ENABLE_FALLING_EDGE();
 c005828:	4a1c      	ldr	r2, [pc, #112]	@ (c00589c <HAL_PWREx_ConfigPVM+0x1c0>)
 c00582a:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 c00582c:	f043 0310 	orr.w	r3, r3, #16
 c005830:	e7c8      	b.n	c0057c4 <HAL_PWREx_ConfigPVM+0xe8>
      __HAL_PWR_PVM3_EXTI_DISABLE_EVENT();
 c005832:	4b1a      	ldr	r3, [pc, #104]	@ (c00589c <HAL_PWREx_ConfigPVM+0x1c0>)
 c005834:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 c005838:	f022 0220 	bic.w	r2, r2, #32
 c00583c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      __HAL_PWR_PVM3_EXTI_DISABLE_IT();
 c005840:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 c005844:	f022 0220 	bic.w	r2, r2, #32
 c005848:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE();
 c00584c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 c00584e:	f022 0220 	bic.w	r2, r2, #32
 c005852:	625a      	str	r2, [r3, #36]	@ 0x24
      __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE();
 c005854:	6a1a      	ldr	r2, [r3, #32]
 c005856:	f022 0220 	bic.w	r2, r2, #32
 c00585a:	621a      	str	r2, [r3, #32]
      if ((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT)
 c00585c:	6842      	ldr	r2, [r0, #4]
 c00585e:	03d0      	lsls	r0, r2, #15
        __HAL_PWR_PVM3_EXTI_ENABLE_IT();
 c005860:	bf42      	ittt	mi
 c005862:	f8d3 1090 	ldrmi.w	r1, [r3, #144]	@ 0x90
 c005866:	f041 0120 	orrmi.w	r1, r1, #32
 c00586a:	f8c3 1090 	strmi.w	r1, [r3, #144]	@ 0x90
      if ((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT)
 c00586e:	0391      	lsls	r1, r2, #14
        __HAL_PWR_PVM3_EXTI_ENABLE_EVENT();
 c005870:	bf42      	ittt	mi
 c005872:	f8d3 1094 	ldrmi.w	r1, [r3, #148]	@ 0x94
 c005876:	f041 0120 	orrmi.w	r1, r1, #32
 c00587a:	f8c3 1094 	strmi.w	r1, [r3, #148]	@ 0x94
      if ((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE)
 c00587e:	07d3      	lsls	r3, r2, #31
        __HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE();
 c005880:	bf41      	itttt	mi
 c005882:	4906      	ldrmi	r1, [pc, #24]	@ (c00589c <HAL_PWREx_ConfigPVM+0x1c0>)
 c005884:	6a0b      	ldrmi	r3, [r1, #32]
 c005886:	f043 0320 	orrmi.w	r3, r3, #32
 c00588a:	620b      	strmi	r3, [r1, #32]
      if ((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE)
 c00588c:	0790      	lsls	r0, r2, #30
 c00588e:	d59a      	bpl.n	c0057c6 <HAL_PWREx_ConfigPVM+0xea>
        __HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE();
 c005890:	4a02      	ldr	r2, [pc, #8]	@ (c00589c <HAL_PWREx_ConfigPVM+0x1c0>)
 c005892:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 c005894:	f043 0320 	orr.w	r3, r3, #32
 c005898:	e794      	b.n	c0057c4 <HAL_PWREx_ConfigPVM+0xe8>
 c00589a:	bf00      	nop
 c00589c:	5002f400 	.word	0x5002f400

0c0058a0 <HAL_PWREx_EnableLowPowerRunMode>:
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 c0058a0:	4a02      	ldr	r2, [pc, #8]	@ (c0058ac <HAL_PWREx_EnableLowPowerRunMode+0xc>)
 c0058a2:	6813      	ldr	r3, [r2, #0]
 c0058a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 c0058a8:	6013      	str	r3, [r2, #0]
}
 c0058aa:	4770      	bx	lr
 c0058ac:	50007000 	.word	0x50007000

0c0058b0 <HAL_PWREx_DisableLowPowerRunMode>:
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 c0058b0:	4a0e      	ldr	r2, [pc, #56]	@ (c0058ec <HAL_PWREx_DisableLowPowerRunMode+0x3c>)

  /* Wait until REGLPF is reset */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_REGLP_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c0058b2:	490f      	ldr	r1, [pc, #60]	@ (c0058f0 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 c0058b4:	6813      	ldr	r3, [r2, #0]
 c0058b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 c0058ba:	6013      	str	r3, [r2, #0]
  wait_loop_index = ((PWR_REGLP_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c0058bc:	4b0d      	ldr	r3, [pc, #52]	@ (c0058f4 <HAL_PWREx_DisableLowPowerRunMode+0x44>)
 c0058be:	681b      	ldr	r3, [r3, #0]
 c0058c0:	fbb3 f3f1 	udiv	r3, r3, r1
 c0058c4:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 c0058c8:	434b      	muls	r3, r1
 c0058ca:	210a      	movs	r1, #10
 c0058cc:	fbb3 f3f1 	udiv	r3, r3, r1
 c0058d0:	3301      	adds	r3, #1

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 c0058d2:	6951      	ldr	r1, [r2, #20]
 c0058d4:	0589      	lsls	r1, r1, #22
 c0058d6:	d500      	bpl.n	c0058da <HAL_PWREx_DisableLowPowerRunMode+0x2a>
 c0058d8:	b933      	cbnz	r3, c0058e8 <HAL_PWREx_DisableLowPowerRunMode+0x38>
  {
    wait_loop_index--;
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 c0058da:	6953      	ldr	r3, [r2, #20]
  {
    return HAL_TIMEOUT;
  }

  return HAL_OK;
 c0058dc:	f413 7f00 	tst.w	r3, #512	@ 0x200
}
 c0058e0:	bf14      	ite	ne
 c0058e2:	2003      	movne	r0, #3
 c0058e4:	2000      	moveq	r0, #0
 c0058e6:	4770      	bx	lr
    wait_loop_index--;
 c0058e8:	3b01      	subs	r3, #1
 c0058ea:	e7f2      	b.n	c0058d2 <HAL_PWREx_DisableLowPowerRunMode+0x22>
 c0058ec:	50007000 	.word	0x50007000
 c0058f0:	000186a0 	.word	0x000186a0
 c0058f4:	30000004 	.word	0x30000004

0c0058f8 <HAL_PWREx_EnterSTOP0Mode>:
{
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 0 mode with Main Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 c0058f8:	4a0a      	ldr	r2, [pc, #40]	@ (c005924 <HAL_PWREx_EnterSTOP0Mode+0x2c>)

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 c0058fa:	2801      	cmp	r0, #1
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 c0058fc:	6813      	ldr	r3, [r2, #0]
 c0058fe:	f023 0307 	bic.w	r3, r3, #7
 c005902:	6013      	str	r3, [r2, #0]
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c005904:	4b08      	ldr	r3, [pc, #32]	@ (c005928 <HAL_PWREx_EnterSTOP0Mode+0x30>)
 c005906:	691a      	ldr	r2, [r3, #16]
 c005908:	f042 0204 	orr.w	r2, r2, #4
 c00590c:	611a      	str	r2, [r3, #16]
  if (STOPEntry == PWR_STOPENTRY_WFI)
 c00590e:	d105      	bne.n	c00591c <HAL_PWREx_EnterSTOP0Mode+0x24>
  {
    /* Request Wait For Interrupt */
    __WFI();
 c005910:	bf30      	wfi
    __WFE();
    __WFE();
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c005912:	691a      	ldr	r2, [r3, #16]
 c005914:	f022 0204 	bic.w	r2, r2, #4
 c005918:	611a      	str	r2, [r3, #16]
}
 c00591a:	4770      	bx	lr
    __SEV();
 c00591c:	bf40      	sev
    __WFE();
 c00591e:	bf20      	wfe
    __WFE();
 c005920:	bf20      	wfe
 c005922:	e7f6      	b.n	c005912 <HAL_PWREx_EnterSTOP0Mode+0x1a>
 c005924:	50007000 	.word	0x50007000
 c005928:	e000ed00 	.word	0xe000ed00

0c00592c <HAL_PWREx_EnterSTOP1Mode>:
{
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 1 mode with Low-Power Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 c00592c:	4a0b      	ldr	r2, [pc, #44]	@ (c00595c <HAL_PWREx_EnterSTOP1Mode+0x30>)

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 c00592e:	2801      	cmp	r0, #1
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 c005930:	6813      	ldr	r3, [r2, #0]
 c005932:	f023 0307 	bic.w	r3, r3, #7
 c005936:	f043 0301 	orr.w	r3, r3, #1
 c00593a:	6013      	str	r3, [r2, #0]
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c00593c:	4b08      	ldr	r3, [pc, #32]	@ (c005960 <HAL_PWREx_EnterSTOP1Mode+0x34>)
 c00593e:	691a      	ldr	r2, [r3, #16]
 c005940:	f042 0204 	orr.w	r2, r2, #4
 c005944:	611a      	str	r2, [r3, #16]
  if (STOPEntry == PWR_STOPENTRY_WFI)
 c005946:	d105      	bne.n	c005954 <HAL_PWREx_EnterSTOP1Mode+0x28>
  {
    /* Request Wait For Interrupt */
    __WFI();
 c005948:	bf30      	wfi
    __WFE();
    __WFE();
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c00594a:	691a      	ldr	r2, [r3, #16]
 c00594c:	f022 0204 	bic.w	r2, r2, #4
 c005950:	611a      	str	r2, [r3, #16]
}
 c005952:	4770      	bx	lr
    __SEV();
 c005954:	bf40      	sev
    __WFE();
 c005956:	bf20      	wfe
    __WFE();
 c005958:	bf20      	wfe
 c00595a:	e7f6      	b.n	c00594a <HAL_PWREx_EnterSTOP1Mode+0x1e>
 c00595c:	50007000 	.word	0x50007000
 c005960:	e000ed00 	.word	0xe000ed00

0c005964 <HAL_PWREx_EnterSTOP2Mode>:
{
  /* Check the parameter */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 c005964:	4a0b      	ldr	r2, [pc, #44]	@ (c005994 <HAL_PWREx_EnterSTOP2Mode+0x30>)

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 c005966:	2801      	cmp	r0, #1
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP2);
 c005968:	6813      	ldr	r3, [r2, #0]
 c00596a:	f023 0307 	bic.w	r3, r3, #7
 c00596e:	f043 0302 	orr.w	r3, r3, #2
 c005972:	6013      	str	r3, [r2, #0]
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c005974:	4b08      	ldr	r3, [pc, #32]	@ (c005998 <HAL_PWREx_EnterSTOP2Mode+0x34>)
 c005976:	691a      	ldr	r2, [r3, #16]
 c005978:	f042 0204 	orr.w	r2, r2, #4
 c00597c:	611a      	str	r2, [r3, #16]
  if (STOPEntry == PWR_STOPENTRY_WFI)
 c00597e:	d105      	bne.n	c00598c <HAL_PWREx_EnterSTOP2Mode+0x28>
  {
    /* Request Wait For Interrupt */
    __WFI();
 c005980:	bf30      	wfi
    __WFE();
    __WFE();
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c005982:	691a      	ldr	r2, [r3, #16]
 c005984:	f022 0204 	bic.w	r2, r2, #4
 c005988:	611a      	str	r2, [r3, #16]
}
 c00598a:	4770      	bx	lr
    __SEV();
 c00598c:	bf40      	sev
    __WFE();
 c00598e:	bf20      	wfe
    __WFE();
 c005990:	bf20      	wfe
 c005992:	e7f6      	b.n	c005982 <HAL_PWREx_EnterSTOP2Mode+0x1e>
 c005994:	50007000 	.word	0x50007000
 c005998:	e000ed00 	.word	0xe000ed00

0c00599c <HAL_PWREx_EnterSHUTDOWNMode>:
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{

  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_SHUTDOWN);
 c00599c:	4a06      	ldr	r2, [pc, #24]	@ (c0059b8 <HAL_PWREx_EnterSHUTDOWNMode+0x1c>)
 c00599e:	6813      	ldr	r3, [r2, #0]
 c0059a0:	f023 0307 	bic.w	r3, r3, #7
 c0059a4:	f043 0304 	orr.w	r3, r3, #4
 c0059a8:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 c0059aa:	4a04      	ldr	r2, [pc, #16]	@ (c0059bc <HAL_PWREx_EnterSHUTDOWNMode+0x20>)
 c0059ac:	6913      	ldr	r3, [r2, #16]
 c0059ae:	f043 0304 	orr.w	r3, r3, #4
 c0059b2:	6113      	str	r3, [r2, #16]

  /* Request Wait For Interrupt */
  __WFI();
 c0059b4:	bf30      	wfi
}
 c0059b6:	4770      	bx	lr
 c0059b8:	50007000 	.word	0x50007000
 c0059bc:	e000ed00 	.word	0xe000ed00

0c0059c0 <HAL_PWREx_PVM1Callback>:
__weak void HAL_PWREx_PVM1Callback(void)
{
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM1Callback() API can be implemented in the user file
   */
}
 c0059c0:	4770      	bx	lr

0c0059c2 <HAL_PWREx_PVM2Callback>:

/**
  * @brief PWR PVM2 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM2Callback(void)
 c0059c2:	4770      	bx	lr

0c0059c4 <HAL_PWREx_PVM3Callback>:

/**
  * @brief PWR PVM3 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM3Callback(void)
 c0059c4:	4770      	bx	lr

0c0059c6 <HAL_PWREx_PVM4Callback>:

/**
  * @brief PWR PVM4 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM4Callback(void)
 c0059c6:	4770      	bx	lr

0c0059c8 <HAL_PWREx_PVD_PVM_IRQHandler>:
{
 c0059c8:	b538      	push	{r3, r4, r5, lr}
  rising_flag = READ_REG(EXTI->RPR1);
 c0059ca:	4c17      	ldr	r4, [pc, #92]	@ (c005a28 <HAL_PWREx_PVD_PVM_IRQHandler+0x60>)
 c0059cc:	68e3      	ldr	r3, [r4, #12]
  falling_flag = READ_REG(EXTI->FPR1);
 c0059ce:	6922      	ldr	r2, [r4, #16]
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVD) != 0x0U)
 c0059d0:	4313      	orrs	r3, r2
 c0059d2:	03dd      	lsls	r5, r3, #15
 c0059d4:	d505      	bpl.n	c0059e2 <HAL_PWREx_PVD_PVM_IRQHandler+0x1a>
    HAL_PWR_PVDCallback();
 c0059d6:	f7ff fc5f 	bl	c005298 <HAL_PWR_PVDCallback>
    WRITE_REG(EXTI->RPR1, PWR_EXTI_LINE_PVD);
 c0059da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 c0059de:	60e3      	str	r3, [r4, #12]
    WRITE_REG(EXTI->FPR1, PWR_EXTI_LINE_PVD);
 c0059e0:	6123      	str	r3, [r4, #16]
  rising_flag = READ_REG(EXTI->RPR2);
 c0059e2:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
  falling_flag = READ_REG(EXTI->FPR2);
 c0059e4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVM1) != 0x0U)
 c0059e6:	431d      	orrs	r5, r3
 c0059e8:	0728      	lsls	r0, r5, #28
 c0059ea:	d504      	bpl.n	c0059f6 <HAL_PWREx_PVD_PVM_IRQHandler+0x2e>
    HAL_PWREx_PVM1Callback();
 c0059ec:	f7ff ffe8 	bl	c0059c0 <HAL_PWREx_PVM1Callback>
    WRITE_REG(EXTI->RPR2, PWR_EXTI_LINE_PVM1);
 c0059f0:	2308      	movs	r3, #8
 c0059f2:	62e3      	str	r3, [r4, #44]	@ 0x2c
    WRITE_REG(EXTI->FPR2, PWR_EXTI_LINE_PVM1);
 c0059f4:	6323      	str	r3, [r4, #48]	@ 0x30
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVM2) != 0x0U)
 c0059f6:	06e9      	lsls	r1, r5, #27
 c0059f8:	d505      	bpl.n	c005a06 <HAL_PWREx_PVD_PVM_IRQHandler+0x3e>
    HAL_PWREx_PVM2Callback();
 c0059fa:	f7ff ffe2 	bl	c0059c2 <HAL_PWREx_PVM2Callback>
    WRITE_REG(EXTI->RPR2, PWR_EXTI_LINE_PVM2);
 c0059fe:	2210      	movs	r2, #16
 c005a00:	4b09      	ldr	r3, [pc, #36]	@ (c005a28 <HAL_PWREx_PVD_PVM_IRQHandler+0x60>)
 c005a02:	62da      	str	r2, [r3, #44]	@ 0x2c
    WRITE_REG(EXTI->FPR2, PWR_EXTI_LINE_PVM2);
 c005a04:	631a      	str	r2, [r3, #48]	@ 0x30
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVM3) != 0x0U)
 c005a06:	06aa      	lsls	r2, r5, #26
 c005a08:	d505      	bpl.n	c005a16 <HAL_PWREx_PVD_PVM_IRQHandler+0x4e>
    HAL_PWREx_PVM3Callback();
 c005a0a:	f7ff ffdb 	bl	c0059c4 <HAL_PWREx_PVM3Callback>
    WRITE_REG(EXTI->RPR2, PWR_EXTI_LINE_PVM3);
 c005a0e:	2220      	movs	r2, #32
 c005a10:	4b05      	ldr	r3, [pc, #20]	@ (c005a28 <HAL_PWREx_PVD_PVM_IRQHandler+0x60>)
 c005a12:	62da      	str	r2, [r3, #44]	@ 0x2c
    WRITE_REG(EXTI->FPR2, PWR_EXTI_LINE_PVM3);
 c005a14:	631a      	str	r2, [r3, #48]	@ 0x30
  if (((rising_flag | falling_flag) & PWR_EXTI_LINE_PVM4) != 0x0U)
 c005a16:	066b      	lsls	r3, r5, #25
 c005a18:	d505      	bpl.n	c005a26 <HAL_PWREx_PVD_PVM_IRQHandler+0x5e>
    HAL_PWREx_PVM4Callback();
 c005a1a:	f7ff ffd4 	bl	c0059c6 <HAL_PWREx_PVM4Callback>
    WRITE_REG(EXTI->RPR2, PWR_EXTI_LINE_PVM4);
 c005a1e:	2240      	movs	r2, #64	@ 0x40
 c005a20:	4b01      	ldr	r3, [pc, #4]	@ (c005a28 <HAL_PWREx_PVD_PVM_IRQHandler+0x60>)
 c005a22:	62da      	str	r2, [r3, #44]	@ 0x2c
    WRITE_REG(EXTI->FPR2, PWR_EXTI_LINE_PVM4);
 c005a24:	631a      	str	r2, [r3, #48]	@ 0x30
}
 c005a26:	bd38      	pop	{r3, r4, r5, pc}
 c005a28:	5002f400 	.word	0x5002f400

0c005a2c <HAL_PWREx_EnableUCPDStandbyMode>:
  * @retval None
  */
void HAL_PWREx_EnableUCPDStandbyMode(void)
{
  /* Memorize UCPD configuration when entering standby mode */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_STDBY);
 c005a2c:	4a02      	ldr	r2, [pc, #8]	@ (c005a38 <HAL_PWREx_EnableUCPDStandbyMode+0xc>)
 c005a2e:	6893      	ldr	r3, [r2, #8]
 c005a30:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 c005a34:	6093      	str	r3, [r2, #8]
}
 c005a36:	4770      	bx	lr
 c005a38:	50007000 	.word	0x50007000

0c005a3c <HAL_PWREx_DisableUCPDStandbyMode>:
  */
void HAL_PWREx_DisableUCPDStandbyMode(void)
{
  /* Write 0 immediately after Standby exit when using UCPD,
     and before writing any UCPD registers */
  CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_STDBY);
 c005a3c:	4a02      	ldr	r2, [pc, #8]	@ (c005a48 <HAL_PWREx_DisableUCPDStandbyMode+0xc>)
 c005a3e:	6893      	ldr	r3, [r2, #8]
 c005a40:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 c005a44:	6093      	str	r3, [r2, #8]
}
 c005a46:	4770      	bx	lr
 c005a48:	50007000 	.word	0x50007000

0c005a4c <HAL_PWREx_EnableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_EnableUCPDDeadBattery(void)
{
  /* Write 0 to enable the USB Type-C dead battery pull-down behavior */
  CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 c005a4c:	4a02      	ldr	r2, [pc, #8]	@ (c005a58 <HAL_PWREx_EnableUCPDDeadBattery+0xc>)
 c005a4e:	6893      	ldr	r3, [r2, #8]
 c005a50:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 c005a54:	6093      	str	r3, [r2, #8]
}
 c005a56:	4770      	bx	lr
 c005a58:	50007000 	.word	0x50007000

0c005a5c <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 c005a5c:	4a02      	ldr	r2, [pc, #8]	@ (c005a68 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 c005a5e:	6893      	ldr	r3, [r2, #8]
 c005a60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 c005a64:	6093      	str	r3, [r2, #8]
}
 c005a66:	4770      	bx	lr
 c005a68:	50007000 	.word	0x50007000

0c005a6c <HAL_PWREx_EnableUltraLowPowerMode>:
  * @retval None
  */
void HAL_PWREx_EnableUltraLowPowerMode(void)
{
  /* Enable ultra low power mode */
  SET_BIT(PWR->CR3, PWR_CR3_ULPMEN);
 c005a6c:	4a02      	ldr	r2, [pc, #8]	@ (c005a78 <HAL_PWREx_EnableUltraLowPowerMode+0xc>)
 c005a6e:	6893      	ldr	r3, [r2, #8]
 c005a70:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 c005a74:	6093      	str	r3, [r2, #8]
}
 c005a76:	4770      	bx	lr
 c005a78:	50007000 	.word	0x50007000

0c005a7c <HAL_PWREx_DisableUltraLowPowerMode>:
  * @retval None
  */
void HAL_PWREx_DisableUltraLowPowerMode(void)
{
  /* Disable ultra low power mode */
  CLEAR_BIT(PWR->CR3, PWR_CR3_ULPMEN);
 c005a7c:	4a02      	ldr	r2, [pc, #8]	@ (c005a88 <HAL_PWREx_DisableUltraLowPowerMode+0xc>)
 c005a7e:	6893      	ldr	r3, [r2, #8]
 c005a80:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 c005a84:	6093      	str	r3, [r2, #8]
}
 c005a86:	4770      	bx	lr
 c005a88:	50007000 	.word	0x50007000

0c005a8c <HAL_PWREx_SMPS_GetEffectiveMode>:
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 c005a8c:	4b05      	ldr	r3, [pc, #20]	@ (c005aa4 <HAL_PWREx_SMPS_GetEffectiveMode+0x18>)
 c005a8e:	6918      	ldr	r0, [r3, #16]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 c005a90:	04c3      	lsls	r3, r0, #19
  {
    mode = PWR_SMPS_BYPASS;
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 c005a92:	bf5a      	itte	pl
 c005a94:	f480 4000 	eorpl.w	r0, r0, #32768	@ 0x8000
 c005a98:	f400 4000 	andpl.w	r0, r0, #32768	@ 0x8000
    mode = PWR_SMPS_BYPASS;
 c005a9c:	f44f 5080 	movmi.w	r0, #4096	@ 0x1000
  {
    mode = PWR_SMPS_HIGH_POWER;
  }

  return mode;
}
 c005aa0:	4770      	bx	lr
 c005aa2:	bf00      	nop
 c005aa4:	50007000 	.word	0x50007000

0c005aa8 <HAL_PWREx_ControlVoltageScaling>:
  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 c005aa8:	4a17      	ldr	r2, [pc, #92]	@ (c005b08 <HAL_PWREx_ControlVoltageScaling+0x60>)
{
 c005aaa:	b510      	push	{r4, lr}
 c005aac:	4601      	mov	r1, r0
  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 c005aae:	6814      	ldr	r4, [r2, #0]
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 c005ab0:	f7ff ffec 	bl	c005a8c <HAL_PWREx_SMPS_GetEffectiveMode>
 c005ab4:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c005ab8:	d023      	beq.n	c005b02 <HAL_PWREx_ControlVoltageScaling+0x5a>
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 c005aba:	68d3      	ldr	r3, [r2, #12]
 c005abc:	0418      	lsls	r0, r3, #16
 c005abe:	d420      	bmi.n	c005b02 <HAL_PWREx_ControlVoltageScaling+0x5a>
  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 c005ac0:	f404 64c0 	and.w	r4, r4, #1536	@ 0x600
  if (vos_old == VoltageScaling)
 c005ac4:	428c      	cmp	r4, r1
 c005ac6:	d101      	bne.n	c005acc <HAL_PWREx_ControlVoltageScaling+0x24>
    return HAL_OK;
 c005ac8:	2000      	movs	r0, #0
}
 c005aca:	bd10      	pop	{r4, pc}
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 c005acc:	6813      	ldr	r3, [r2, #0]
 c005ace:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 c005ad2:	430b      	orrs	r3, r1
 c005ad4:	6013      	str	r3, [r2, #0]
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c005ad6:	4b0d      	ldr	r3, [pc, #52]	@ (c005b0c <HAL_PWREx_ControlVoltageScaling+0x64>)
 c005ad8:	490d      	ldr	r1, [pc, #52]	@ (c005b10 <HAL_PWREx_ControlVoltageScaling+0x68>)
 c005ada:	681b      	ldr	r3, [r3, #0]
 c005adc:	fbb3 f3f1 	udiv	r3, r3, r1
 c005ae0:	2132      	movs	r1, #50	@ 0x32
 c005ae2:	434b      	muls	r3, r1
 c005ae4:	210a      	movs	r1, #10
 c005ae6:	fbb3 f3f1 	udiv	r3, r3, r1
 c005aea:	3301      	adds	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 c005aec:	6951      	ldr	r1, [r2, #20]
 c005aee:	0549      	lsls	r1, r1, #21
 c005af0:	d500      	bpl.n	c005af4 <HAL_PWREx_ControlVoltageScaling+0x4c>
 c005af2:	b923      	cbnz	r3, c005afe <HAL_PWREx_ControlVoltageScaling+0x56>
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 c005af4:	6953      	ldr	r3, [r2, #20]
 c005af6:	055b      	lsls	r3, r3, #21
 c005af8:	d5e6      	bpl.n	c005ac8 <HAL_PWREx_ControlVoltageScaling+0x20>
    return HAL_TIMEOUT;
 c005afa:	2003      	movs	r0, #3
 c005afc:	e7e5      	b.n	c005aca <HAL_PWREx_ControlVoltageScaling+0x22>
    wait_loop_index--;
 c005afe:	3b01      	subs	r3, #1
 c005b00:	e7f4      	b.n	c005aec <HAL_PWREx_ControlVoltageScaling+0x44>
    return HAL_ERROR;
 c005b02:	2001      	movs	r0, #1
 c005b04:	e7e1      	b.n	c005aca <HAL_PWREx_ControlVoltageScaling+0x22>
 c005b06:	bf00      	nop
 c005b08:	50007000 	.word	0x50007000
 c005b0c:	30000004 	.word	0x30000004
 c005b10:	000186a0 	.word	0x000186a0

0c005b14 <HAL_PWREx_SMPS_EnableFastStart>:
  * @note  This feature is secured by VDMSEC bit when system implements security (TZEN=1).
  * @retval None
  */
void HAL_PWREx_SMPS_EnableFastStart(void)
{
  SET_BIT(PWR->CR4, PWR_CR4_SMPSFSTEN);
 c005b14:	4a02      	ldr	r2, [pc, #8]	@ (c005b20 <HAL_PWREx_SMPS_EnableFastStart+0xc>)
 c005b16:	68d3      	ldr	r3, [r2, #12]
 c005b18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 c005b1c:	60d3      	str	r3, [r2, #12]
}
 c005b1e:	4770      	bx	lr
 c005b20:	50007000 	.word	0x50007000

0c005b24 <HAL_PWREx_SMPS_DisableFastStart>:
  * @note  This feature is secured by VDMSEC bit when system implements security (TZEN=1).
  * @retval None
  */
void HAL_PWREx_SMPS_DisableFastStart(void)
{
  CLEAR_BIT(PWR->CR4, PWR_CR4_SMPSFSTEN);
 c005b24:	4a02      	ldr	r2, [pc, #8]	@ (c005b30 <HAL_PWREx_SMPS_DisableFastStart+0xc>)
 c005b26:	68d3      	ldr	r3, [r2, #12]
 c005b28:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 c005b2c:	60d3      	str	r3, [r2, #12]
}
 c005b2e:	4770      	bx	lr
 c005b30:	50007000 	.word	0x50007000

0c005b34 <HAL_PWREx_SMPS_DisableBypassMode>:
  * @note  This feature is secured by VDMSEC bit when system implements security (TZEN=1).
  * @retval None
  */
void HAL_PWREx_SMPS_DisableBypassMode(void)
{
  CLEAR_BIT(PWR->CR4, PWR_CR4_SMPSBYP);
 c005b34:	4a02      	ldr	r2, [pc, #8]	@ (c005b40 <HAL_PWREx_SMPS_DisableBypassMode+0xc>)
 c005b36:	68d3      	ldr	r3, [r2, #12]
 c005b38:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 c005b3c:	60d3      	str	r3, [r2, #12]
}
 c005b3e:	4770      	bx	lr
 c005b40:	50007000 	.word	0x50007000

0c005b44 <HAL_PWREx_SMPS_EnableBypassMode>:
  * @note  This feature is secured by VDMSEC bit when system implements security (TZEN=1).
  * @retval None
  */
void HAL_PWREx_SMPS_EnableBypassMode(void)
{
  SET_BIT(PWR->CR4, PWR_CR4_SMPSBYP);
 c005b44:	4a02      	ldr	r2, [pc, #8]	@ (c005b50 <HAL_PWREx_SMPS_EnableBypassMode+0xc>)
 c005b46:	68d3      	ldr	r3, [r2, #12]
 c005b48:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 c005b4c:	60d3      	str	r3, [r2, #12]
}
 c005b4e:	4770      	bx	lr
 c005b50:	50007000 	.word	0x50007000

0c005b54 <HAL_PWREx_SMPS_SetMode>:
  if (OperatingMode == PWR_SMPS_HIGH_POWER)
 c005b54:	4601      	mov	r1, r0
{
 c005b56:	b508      	push	{r3, lr}
  if (OperatingMode == PWR_SMPS_HIGH_POWER)
 c005b58:	b9d8      	cbnz	r0, c005b92 <HAL_PWREx_SMPS_SetMode+0x3e>
    MODIFY_REG(PWR->CR4, (PWR_CR4_SMPSBYP | PWR_CR4_SMPSLPEN), 0U);
 c005b5a:	4a1c      	ldr	r2, [pc, #112]	@ (c005bcc <HAL_PWREx_SMPS_SetMode+0x78>)
 c005b5c:	68d3      	ldr	r3, [r2, #12]
 c005b5e:	f423 4310 	bic.w	r3, r3, #36864	@ 0x9000
        MODIFY_REG(PWR->CR4, (PWR_CR4_SMPSBYP | PWR_CR4_SMPSLPEN), PWR_CR4_SMPSLPEN);
 c005b62:	60d3      	str	r3, [r2, #12]
  wait_loop_index = ((PWR_MODE_CHANGE_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 c005b64:	4b1a      	ldr	r3, [pc, #104]	@ (c005bd0 <HAL_PWREx_SMPS_SetMode+0x7c>)
 c005b66:	681a      	ldr	r2, [r3, #0]
 c005b68:	4b1a      	ldr	r3, [pc, #104]	@ (c005bd4 <HAL_PWREx_SMPS_SetMode+0x80>)
 c005b6a:	fbb2 f2f3 	udiv	r2, r2, r3
 c005b6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 c005b72:	435a      	muls	r2, r3
 c005b74:	230a      	movs	r3, #10
 c005b76:	fbb2 f2f3 	udiv	r2, r2, r3
 c005b7a:	3201      	adds	r2, #1
  while ((HAL_PWREx_SMPS_GetEffectiveMode() != OperatingMode) && (wait_loop_index != 0U))
 c005b7c:	f7ff ff86 	bl	c005a8c <HAL_PWREx_SMPS_GetEffectiveMode>
 c005b80:	4288      	cmp	r0, r1
 c005b82:	d11d      	bne.n	c005bc0 <HAL_PWREx_SMPS_SetMode+0x6c>
  if (HAL_PWREx_SMPS_GetEffectiveMode() == OperatingMode)
 c005b84:	f7ff ff82 	bl	c005a8c <HAL_PWREx_SMPS_GetEffectiveMode>
    status = HAL_OK;
 c005b88:	4288      	cmp	r0, r1
 c005b8a:	bf14      	ite	ne
 c005b8c:	2003      	movne	r0, #3
 c005b8e:	2000      	moveq	r0, #0
}
 c005b90:	bd08      	pop	{r3, pc}
  else if (OperatingMode == PWR_SMPS_LOW_POWER)
 c005b92:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c005b96:	d110      	bne.n	c005bba <HAL_PWREx_SMPS_SetMode+0x66>
  return (PWR->CR1 & PWR_CR1_VOS);
 c005b98:	4a0c      	ldr	r2, [pc, #48]	@ (c005bcc <HAL_PWREx_SMPS_SetMode+0x78>)
 c005b9a:	6813      	ldr	r3, [r2, #0]
 c005b9c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
    if (HAL_PWREx_GetVoltageRange() != PWR_REGULATOR_VOLTAGE_SCALE2)
 c005ba0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 c005ba4:	d110      	bne.n	c005bc8 <HAL_PWREx_SMPS_SetMode+0x74>
      pwr_sr1 = READ_REG(PWR->SR1);
 c005ba6:	6913      	ldr	r3, [r2, #16]
      if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY | PWR_SR1_SMPSBYPRDY) == 0U)
 c005ba8:	f413 4f10 	tst.w	r3, #36864	@ 0x9000
 c005bac:	d0da      	beq.n	c005b64 <HAL_PWREx_SMPS_SetMode+0x10>
        MODIFY_REG(PWR->CR4, (PWR_CR4_SMPSBYP | PWR_CR4_SMPSLPEN), PWR_CR4_SMPSLPEN);
 c005bae:	68d3      	ldr	r3, [r2, #12]
 c005bb0:	f423 4310 	bic.w	r3, r3, #36864	@ 0x9000
 c005bb4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 c005bb8:	e7d3      	b.n	c005b62 <HAL_PWREx_SMPS_SetMode+0xe>
    HAL_PWREx_SMPS_EnableBypassMode();
 c005bba:	f7ff ffc3 	bl	c005b44 <HAL_PWREx_SMPS_EnableBypassMode>
 c005bbe:	e7d1      	b.n	c005b64 <HAL_PWREx_SMPS_SetMode+0x10>
  while ((HAL_PWREx_SMPS_GetEffectiveMode() != OperatingMode) && (wait_loop_index != 0U))
 c005bc0:	2a00      	cmp	r2, #0
 c005bc2:	d0df      	beq.n	c005b84 <HAL_PWREx_SMPS_SetMode+0x30>
    wait_loop_index--;
 c005bc4:	3a01      	subs	r2, #1
 c005bc6:	e7d9      	b.n	c005b7c <HAL_PWREx_SMPS_SetMode+0x28>
      return HAL_ERROR;
 c005bc8:	2001      	movs	r0, #1
 c005bca:	e7e1      	b.n	c005b90 <HAL_PWREx_SMPS_SetMode+0x3c>
 c005bcc:	50007000 	.word	0x50007000
 c005bd0:	30000004 	.word	0x30000004
 c005bd4:	000186a0 	.word	0x000186a0

0c005bd8 <HAL_PWREx_SMPS_EnableExternal>:
  * @note  This feature is secured by VDMSEC bit when system implements security (TZEN=1).
  * @retval None
  */
void HAL_PWREx_SMPS_EnableExternal(void)
{
  SET_BIT(PWR->CR4, PWR_CR4_EXTSMPSEN);
 c005bd8:	4a02      	ldr	r2, [pc, #8]	@ (c005be4 <HAL_PWREx_SMPS_EnableExternal+0xc>)
 c005bda:	68d3      	ldr	r3, [r2, #12]
 c005bdc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 c005be0:	60d3      	str	r3, [r2, #12]
}
 c005be2:	4770      	bx	lr
 c005be4:	50007000 	.word	0x50007000

0c005be8 <HAL_PWREx_SMPS_DisableExternal>:
  * @note  This feature is secured by VDMSEC bit when system implements security (TZEN=1).
  * @retval None
  */
void HAL_PWREx_SMPS_DisableExternal(void)
{
  CLEAR_BIT(PWR->CR4, PWR_CR4_EXTSMPSEN);
 c005be8:	4a02      	ldr	r2, [pc, #8]	@ (c005bf4 <HAL_PWREx_SMPS_DisableExternal+0xc>)
 c005bea:	68d3      	ldr	r3, [r2, #12]
 c005bec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 c005bf0:	60d3      	str	r3, [r2, #12]
}
 c005bf2:	4770      	bx	lr
 c005bf4:	50007000 	.word	0x50007000

0c005bf8 <HAL_PWREx_SMPS_GetMainRegulatorExtSMPSReadyStatus>:
uint32_t HAL_PWREx_SMPS_GetMainRegulatorExtSMPSReadyStatus(void)
{
  uint32_t main_regulator_status;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 c005bf8:	4b02      	ldr	r3, [pc, #8]	@ (c005c04 <HAL_PWREx_SMPS_GetMainRegulatorExtSMPSReadyStatus+0xc>)
 c005bfa:	6918      	ldr	r0, [r3, #16]
  else
  {
    main_regulator_status = PWR_MAINREG_NOT_READY_FOR_EXTSMPS;
  }
  return main_regulator_status;
}
 c005bfc:	f400 5000 	and.w	r0, r0, #8192	@ 0x2000
 c005c00:	4770      	bx	lr
 c005c02:	bf00      	nop
 c005c04:	50007000 	.word	0x50007000

0c005c08 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 c005c08:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 c005c0a:	4d1d      	ldr	r5, [pc, #116]	@ (c005c80 <RCC_SetFlashLatencyFromMSIRange+0x78>)
{
 c005c0c:	4604      	mov	r4, r0
  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 c005c0e:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 c005c10:	00d9      	lsls	r1, r3, #3
 c005c12:	d518      	bpl.n	c005c46 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 c005c14:	f7ff fb80 	bl	c005318 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 c005c18:	f430 7300 	bics.w	r3, r0, #512	@ 0x200
 c005c1c:	d123      	bne.n	c005c66 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if (msirange > RCC_MSIRANGE_8)
 c005c1e:	2c80      	cmp	r4, #128	@ 0x80
 c005c20:	d903      	bls.n	c005c2a <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if (msirange == RCC_MSIRANGE_7)
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 c005c22:	2ca0      	cmp	r4, #160	@ 0xa0
 c005c24:	bf8c      	ite	hi
 c005c26:	2302      	movhi	r3, #2
 c005c28:	2301      	movls	r3, #1
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 c005c2a:	4916      	ldr	r1, [pc, #88]	@ (c005c84 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 c005c2c:	680a      	ldr	r2, [r1, #0]
 c005c2e:	f022 020f 	bic.w	r2, r2, #15
 c005c32:	431a      	orrs	r2, r3
 c005c34:	600a      	str	r2, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 c005c36:	6808      	ldr	r0, [r1, #0]
 c005c38:	f000 000f 	and.w	r0, r0, #15
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 c005c3c:	1ac0      	subs	r0, r0, r3
 c005c3e:	bf18      	it	ne
 c005c40:	2001      	movne	r0, #1
 c005c42:	b003      	add	sp, #12
 c005c44:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 c005c46:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 c005c48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 c005c4c:	65ab      	str	r3, [r5, #88]	@ 0x58
 c005c4e:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 c005c50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 c005c54:	9301      	str	r3, [sp, #4]
 c005c56:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 c005c58:	f7ff fb5e 	bl	c005318 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 c005c5c:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 c005c5e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 c005c62:	65ab      	str	r3, [r5, #88]	@ 0x58
 c005c64:	e7d8      	b.n	c005c18 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if (msirange > RCC_MSIRANGE_8)
 c005c66:	2c80      	cmp	r4, #128	@ 0x80
 c005c68:	d805      	bhi.n	c005c76 <RCC_SetFlashLatencyFromMSIRange+0x6e>
      if (msirange == RCC_MSIRANGE_8)
 c005c6a:	d006      	beq.n	c005c7a <RCC_SetFlashLatencyFromMSIRange+0x72>
      else if (msirange == RCC_MSIRANGE_7)
 c005c6c:	f1a4 0270 	sub.w	r2, r4, #112	@ 0x70
 c005c70:	4253      	negs	r3, r2
 c005c72:	4153      	adcs	r3, r2
 c005c74:	e7d9      	b.n	c005c2a <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 c005c76:	2303      	movs	r3, #3
 c005c78:	e7d7      	b.n	c005c2a <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 c005c7a:	2302      	movs	r3, #2
 c005c7c:	e7d5      	b.n	c005c2a <RCC_SetFlashLatencyFromMSIRange+0x22>
 c005c7e:	bf00      	nop
 c005c80:	50021000 	.word	0x50021000
 c005c84:	50022000 	.word	0x50022000

0c005c88 <HAL_RCC_DeInit>:
{
 c005c88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  SET_BIT(RCC->CR, RCC_CR_MSION);
 c005c8a:	4c63      	ldr	r4, [pc, #396]	@ (c005e18 <HAL_RCC_DeInit+0x190>)
 c005c8c:	6823      	ldr	r3, [r4, #0]
 c005c8e:	f043 0301 	orr.w	r3, r3, #1
 c005c92:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 c005c94:	f7fc fd80 	bl	c002798 <HAL_GetTick>
 c005c98:	4605      	mov	r5, r0
  while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c005c9a:	6823      	ldr	r3, [r4, #0]
 c005c9c:	079b      	lsls	r3, r3, #30
 c005c9e:	f140 8089 	bpl.w	c005db4 <HAL_RCC_DeInit+0x12c>
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
 c005ca2:	6823      	ldr	r3, [r4, #0]
 c005ca4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 c005ca8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 c005cac:	6023      	str	r3, [r4, #0]
  CLEAR_REG(RCC->CFGR);
 c005cae:	2300      	movs	r3, #0
 c005cb0:	60a3      	str	r3, [r4, #8]
  tickstart = HAL_GetTick();
 c005cb2:	f7fc fd71 	bl	c002798 <HAL_GetTick>
  SystemCoreClock = MSI_VALUE;
 c005cb6:	4b59      	ldr	r3, [pc, #356]	@ (c005e1c <HAL_RCC_DeInit+0x194>)
 c005cb8:	4a59      	ldr	r2, [pc, #356]	@ (c005e20 <HAL_RCC_DeInit+0x198>)
  tickstart = HAL_GetTick();
 c005cba:	4606      	mov	r6, r0
  SystemCoreClock = MSI_VALUE;
 c005cbc:	601a      	str	r2, [r3, #0]
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 c005cbe:	4b59      	ldr	r3, [pc, #356]	@ (c005e24 <HAL_RCC_DeInit+0x19c>)
 c005cc0:	6818      	ldr	r0, [r3, #0]
 c005cc2:	f7fc fd27 	bl	c002714 <HAL_InitTick>
 c005cc6:	4605      	mov	r5, r0
 c005cc8:	2800      	cmp	r0, #0
 c005cca:	f040 80a3 	bne.w	c005e14 <HAL_RCC_DeInit+0x18c>
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 c005cce:	f241 3788 	movw	r7, #5000	@ 0x1388
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_SYSCLKSOURCE_STATUS_MSI)
 c005cd2:	4c51      	ldr	r4, [pc, #324]	@ (c005e18 <HAL_RCC_DeInit+0x190>)
 c005cd4:	68a3      	ldr	r3, [r4, #8]
 c005cd6:	f013 0f0c 	tst.w	r3, #12
 c005cda:	d179      	bne.n	c005dd0 <HAL_RCC_DeInit+0x148>
  CLEAR_BIT(RCC->CR, RCC_CR_CSSON | RCC_CR_HSEON | RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_PLLON |
 c005cdc:	6822      	ldr	r2, [r4, #0]
 c005cde:	4b52      	ldr	r3, [pc, #328]	@ (c005e28 <HAL_RCC_DeInit+0x1a0>)
 c005ce0:	4013      	ands	r3, r2
 c005ce2:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 c005ce4:	f7fc fd58 	bl	c002798 <HAL_GetTick>
 c005ce8:	4606      	mov	r6, r0
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY) != 0U)
 c005cea:	4c4b      	ldr	r4, [pc, #300]	@ (c005e18 <HAL_RCC_DeInit+0x190>)
 c005cec:	6823      	ldr	r3, [r4, #0]
 c005cee:	f013 6320 	ands.w	r3, r3, #167772160	@ 0xa000000
 c005cf2:	d179      	bne.n	c005de8 <HAL_RCC_DeInit+0x160>
  CLEAR_REG(RCC->PLLCFGR);
 c005cf4:	60e3      	str	r3, [r4, #12]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4);
 c005cf6:	68e2      	ldr	r2, [r4, #12]
 c005cf8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 c005cfc:	60e2      	str	r2, [r4, #12]
  CLEAR_REG(RCC->PLLSAI1CFGR);
 c005cfe:	6123      	str	r3, [r4, #16]
  SET_BIT(RCC->PLLSAI1CFGR,  RCC_PLLSAI1CFGR_PLLSAI1N_4);
 c005d00:	6922      	ldr	r2, [r4, #16]
 c005d02:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 c005d06:	6122      	str	r2, [r4, #16]
  CLEAR_REG(RCC->PLLSAI2CFGR);
 c005d08:	6163      	str	r3, [r4, #20]
  SET_BIT(RCC->PLLSAI2CFGR,  RCC_PLLSAI2CFGR_PLLSAI2N_4);
 c005d0a:	6963      	ldr	r3, [r4, #20]
 c005d0c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 c005d10:	6163      	str	r3, [r4, #20]
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 c005d12:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 c005d16:	f023 0301 	bic.w	r3, r3, #1
 c005d1a:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
  tickstart = HAL_GetTick();
 c005d1e:	f7fc fd3b 	bl	c002798 <HAL_GetTick>
 c005d22:	4606      	mov	r6, r0
  while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c005d24:	4c3c      	ldr	r4, [pc, #240]	@ (c005e18 <HAL_RCC_DeInit+0x190>)
 c005d26:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 c005d2a:	f013 0302 	ands.w	r3, r3, #2
 c005d2e:	d167      	bne.n	c005e00 <HAL_RCC_DeInit+0x178>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c005d30:	f8d4 2094 	ldr.w	r2, [r4, #148]	@ 0x94
 c005d34:	f022 0210 	bic.w	r2, r2, #16
 c005d38:	f8c4 2094 	str.w	r2, [r4, #148]	@ 0x94
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 c005d3c:	f8d4 2098 	ldr.w	r2, [r4, #152]	@ 0x98
 c005d40:	f022 0201 	bic.w	r2, r2, #1
 c005d44:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 c005d48:	6822      	ldr	r2, [r4, #0]
 c005d4a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 c005d4e:	6022      	str	r2, [r4, #0]
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 c005d50:	f04f 32ff 	mov.w	r2, #4294967295
  CLEAR_REG(RCC->CIER);
 c005d54:	61a3      	str	r3, [r4, #24]
  WRITE_REG(RCC->CICR, 0xFFFFFFFFU);
 c005d56:	6222      	str	r2, [r4, #32]
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 c005d58:	f8d4 2094 	ldr.w	r2, [r4, #148]	@ 0x94
 c005d5c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 c005d60:	f8c4 2094 	str.w	r2, [r4, #148]	@ 0x94
  if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 c005d64:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 c005d66:	00d0      	lsls	r0, r2, #3
 c005d68:	d409      	bmi.n	c005d7e <HAL_RCC_DeInit+0xf6>
    __HAL_RCC_PWR_CLK_ENABLE();
 c005d6a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c005d6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 c005d70:	65a3      	str	r3, [r4, #88]	@ 0x58
 c005d72:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c005d74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 c005d78:	9301      	str	r3, [sp, #4]
 c005d7a:	9b01      	ldr	r3, [sp, #4]
    pwrclkchanged = SET;
 c005d7c:	2301      	movs	r3, #1
  if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c005d7e:	4a2b      	ldr	r2, [pc, #172]	@ (c005e2c <HAL_RCC_DeInit+0x1a4>)
 c005d80:	6811      	ldr	r1, [r2, #0]
 c005d82:	05c9      	lsls	r1, r1, #23
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c005d84:	bf5e      	ittt	pl
 c005d86:	6811      	ldrpl	r1, [r2, #0]
 c005d88:	f441 7180 	orrpl.w	r1, r1, #256	@ 0x100
 c005d8c:	6011      	strpl	r1, [r2, #0]
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c005d8e:	4a22      	ldr	r2, [pc, #136]	@ (c005e18 <HAL_RCC_DeInit+0x190>)
 c005d90:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 c005d94:	f021 0101 	bic.w	r1, r1, #1
 c005d98:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP | RCC_BDCR_LSESYSEN);
 c005d9c:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 c005da0:	f021 0184 	bic.w	r1, r1, #132	@ 0x84
 c005da4:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
  if (pwrclkchanged == SET)
 c005da8:	b17b      	cbz	r3, c005dca <HAL_RCC_DeInit+0x142>
    __HAL_RCC_PWR_CLK_DISABLE();
 c005daa:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 c005dac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 c005db0:	6593      	str	r3, [r2, #88]	@ 0x58
 c005db2:	e00a      	b.n	c005dca <HAL_RCC_DeInit+0x142>
    if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c005db4:	f7fc fcf0 	bl	c002798 <HAL_GetTick>
 c005db8:	1b40      	subs	r0, r0, r5
 c005dba:	2802      	cmp	r0, #2
 c005dbc:	f67f af6d 	bls.w	c005c9a <HAL_RCC_DeInit+0x12>
      if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c005dc0:	6823      	ldr	r3, [r4, #0]
 c005dc2:	079a      	lsls	r2, r3, #30
 c005dc4:	f53f af69 	bmi.w	c005c9a <HAL_RCC_DeInit+0x12>
        return HAL_TIMEOUT;
 c005dc8:	2503      	movs	r5, #3
}
 c005dca:	4628      	mov	r0, r5
 c005dcc:	b003      	add	sp, #12
 c005dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 c005dd0:	f7fc fce2 	bl	c002798 <HAL_GetTick>
 c005dd4:	1b80      	subs	r0, r0, r6
 c005dd6:	42b8      	cmp	r0, r7
 c005dd8:	f67f af7c 	bls.w	c005cd4 <HAL_RCC_DeInit+0x4c>
      if (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_SYSCLKSOURCE_STATUS_MSI)
 c005ddc:	68a3      	ldr	r3, [r4, #8]
 c005dde:	f013 0f0c 	tst.w	r3, #12
 c005de2:	f43f af77 	beq.w	c005cd4 <HAL_RCC_DeInit+0x4c>
 c005de6:	e7ef      	b.n	c005dc8 <HAL_RCC_DeInit+0x140>
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c005de8:	f7fc fcd6 	bl	c002798 <HAL_GetTick>
 c005dec:	1b80      	subs	r0, r0, r6
 c005dee:	2802      	cmp	r0, #2
 c005df0:	f67f af7c 	bls.w	c005cec <HAL_RCC_DeInit+0x64>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY) != 0U)
 c005df4:	6823      	ldr	r3, [r4, #0]
 c005df6:	f013 6f20 	tst.w	r3, #167772160	@ 0xa000000
 c005dfa:	f43f af77 	beq.w	c005cec <HAL_RCC_DeInit+0x64>
 c005dfe:	e7e3      	b.n	c005dc8 <HAL_RCC_DeInit+0x140>
    if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c005e00:	f7fc fcca 	bl	c002798 <HAL_GetTick>
 c005e04:	1b80      	subs	r0, r0, r6
 c005e06:	2807      	cmp	r0, #7
 c005e08:	d98d      	bls.n	c005d26 <HAL_RCC_DeInit+0x9e>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c005e0a:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 c005e0e:	079f      	lsls	r7, r3, #30
 c005e10:	d4da      	bmi.n	c005dc8 <HAL_RCC_DeInit+0x140>
 c005e12:	e788      	b.n	c005d26 <HAL_RCC_DeInit+0x9e>
    return HAL_ERROR;
 c005e14:	2501      	movs	r5, #1
 c005e16:	e7d8      	b.n	c005dca <HAL_RCC_DeInit+0x142>
 c005e18:	50021000 	.word	0x50021000
 c005e1c:	30000004 	.word	0x30000004
 c005e20:	003d0900 	.word	0x003d0900
 c005e24:	3000000c 	.word	0x3000000c
 c005e28:	eaf6f4ff 	.word	0xeaf6f4ff
 c005e2c:	50007000 	.word	0x50007000

0c005e30 <HAL_RCC_MCOConfig>:
{
 c005e30:	b570      	push	{r4, r5, r6, lr}
  __MCO1_CLK_ENABLE();
 c005e32:	4c11      	ldr	r4, [pc, #68]	@ (c005e78 <HAL_RCC_MCOConfig+0x48>)
{
 c005e34:	b086      	sub	sp, #24
  __MCO1_CLK_ENABLE();
 c005e36:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
{
 c005e38:	4616      	mov	r6, r2
  __MCO1_CLK_ENABLE();
 c005e3a:	f043 0301 	orr.w	r3, r3, #1
 c005e3e:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c005e40:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 c005e42:	f44f 7280 	mov.w	r2, #256	@ 0x100
  __MCO1_CLK_ENABLE();
 c005e46:	f003 0301 	and.w	r3, r3, #1
 c005e4a:	9300      	str	r3, [sp, #0]
 c005e4c:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 c005e4e:	2302      	movs	r3, #2
 c005e50:	e9cd 2301 	strd	r2, r3, [sp, #4]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 c005e54:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 c005e56:	2300      	movs	r3, #0
{
 c005e58:	460d      	mov	r5, r1
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 c005e5a:	4808      	ldr	r0, [pc, #32]	@ (c005e7c <HAL_RCC_MCOConfig+0x4c>)
 c005e5c:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 c005e5e:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 c005e60:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 c005e62:	f7fe f9c5 	bl	c0041f0 <HAL_GPIO_Init>
  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE), (RCC_MCOSource | RCC_MCODiv));
 c005e66:	68a3      	ldr	r3, [r4, #8]
 c005e68:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 c005e6c:	ea43 0206 	orr.w	r2, r3, r6
 c005e70:	432a      	orrs	r2, r5
 c005e72:	60a2      	str	r2, [r4, #8]
}
 c005e74:	b006      	add	sp, #24
 c005e76:	bd70      	pop	{r4, r5, r6, pc}
 c005e78:	50021000 	.word	0x50021000
 c005e7c:	52020000 	.word	0x52020000

0c005e80 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c005e80:	4a24      	ldr	r2, [pc, #144]	@ (c005f14 <HAL_RCC_GetSysClockFreq+0x94>)
 c005e82:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 c005e84:	68d1      	ldr	r1, [r2, #12]
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c005e86:	f013 030c 	ands.w	r3, r3, #12
 c005e8a:	d005      	beq.n	c005e98 <HAL_RCC_GetSysClockFreq+0x18>
 c005e8c:	2b0c      	cmp	r3, #12
 c005e8e:	d126      	bne.n	c005ede <HAL_RCC_GetSysClockFreq+0x5e>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 c005e90:	f001 0103 	and.w	r1, r1, #3
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 c005e94:	2901      	cmp	r1, #1
 c005e96:	d12b      	bne.n	c005ef0 <HAL_RCC_GetSysClockFreq+0x70>
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c005e98:	6811      	ldr	r1, [r2, #0]
 c005e9a:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c005e9c:	bf54      	ite	pl
 c005e9e:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	@ 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c005ea2:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 c005ea4:	491c      	ldr	r1, [pc, #112]	@ (c005f18 <HAL_RCC_GetSysClockFreq+0x98>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c005ea6:	bf54      	ite	pl
 c005ea8:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c005eac:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 c005eb0:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c005eb4:	b36b      	cbz	r3, c005f12 <HAL_RCC_GetSysClockFreq+0x92>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c005eb6:	4a17      	ldr	r2, [pc, #92]	@ (c005f14 <HAL_RCC_GetSysClockFreq+0x94>)
 c005eb8:	68d1      	ldr	r1, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c005eba:	68d3      	ldr	r3, [r2, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c005ebc:	f001 0103 	and.w	r1, r1, #3
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c005ec0:	f3c3 1303 	ubfx	r3, r3, #4, #4
    switch (pllsource)
 c005ec4:	2902      	cmp	r1, #2
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c005ec6:	f103 0301 	add.w	r3, r3, #1
    switch (pllsource)
 c005eca:	d013      	beq.n	c005ef4 <HAL_RCC_GetSysClockFreq+0x74>
 c005ecc:	2903      	cmp	r1, #3
 c005ece:	d011      	beq.n	c005ef4 <HAL_RCC_GetSysClockFreq+0x74>
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c005ed0:	fbb0 f0f3 	udiv	r0, r0, r3
 c005ed4:	68d2      	ldr	r2, [r2, #12]
 c005ed6:	f3c2 2206 	ubfx	r2, r2, #8, #7
 c005eda:	4350      	muls	r0, r2
        break;
 c005edc:	e011      	b.n	c005f02 <HAL_RCC_GetSysClockFreq+0x82>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 c005ede:	f44f 7088 	mov.w	r0, #272	@ 0x110
 c005ee2:	40d8      	lsrs	r0, r3
    sysclockfreq = HSE_VALUE;
 c005ee4:	4b0d      	ldr	r3, [pc, #52]	@ (c005f1c <HAL_RCC_GetSysClockFreq+0x9c>)
 c005ee6:	f010 0001 	ands.w	r0, r0, #1
 c005eea:	bf18      	it	ne
 c005eec:	4618      	movne	r0, r3
 c005eee:	4770      	bx	lr
 c005ef0:	2000      	movs	r0, #0
 c005ef2:	e7e0      	b.n	c005eb6 <HAL_RCC_GetSysClockFreq+0x36>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c005ef4:	68d0      	ldr	r0, [r2, #12]
 c005ef6:	4a09      	ldr	r2, [pc, #36]	@ (c005f1c <HAL_RCC_GetSysClockFreq+0x9c>)
 c005ef8:	f3c0 2006 	ubfx	r0, r0, #8, #7
 c005efc:	fbb2 f3f3 	udiv	r3, r2, r3
 c005f00:	4358      	muls	r0, r3
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c005f02:	4b04      	ldr	r3, [pc, #16]	@ (c005f14 <HAL_RCC_GetSysClockFreq+0x94>)
 c005f04:	68db      	ldr	r3, [r3, #12]
 c005f06:	f3c3 6341 	ubfx	r3, r3, #25, #2
 c005f0a:	3301      	adds	r3, #1
 c005f0c:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco / pllr;
 c005f0e:	fbb0 f0f3 	udiv	r0, r0, r3
}
 c005f12:	4770      	bx	lr
 c005f14:	50021000 	.word	0x50021000
 c005f18:	0c00b374 	.word	0x0c00b374
 c005f1c:	00f42400 	.word	0x00f42400

0c005f20 <HAL_RCC_GetHCLKFreq>:
{
 c005f20:	b508      	push	{r3, lr}
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 c005f22:	f7ff ffad 	bl	c005e80 <HAL_RCC_GetSysClockFreq>
 c005f26:	4b04      	ldr	r3, [pc, #16]	@ (c005f38 <HAL_RCC_GetHCLKFreq+0x18>)
 c005f28:	4a04      	ldr	r2, [pc, #16]	@ (c005f3c <HAL_RCC_GetHCLKFreq+0x1c>)
 c005f2a:	689b      	ldr	r3, [r3, #8]
 c005f2c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 c005f30:	5cd3      	ldrb	r3, [r2, r3]
}
 c005f32:	40d8      	lsrs	r0, r3
 c005f34:	bd08      	pop	{r3, pc}
 c005f36:	bf00      	nop
 c005f38:	50021000 	.word	0x50021000
 c005f3c:	0c00b3bc 	.word	0x0c00b3bc

0c005f40 <HAL_RCC_OscConfig>:
{
 c005f40:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if (RCC_OscInitStruct == NULL)
 c005f44:	4604      	mov	r4, r0
 c005f46:	b918      	cbnz	r0, c005f50 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 c005f48:	2001      	movs	r0, #1
}
 c005f4a:	b002      	add	sp, #8
 c005f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c005f50:	4b96      	ldr	r3, [pc, #600]	@ (c0061ac <HAL_RCC_OscConfig+0x26c>)
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 c005f52:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c005f54:	689e      	ldr	r6, [r3, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 c005f56:	68df      	ldr	r7, [r3, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 c005f58:	06d5      	lsls	r5, r2, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 c005f5a:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 c005f5e:	f007 0703 	and.w	r7, r7, #3
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 c005f62:	d537      	bpl.n	c005fd4 <HAL_RCC_OscConfig+0x94>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 c005f64:	b11e      	cbz	r6, c005f6e <HAL_RCC_OscConfig+0x2e>
 c005f66:	2e0c      	cmp	r6, #12
 c005f68:	d164      	bne.n	c006034 <HAL_RCC_OscConfig+0xf4>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 c005f6a:	2f01      	cmp	r7, #1
 c005f6c:	d162      	bne.n	c006034 <HAL_RCC_OscConfig+0xf4>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 c005f6e:	681b      	ldr	r3, [r3, #0]
 c005f70:	0799      	lsls	r1, r3, #30
 c005f72:	d502      	bpl.n	c005f7a <HAL_RCC_OscConfig+0x3a>
 c005f74:	69e3      	ldr	r3, [r4, #28]
 c005f76:	2b00      	cmp	r3, #0
 c005f78:	d0e6      	beq.n	c005f48 <HAL_RCC_OscConfig+0x8>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 c005f7a:	4b8c      	ldr	r3, [pc, #560]	@ (c0061ac <HAL_RCC_OscConfig+0x26c>)
 c005f7c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 c005f7e:	681a      	ldr	r2, [r3, #0]
 c005f80:	0712      	lsls	r2, r2, #28
 c005f82:	bf56      	itet	pl
 c005f84:	f8d3 2094 	ldrpl.w	r2, [r3, #148]	@ 0x94
 c005f88:	681a      	ldrmi	r2, [r3, #0]
 c005f8a:	0912      	lsrpl	r2, r2, #4
 c005f8c:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 c005f90:	4290      	cmp	r0, r2
 c005f92:	d938      	bls.n	c006006 <HAL_RCC_OscConfig+0xc6>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 c005f94:	f7ff fe38 	bl	c005c08 <RCC_SetFlashLatencyFromMSIRange>
 c005f98:	2800      	cmp	r0, #0
 c005f9a:	d1d5      	bne.n	c005f48 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c005f9c:	4b83      	ldr	r3, [pc, #524]	@ (c0061ac <HAL_RCC_OscConfig+0x26c>)
 c005f9e:	681a      	ldr	r2, [r3, #0]
 c005fa0:	f042 0208 	orr.w	r2, r2, #8
 c005fa4:	601a      	str	r2, [r3, #0]
 c005fa6:	681a      	ldr	r2, [r3, #0]
 c005fa8:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 c005faa:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 c005fae:	430a      	orrs	r2, r1
 c005fb0:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c005fb2:	685a      	ldr	r2, [r3, #4]
 c005fb4:	6a21      	ldr	r1, [r4, #32]
 c005fb6:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 c005fba:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 c005fbe:	605a      	str	r2, [r3, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c005fc0:	f7ff ffae 	bl	c005f20 <HAL_RCC_GetHCLKFreq>
 c005fc4:	4b7a      	ldr	r3, [pc, #488]	@ (c0061b0 <HAL_RCC_OscConfig+0x270>)
 c005fc6:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 c005fc8:	4b7a      	ldr	r3, [pc, #488]	@ (c0061b4 <HAL_RCC_OscConfig+0x274>)
 c005fca:	6818      	ldr	r0, [r3, #0]
 c005fcc:	f7fc fba2 	bl	c002714 <HAL_InitTick>
        if (status != HAL_OK)
 c005fd0:	2800      	cmp	r0, #0
 c005fd2:	d1ba      	bne.n	c005f4a <HAL_RCC_OscConfig+0xa>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 c005fd4:	6823      	ldr	r3, [r4, #0]
 c005fd6:	07dd      	lsls	r5, r3, #31
 c005fd8:	d46a      	bmi.n	c0060b0 <HAL_RCC_OscConfig+0x170>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 c005fda:	6823      	ldr	r3, [r4, #0]
 c005fdc:	0799      	lsls	r1, r3, #30
 c005fde:	f100 80b9 	bmi.w	c006154 <HAL_RCC_OscConfig+0x214>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 c005fe2:	6823      	ldr	r3, [r4, #0]
 c005fe4:	071e      	lsls	r6, r3, #28
 c005fe6:	f100 8107 	bmi.w	c0061f8 <HAL_RCC_OscConfig+0x2b8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 c005fea:	6823      	ldr	r3, [r4, #0]
 c005fec:	075d      	lsls	r5, r3, #29
 c005fee:	f100 8146 	bmi.w	c00627e <HAL_RCC_OscConfig+0x33e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 c005ff2:	6823      	ldr	r3, [r4, #0]
 c005ff4:	069a      	lsls	r2, r3, #26
 c005ff6:	f100 820e 	bmi.w	c006416 <HAL_RCC_OscConfig+0x4d6>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 c005ffa:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 c005ffc:	2b00      	cmp	r3, #0
 c005ffe:	f040 8243 	bne.w	c006488 <HAL_RCC_OscConfig+0x548>
  return HAL_OK;
 c006002:	2000      	movs	r0, #0
 c006004:	e7a1      	b.n	c005f4a <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c006006:	681a      	ldr	r2, [r3, #0]
 c006008:	f042 0208 	orr.w	r2, r2, #8
 c00600c:	601a      	str	r2, [r3, #0]
 c00600e:	681a      	ldr	r2, [r3, #0]
 c006010:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 c006014:	4302      	orrs	r2, r0
 c006016:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c006018:	685a      	ldr	r2, [r3, #4]
 c00601a:	6a21      	ldr	r1, [r4, #32]
 c00601c:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 c006020:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 c006024:	605a      	str	r2, [r3, #4]
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 c006026:	2e00      	cmp	r6, #0
 c006028:	d1ca      	bne.n	c005fc0 <HAL_RCC_OscConfig+0x80>
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 c00602a:	f7ff fded 	bl	c005c08 <RCC_SetFlashLatencyFromMSIRange>
 c00602e:	2800      	cmp	r0, #0
 c006030:	d0c6      	beq.n	c005fc0 <HAL_RCC_OscConfig+0x80>
 c006032:	e789      	b.n	c005f48 <HAL_RCC_OscConfig+0x8>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 c006034:	69e3      	ldr	r3, [r4, #28]
 c006036:	4d5d      	ldr	r5, [pc, #372]	@ (c0061ac <HAL_RCC_OscConfig+0x26c>)
 c006038:	b333      	cbz	r3, c006088 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_MSI_ENABLE();
 c00603a:	682b      	ldr	r3, [r5, #0]
 c00603c:	f043 0301 	orr.w	r3, r3, #1
 c006040:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 c006042:	f7fc fba9 	bl	c002798 <HAL_GetTick>
 c006046:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c006048:	682b      	ldr	r3, [r5, #0]
 c00604a:	0799      	lsls	r1, r3, #30
 c00604c:	d511      	bpl.n	c006072 <HAL_RCC_OscConfig+0x132>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 c00604e:	682b      	ldr	r3, [r5, #0]
 c006050:	f043 0308 	orr.w	r3, r3, #8
 c006054:	602b      	str	r3, [r5, #0]
 c006056:	682b      	ldr	r3, [r5, #0]
 c006058:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 c00605a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 c00605e:	4313      	orrs	r3, r2
 c006060:	602b      	str	r3, [r5, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 c006062:	686b      	ldr	r3, [r5, #4]
 c006064:	6a22      	ldr	r2, [r4, #32]
 c006066:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 c00606a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 c00606e:	606b      	str	r3, [r5, #4]
 c006070:	e7b0      	b.n	c005fd4 <HAL_RCC_OscConfig+0x94>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c006072:	f7fc fb91 	bl	c002798 <HAL_GetTick>
 c006076:	eba0 0008 	sub.w	r0, r0, r8
 c00607a:	2802      	cmp	r0, #2
 c00607c:	d9e4      	bls.n	c006048 <HAL_RCC_OscConfig+0x108>
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c00607e:	682b      	ldr	r3, [r5, #0]
 c006080:	079b      	lsls	r3, r3, #30
 c006082:	d4e1      	bmi.n	c006048 <HAL_RCC_OscConfig+0x108>
              return HAL_TIMEOUT;
 c006084:	2003      	movs	r0, #3
 c006086:	e760      	b.n	c005f4a <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 c006088:	682b      	ldr	r3, [r5, #0]
 c00608a:	f023 0301 	bic.w	r3, r3, #1
 c00608e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 c006090:	f7fc fb82 	bl	c002798 <HAL_GetTick>
 c006094:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c006096:	682b      	ldr	r3, [r5, #0]
 c006098:	079b      	lsls	r3, r3, #30
 c00609a:	d59b      	bpl.n	c005fd4 <HAL_RCC_OscConfig+0x94>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 c00609c:	f7fc fb7c 	bl	c002798 <HAL_GetTick>
 c0060a0:	eba0 0008 	sub.w	r0, r0, r8
 c0060a4:	2802      	cmp	r0, #2
 c0060a6:	d9f6      	bls.n	c006096 <HAL_RCC_OscConfig+0x156>
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 c0060a8:	682b      	ldr	r3, [r5, #0]
 c0060aa:	079a      	lsls	r2, r3, #30
 c0060ac:	d4ea      	bmi.n	c006084 <HAL_RCC_OscConfig+0x144>
 c0060ae:	e7f2      	b.n	c006096 <HAL_RCC_OscConfig+0x156>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 c0060b0:	2e08      	cmp	r6, #8
 c0060b2:	4a3e      	ldr	r2, [pc, #248]	@ (c0061ac <HAL_RCC_OscConfig+0x26c>)
 c0060b4:	d003      	beq.n	c0060be <HAL_RCC_OscConfig+0x17e>
 c0060b6:	2e0c      	cmp	r6, #12
 c0060b8:	d108      	bne.n	c0060cc <HAL_RCC_OscConfig+0x18c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 c0060ba:	2f03      	cmp	r7, #3
 c0060bc:	d106      	bne.n	c0060cc <HAL_RCC_OscConfig+0x18c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 c0060be:	6813      	ldr	r3, [r2, #0]
 c0060c0:	039a      	lsls	r2, r3, #14
 c0060c2:	d58a      	bpl.n	c005fda <HAL_RCC_OscConfig+0x9a>
 c0060c4:	6863      	ldr	r3, [r4, #4]
 c0060c6:	2b00      	cmp	r3, #0
 c0060c8:	d187      	bne.n	c005fda <HAL_RCC_OscConfig+0x9a>
 c0060ca:	e73d      	b.n	c005f48 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 c0060cc:	6863      	ldr	r3, [r4, #4]
 c0060ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 c0060d2:	d117      	bne.n	c006104 <HAL_RCC_OscConfig+0x1c4>
 c0060d4:	6813      	ldr	r3, [r2, #0]
 c0060d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 c0060da:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 c0060dc:	f7fc fb5c 	bl	c002798 <HAL_GetTick>
 c0060e0:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c0060e2:	f8df 80c8 	ldr.w	r8, [pc, #200]	@ c0061ac <HAL_RCC_OscConfig+0x26c>
 c0060e6:	f8d8 3000 	ldr.w	r3, [r8]
 c0060ea:	0399      	lsls	r1, r3, #14
 c0060ec:	f53f af75 	bmi.w	c005fda <HAL_RCC_OscConfig+0x9a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 c0060f0:	f7fc fb52 	bl	c002798 <HAL_GetTick>
 c0060f4:	1b40      	subs	r0, r0, r5
 c0060f6:	2864      	cmp	r0, #100	@ 0x64
 c0060f8:	d9f5      	bls.n	c0060e6 <HAL_RCC_OscConfig+0x1a6>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c0060fa:	f8d8 3000 	ldr.w	r3, [r8]
 c0060fe:	039b      	lsls	r3, r3, #14
 c006100:	d5c0      	bpl.n	c006084 <HAL_RCC_OscConfig+0x144>
 c006102:	e7f0      	b.n	c0060e6 <HAL_RCC_OscConfig+0x1a6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 c006104:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 c006108:	4d28      	ldr	r5, [pc, #160]	@ (c0061ac <HAL_RCC_OscConfig+0x26c>)
 c00610a:	d108      	bne.n	c00611e <HAL_RCC_OscConfig+0x1de>
 c00610c:	682b      	ldr	r3, [r5, #0]
 c00610e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 c006112:	602b      	str	r3, [r5, #0]
 c006114:	682b      	ldr	r3, [r5, #0]
 c006116:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 c00611a:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 c00611c:	e7de      	b.n	c0060dc <HAL_RCC_OscConfig+0x19c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 c00611e:	682a      	ldr	r2, [r5, #0]
 c006120:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c006124:	602a      	str	r2, [r5, #0]
 c006126:	682a      	ldr	r2, [r5, #0]
 c006128:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 c00612c:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 c00612e:	2b00      	cmp	r3, #0
 c006130:	d1d4      	bne.n	c0060dc <HAL_RCC_OscConfig+0x19c>
        tickstart = HAL_GetTick();
 c006132:	f7fc fb31 	bl	c002798 <HAL_GetTick>
 c006136:	4680      	mov	r8, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c006138:	682b      	ldr	r3, [r5, #0]
 c00613a:	039b      	lsls	r3, r3, #14
 c00613c:	f57f af4d 	bpl.w	c005fda <HAL_RCC_OscConfig+0x9a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 c006140:	f7fc fb2a 	bl	c002798 <HAL_GetTick>
 c006144:	eba0 0008 	sub.w	r0, r0, r8
 c006148:	2864      	cmp	r0, #100	@ 0x64
 c00614a:	d9f5      	bls.n	c006138 <HAL_RCC_OscConfig+0x1f8>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 c00614c:	682b      	ldr	r3, [r5, #0]
 c00614e:	039a      	lsls	r2, r3, #14
 c006150:	d498      	bmi.n	c006084 <HAL_RCC_OscConfig+0x144>
 c006152:	e7f1      	b.n	c006138 <HAL_RCC_OscConfig+0x1f8>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 c006154:	2e04      	cmp	r6, #4
 c006156:	4b15      	ldr	r3, [pc, #84]	@ (c0061ac <HAL_RCC_OscConfig+0x26c>)
 c006158:	d003      	beq.n	c006162 <HAL_RCC_OscConfig+0x222>
 c00615a:	2e0c      	cmp	r6, #12
 c00615c:	d111      	bne.n	c006182 <HAL_RCC_OscConfig+0x242>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 c00615e:	2f02      	cmp	r7, #2
 c006160:	d10f      	bne.n	c006182 <HAL_RCC_OscConfig+0x242>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 c006162:	681b      	ldr	r3, [r3, #0]
 c006164:	055d      	lsls	r5, r3, #21
 c006166:	d503      	bpl.n	c006170 <HAL_RCC_OscConfig+0x230>
 c006168:	68e3      	ldr	r3, [r4, #12]
 c00616a:	2b00      	cmp	r3, #0
 c00616c:	f43f aeec 	beq.w	c005f48 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 c006170:	4a0e      	ldr	r2, [pc, #56]	@ (c0061ac <HAL_RCC_OscConfig+0x26c>)
 c006172:	6921      	ldr	r1, [r4, #16]
 c006174:	6853      	ldr	r3, [r2, #4]
 c006176:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 c00617a:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 c00617e:	6053      	str	r3, [r2, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 c006180:	e72f      	b.n	c005fe2 <HAL_RCC_OscConfig+0xa2>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 c006182:	68e2      	ldr	r2, [r4, #12]
 c006184:	b312      	cbz	r2, c0061cc <HAL_RCC_OscConfig+0x28c>
        __HAL_RCC_HSI_ENABLE();
 c006186:	681a      	ldr	r2, [r3, #0]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c006188:	4d08      	ldr	r5, [pc, #32]	@ (c0061ac <HAL_RCC_OscConfig+0x26c>)
        __HAL_RCC_HSI_ENABLE();
 c00618a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 c00618e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 c006190:	f7fc fb02 	bl	c002798 <HAL_GetTick>
 c006194:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c006196:	682b      	ldr	r3, [r5, #0]
 c006198:	055a      	lsls	r2, r3, #21
 c00619a:	d50d      	bpl.n	c0061b8 <HAL_RCC_OscConfig+0x278>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 c00619c:	686b      	ldr	r3, [r5, #4]
 c00619e:	6922      	ldr	r2, [r4, #16]
 c0061a0:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 c0061a4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 c0061a8:	606b      	str	r3, [r5, #4]
 c0061aa:	e71a      	b.n	c005fe2 <HAL_RCC_OscConfig+0xa2>
 c0061ac:	50021000 	.word	0x50021000
 c0061b0:	30000004 	.word	0x30000004
 c0061b4:	3000000c 	.word	0x3000000c
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 c0061b8:	f7fc faee 	bl	c002798 <HAL_GetTick>
 c0061bc:	1b80      	subs	r0, r0, r6
 c0061be:	2802      	cmp	r0, #2
 c0061c0:	d9e9      	bls.n	c006196 <HAL_RCC_OscConfig+0x256>
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c0061c2:	682b      	ldr	r3, [r5, #0]
 c0061c4:	0559      	lsls	r1, r3, #21
 c0061c6:	f57f af5d 	bpl.w	c006084 <HAL_RCC_OscConfig+0x144>
 c0061ca:	e7e4      	b.n	c006196 <HAL_RCC_OscConfig+0x256>
        __HAL_RCC_HSI_DISABLE();
 c0061cc:	681a      	ldr	r2, [r3, #0]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c0061ce:	4eac      	ldr	r6, [pc, #688]	@ (c006480 <HAL_RCC_OscConfig+0x540>)
        __HAL_RCC_HSI_DISABLE();
 c0061d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 c0061d4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 c0061d6:	f7fc fadf 	bl	c002798 <HAL_GetTick>
 c0061da:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c0061dc:	6833      	ldr	r3, [r6, #0]
 c0061de:	055f      	lsls	r7, r3, #21
 c0061e0:	f57f aeff 	bpl.w	c005fe2 <HAL_RCC_OscConfig+0xa2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 c0061e4:	f7fc fad8 	bl	c002798 <HAL_GetTick>
 c0061e8:	1b40      	subs	r0, r0, r5
 c0061ea:	2802      	cmp	r0, #2
 c0061ec:	d9f6      	bls.n	c0061dc <HAL_RCC_OscConfig+0x29c>
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 c0061ee:	6833      	ldr	r3, [r6, #0]
 c0061f0:	055b      	lsls	r3, r3, #21
 c0061f2:	f53f af47 	bmi.w	c006084 <HAL_RCC_OscConfig+0x144>
 c0061f6:	e7f1      	b.n	c0061dc <HAL_RCC_OscConfig+0x29c>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 c0061f8:	6963      	ldr	r3, [r4, #20]
 c0061fa:	4da1      	ldr	r5, [pc, #644]	@ (c006480 <HAL_RCC_OscConfig+0x540>)
 c0061fc:	b333      	cbz	r3, c00624c <HAL_RCC_OscConfig+0x30c>
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 c0061fe:	69a3      	ldr	r3, [r4, #24]
 c006200:	b9fb      	cbnz	r3, c006242 <HAL_RCC_OscConfig+0x302>
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c006202:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 c006206:	f023 0310 	bic.w	r3, r3, #16
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c00620a:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      __HAL_RCC_LSI_ENABLE();
 c00620e:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c006212:	4e9b      	ldr	r6, [pc, #620]	@ (c006480 <HAL_RCC_OscConfig+0x540>)
      __HAL_RCC_LSI_ENABLE();
 c006214:	f043 0301 	orr.w	r3, r3, #1
 c006218:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 c00621c:	f7fc fabc 	bl	c002798 <HAL_GetTick>
 c006220:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c006222:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 c006226:	079a      	lsls	r2, r3, #30
 c006228:	f53f aedf 	bmi.w	c005fea <HAL_RCC_OscConfig+0xaa>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c00622c:	f7fc fab4 	bl	c002798 <HAL_GetTick>
 c006230:	1b40      	subs	r0, r0, r5
 c006232:	2807      	cmp	r0, #7
 c006234:	d9f5      	bls.n	c006222 <HAL_RCC_OscConfig+0x2e2>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 c006236:	f8d6 3094 	ldr.w	r3, [r6, #148]	@ 0x94
 c00623a:	0799      	lsls	r1, r3, #30
 c00623c:	f57f af22 	bpl.w	c006084 <HAL_RCC_OscConfig+0x144>
 c006240:	e7ef      	b.n	c006222 <HAL_RCC_OscConfig+0x2e2>
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 c006242:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 c006246:	f043 0310 	orr.w	r3, r3, #16
 c00624a:	e7de      	b.n	c00620a <HAL_RCC_OscConfig+0x2ca>
      __HAL_RCC_LSI_DISABLE();
 c00624c:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 c006250:	f023 0301 	bic.w	r3, r3, #1
 c006254:	f8c5 3094 	str.w	r3, [r5, #148]	@ 0x94
      tickstart = HAL_GetTick();
 c006258:	f7fc fa9e 	bl	c002798 <HAL_GetTick>
 c00625c:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c00625e:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 c006262:	079f      	lsls	r7, r3, #30
 c006264:	f57f aec1 	bpl.w	c005fea <HAL_RCC_OscConfig+0xaa>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 c006268:	f7fc fa96 	bl	c002798 <HAL_GetTick>
 c00626c:	1b80      	subs	r0, r0, r6
 c00626e:	2807      	cmp	r0, #7
 c006270:	d9f5      	bls.n	c00625e <HAL_RCC_OscConfig+0x31e>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 c006272:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 c006276:	079b      	lsls	r3, r3, #30
 c006278:	f53f af04 	bmi.w	c006084 <HAL_RCC_OscConfig+0x144>
 c00627c:	e7ef      	b.n	c00625e <HAL_RCC_OscConfig+0x31e>
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 c00627e:	4b80      	ldr	r3, [pc, #512]	@ (c006480 <HAL_RCC_OscConfig+0x540>)
 c006280:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c006282:	00d5      	lsls	r5, r2, #3
 c006284:	d446      	bmi.n	c006314 <HAL_RCC_OscConfig+0x3d4>
      pwrclkchanged = SET;
 c006286:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 c006288:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 c00628a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 c00628e:	659a      	str	r2, [r3, #88]	@ 0x58
 c006290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 c006292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 c006296:	9301      	str	r3, [sp, #4]
 c006298:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c00629a:	4d7a      	ldr	r5, [pc, #488]	@ (c006484 <HAL_RCC_OscConfig+0x544>)
 c00629c:	682b      	ldr	r3, [r5, #0]
 c00629e:	05d8      	lsls	r0, r3, #23
 c0062a0:	d53a      	bpl.n	c006318 <HAL_RCC_OscConfig+0x3d8>
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 c0062a2:	68a3      	ldr	r3, [r4, #8]
 c0062a4:	4d76      	ldr	r5, [pc, #472]	@ (c006480 <HAL_RCC_OscConfig+0x540>)
 c0062a6:	f013 0f01 	tst.w	r3, #1
 c0062aa:	d149      	bne.n	c006340 <HAL_RCC_OscConfig+0x400>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c0062ac:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
 c0062b0:	f022 0201 	bic.w	r2, r2, #1
 c0062b4:	f8c5 2090 	str.w	r2, [r5, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 c0062b8:	f8d5 2090 	ldr.w	r2, [r5, #144]	@ 0x90
 c0062bc:	f022 0204 	bic.w	r2, r2, #4
 c0062c0:	f8c5 2090 	str.w	r2, [r5, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 c0062c4:	2b00      	cmp	r3, #0
 c0062c6:	d14a      	bne.n	c00635e <HAL_RCC_OscConfig+0x41e>
      tickstart = HAL_GetTick();
 c0062c8:	f7fc fa66 	bl	c002798 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0062cc:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 c0062d0:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c0062d2:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0062d6:	0799      	lsls	r1, r3, #30
 c0062d8:	f100 8091 	bmi.w	c0063fe <HAL_RCC_OscConfig+0x4be>
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 c0062dc:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0062e0:	061a      	lsls	r2, r3, #24
 c0062e2:	d557      	bpl.n	c006394 <HAL_RCC_OscConfig+0x454>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0062e4:	f241 3888 	movw	r8, #5000	@ 0x1388
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c0062e8:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0062ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 c0062f0:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c0062f4:	4d62      	ldr	r5, [pc, #392]	@ (c006480 <HAL_RCC_OscConfig+0x540>)
 c0062f6:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0062fa:	0519      	lsls	r1, r3, #20
 c0062fc:	d54a      	bpl.n	c006394 <HAL_RCC_OscConfig+0x454>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0062fe:	f7fc fa4b 	bl	c002798 <HAL_GetTick>
 c006302:	1b80      	subs	r0, r0, r6
 c006304:	4540      	cmp	r0, r8
 c006306:	d9f6      	bls.n	c0062f6 <HAL_RCC_OscConfig+0x3b6>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c006308:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c00630c:	051b      	lsls	r3, r3, #20
 c00630e:	f53f aeb9 	bmi.w	c006084 <HAL_RCC_OscConfig+0x144>
 c006312:	e7f0      	b.n	c0062f6 <HAL_RCC_OscConfig+0x3b6>
    FlagStatus       pwrclkchanged = RESET;
 c006314:	2700      	movs	r7, #0
 c006316:	e7c0      	b.n	c00629a <HAL_RCC_OscConfig+0x35a>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 c006318:	682b      	ldr	r3, [r5, #0]
 c00631a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 c00631e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 c006320:	f7fc fa3a 	bl	c002798 <HAL_GetTick>
 c006324:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c006326:	682b      	ldr	r3, [r5, #0]
 c006328:	05da      	lsls	r2, r3, #23
 c00632a:	d4ba      	bmi.n	c0062a2 <HAL_RCC_OscConfig+0x362>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 c00632c:	f7fc fa34 	bl	c002798 <HAL_GetTick>
 c006330:	1b80      	subs	r0, r0, r6
 c006332:	2802      	cmp	r0, #2
 c006334:	d9f7      	bls.n	c006326 <HAL_RCC_OscConfig+0x3e6>
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 c006336:	682b      	ldr	r3, [r5, #0]
 c006338:	05d9      	lsls	r1, r3, #23
 c00633a:	f57f aea3 	bpl.w	c006084 <HAL_RCC_OscConfig+0x144>
 c00633e:	e7f2      	b.n	c006326 <HAL_RCC_OscConfig+0x3e6>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 c006340:	f013 0f04 	tst.w	r3, #4
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 c006344:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c006348:	bf1e      	ittt	ne
 c00634a:	f043 0304 	orrne.w	r3, r3, #4
 c00634e:	f8c5 3090 	strne.w	r3, [r5, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c006352:	f8d5 3090 	ldrne.w	r3, [r5, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 c006356:	f043 0301 	orr.w	r3, r3, #1
 c00635a:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
      tickstart = HAL_GetTick();
 c00635e:	f7fc fa1b 	bl	c002798 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c006362:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 c006366:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c006368:	4d45      	ldr	r5, [pc, #276]	@ (c006480 <HAL_RCC_OscConfig+0x540>)
 c00636a:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c00636e:	0799      	lsls	r1, r3, #30
 c006370:	d519      	bpl.n	c0063a6 <HAL_RCC_OscConfig+0x466>
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 c006372:	68a3      	ldr	r3, [r4, #8]
 c006374:	f013 0f80 	tst.w	r3, #128	@ 0x80
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c006378:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 c00637c:	d029      	beq.n	c0063d2 <HAL_RCC_OscConfig+0x492>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c00637e:	f241 3888 	movw	r8, #5000	@ 0x1388
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c006382:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c006386:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c00638a:	4d3d      	ldr	r5, [pc, #244]	@ (c006480 <HAL_RCC_OscConfig+0x540>)
 c00638c:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c006390:	051b      	lsls	r3, r3, #20
 c006392:	d513      	bpl.n	c0063bc <HAL_RCC_OscConfig+0x47c>
    if (pwrclkchanged == SET)
 c006394:	2f00      	cmp	r7, #0
 c006396:	f43f ae2c 	beq.w	c005ff2 <HAL_RCC_OscConfig+0xb2>
      __HAL_RCC_PWR_CLK_DISABLE();
 c00639a:	4a39      	ldr	r2, [pc, #228]	@ (c006480 <HAL_RCC_OscConfig+0x540>)
 c00639c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 c00639e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 c0063a2:	6593      	str	r3, [r2, #88]	@ 0x58
 c0063a4:	e625      	b.n	c005ff2 <HAL_RCC_OscConfig+0xb2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0063a6:	f7fc f9f7 	bl	c002798 <HAL_GetTick>
 c0063aa:	1b80      	subs	r0, r0, r6
 c0063ac:	4540      	cmp	r0, r8
 c0063ae:	d9dc      	bls.n	c00636a <HAL_RCC_OscConfig+0x42a>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 c0063b0:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0063b4:	079b      	lsls	r3, r3, #30
 c0063b6:	f57f ae65 	bpl.w	c006084 <HAL_RCC_OscConfig+0x144>
 c0063ba:	e7d6      	b.n	c00636a <HAL_RCC_OscConfig+0x42a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0063bc:	f7fc f9ec 	bl	c002798 <HAL_GetTick>
 c0063c0:	1b80      	subs	r0, r0, r6
 c0063c2:	4540      	cmp	r0, r8
 c0063c4:	d9e2      	bls.n	c00638c <HAL_RCC_OscConfig+0x44c>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 c0063c6:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0063ca:	051a      	lsls	r2, r3, #20
 c0063cc:	f57f ae5a 	bpl.w	c006084 <HAL_RCC_OscConfig+0x144>
 c0063d0:	e7dc      	b.n	c00638c <HAL_RCC_OscConfig+0x44c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0063d2:	f241 3888 	movw	r8, #5000	@ 0x1388
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 c0063d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 c0063da:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c0063de:	4d28      	ldr	r5, [pc, #160]	@ (c006480 <HAL_RCC_OscConfig+0x540>)
 c0063e0:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0063e4:	051a      	lsls	r2, r3, #20
 c0063e6:	d5d5      	bpl.n	c006394 <HAL_RCC_OscConfig+0x454>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0063e8:	f7fc f9d6 	bl	c002798 <HAL_GetTick>
 c0063ec:	1b80      	subs	r0, r0, r6
 c0063ee:	4540      	cmp	r0, r8
 c0063f0:	d9f6      	bls.n	c0063e0 <HAL_RCC_OscConfig+0x4a0>
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 c0063f2:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c0063f6:	0519      	lsls	r1, r3, #20
 c0063f8:	f53f ae44 	bmi.w	c006084 <HAL_RCC_OscConfig+0x144>
 c0063fc:	e7f0      	b.n	c0063e0 <HAL_RCC_OscConfig+0x4a0>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 c0063fe:	f7fc f9cb 	bl	c002798 <HAL_GetTick>
 c006402:	1b80      	subs	r0, r0, r6
 c006404:	4540      	cmp	r0, r8
 c006406:	f67f af64 	bls.w	c0062d2 <HAL_RCC_OscConfig+0x392>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 c00640a:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 c00640e:	079b      	lsls	r3, r3, #30
 c006410:	f53f ae38 	bmi.w	c006084 <HAL_RCC_OscConfig+0x144>
 c006414:	e75d      	b.n	c0062d2 <HAL_RCC_OscConfig+0x392>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 c006416:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 c006418:	4d19      	ldr	r5, [pc, #100]	@ (c006480 <HAL_RCC_OscConfig+0x540>)
 c00641a:	b1c3      	cbz	r3, c00644e <HAL_RCC_OscConfig+0x50e>
      __HAL_RCC_HSI48_ENABLE();
 c00641c:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c006420:	f043 0301 	orr.w	r3, r3, #1
 c006424:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 c006428:	f7fc f9b6 	bl	c002798 <HAL_GetTick>
 c00642c:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c00642e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c006432:	079f      	lsls	r7, r3, #30
 c006434:	f53f ade1 	bmi.w	c005ffa <HAL_RCC_OscConfig+0xba>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 c006438:	f7fc f9ae 	bl	c002798 <HAL_GetTick>
 c00643c:	1b80      	subs	r0, r0, r6
 c00643e:	2802      	cmp	r0, #2
 c006440:	d9f5      	bls.n	c00642e <HAL_RCC_OscConfig+0x4ee>
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 c006442:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c006446:	079b      	lsls	r3, r3, #30
 c006448:	f57f ae1c 	bpl.w	c006084 <HAL_RCC_OscConfig+0x144>
 c00644c:	e7ef      	b.n	c00642e <HAL_RCC_OscConfig+0x4ee>
      __HAL_RCC_HSI48_DISABLE();
 c00644e:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c006452:	f023 0301 	bic.w	r3, r3, #1
 c006456:	f8c5 3098 	str.w	r3, [r5, #152]	@ 0x98
      tickstart = HAL_GetTick();
 c00645a:	f7fc f99d 	bl	c002798 <HAL_GetTick>
 c00645e:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c006460:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c006464:	079a      	lsls	r2, r3, #30
 c006466:	f57f adc8 	bpl.w	c005ffa <HAL_RCC_OscConfig+0xba>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 c00646a:	f7fc f995 	bl	c002798 <HAL_GetTick>
 c00646e:	1b80      	subs	r0, r0, r6
 c006470:	2802      	cmp	r0, #2
 c006472:	d9f5      	bls.n	c006460 <HAL_RCC_OscConfig+0x520>
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 c006474:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 c006478:	0799      	lsls	r1, r3, #30
 c00647a:	f53f ae03 	bmi.w	c006084 <HAL_RCC_OscConfig+0x144>
 c00647e:	e7ef      	b.n	c006460 <HAL_RCC_OscConfig+0x520>
 c006480:	50021000 	.word	0x50021000
 c006484:	50007000 	.word	0x50007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 c006488:	4d4c      	ldr	r5, [pc, #304]	@ (c0065bc <HAL_RCC_OscConfig+0x67c>)
 c00648a:	68aa      	ldr	r2, [r5, #8]
 c00648c:	f002 020c 	and.w	r2, r2, #12
 c006490:	2a0c      	cmp	r2, #12
 c006492:	d05e      	beq.n	c006552 <HAL_RCC_OscConfig+0x612>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 c006494:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 c006496:	682b      	ldr	r3, [r5, #0]
 c006498:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 c00649c:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 c00649e:	d143      	bne.n	c006528 <HAL_RCC_OscConfig+0x5e8>
        tickstart = HAL_GetTick();
 c0064a0:	f7fc f97a 	bl	c002798 <HAL_GetTick>
 c0064a4:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c0064a6:	682b      	ldr	r3, [r5, #0]
 c0064a8:	019f      	lsls	r7, r3, #6
 c0064aa:	d433      	bmi.n	c006514 <HAL_RCC_OscConfig+0x5d4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 c0064ac:	68ea      	ldr	r2, [r5, #12]
 c0064ae:	4b44      	ldr	r3, [pc, #272]	@ (c0065c0 <HAL_RCC_OscConfig+0x680>)
 c0064b0:	4013      	ands	r3, r2
 c0064b2:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 c0064b4:	4313      	orrs	r3, r2
 c0064b6:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 c0064b8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 c0064bc:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 c0064be:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 c0064c2:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 c0064c4:	3a01      	subs	r2, #1
 c0064c6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 c0064ca:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 c0064cc:	0852      	lsrs	r2, r2, #1
 c0064ce:	3a01      	subs	r2, #1
 c0064d0:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 c0064d4:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 c0064d6:	0852      	lsrs	r2, r2, #1
 c0064d8:	3a01      	subs	r2, #1
 c0064da:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 c0064de:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 c0064e0:	682b      	ldr	r3, [r5, #0]
 c0064e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 c0064e6:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 c0064e8:	68eb      	ldr	r3, [r5, #12]
 c0064ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 c0064ee:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 c0064f0:	f7fc f952 	bl	c002798 <HAL_GetTick>
 c0064f4:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c0064f6:	4d31      	ldr	r5, [pc, #196]	@ (c0065bc <HAL_RCC_OscConfig+0x67c>)
 c0064f8:	682b      	ldr	r3, [r5, #0]
 c0064fa:	0199      	lsls	r1, r3, #6
 c0064fc:	f53f ad81 	bmi.w	c006002 <HAL_RCC_OscConfig+0xc2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c006500:	f7fc f94a 	bl	c002798 <HAL_GetTick>
 c006504:	1b00      	subs	r0, r0, r4
 c006506:	2802      	cmp	r0, #2
 c006508:	d9f6      	bls.n	c0064f8 <HAL_RCC_OscConfig+0x5b8>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c00650a:	682b      	ldr	r3, [r5, #0]
 c00650c:	0198      	lsls	r0, r3, #6
 c00650e:	f57f adb9 	bpl.w	c006084 <HAL_RCC_OscConfig+0x144>
 c006512:	e7f1      	b.n	c0064f8 <HAL_RCC_OscConfig+0x5b8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c006514:	f7fc f940 	bl	c002798 <HAL_GetTick>
 c006518:	1b80      	subs	r0, r0, r6
 c00651a:	2802      	cmp	r0, #2
 c00651c:	d9c3      	bls.n	c0064a6 <HAL_RCC_OscConfig+0x566>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c00651e:	682b      	ldr	r3, [r5, #0]
 c006520:	019b      	lsls	r3, r3, #6
 c006522:	f53f adaf 	bmi.w	c006084 <HAL_RCC_OscConfig+0x144>
 c006526:	e7be      	b.n	c0064a6 <HAL_RCC_OscConfig+0x566>
        tickstart = HAL_GetTick();
 c006528:	f7fc f936 	bl	c002798 <HAL_GetTick>
 c00652c:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c00652e:	682b      	ldr	r3, [r5, #0]
 c006530:	019b      	lsls	r3, r3, #6
 c006532:	d404      	bmi.n	c00653e <HAL_RCC_OscConfig+0x5fe>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 c006534:	68ea      	ldr	r2, [r5, #12]
 c006536:	4b23      	ldr	r3, [pc, #140]	@ (c0065c4 <HAL_RCC_OscConfig+0x684>)
 c006538:	4013      	ands	r3, r2
 c00653a:	60eb      	str	r3, [r5, #12]
 c00653c:	e561      	b.n	c006002 <HAL_RCC_OscConfig+0xc2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 c00653e:	f7fc f92b 	bl	c002798 <HAL_GetTick>
 c006542:	1b00      	subs	r0, r0, r4
 c006544:	2802      	cmp	r0, #2
 c006546:	d9f2      	bls.n	c00652e <HAL_RCC_OscConfig+0x5ee>
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 c006548:	682b      	ldr	r3, [r5, #0]
 c00654a:	019a      	lsls	r2, r3, #6
 c00654c:	f53f ad9a 	bmi.w	c006084 <HAL_RCC_OscConfig+0x144>
 c006550:	e7ed      	b.n	c00652e <HAL_RCC_OscConfig+0x5ee>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 c006552:	2b01      	cmp	r3, #1
 c006554:	f43f acf8 	beq.w	c005f48 <HAL_RCC_OscConfig+0x8>
        pll_config = RCC->PLLCFGR;
 c006558:	68eb      	ldr	r3, [r5, #12]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 c00655a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 c00655c:	f003 0103 	and.w	r1, r3, #3
 c006560:	4291      	cmp	r1, r2
 c006562:	f47f acf1 	bne.w	c005f48 <HAL_RCC_OscConfig+0x8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 c006566:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 c006568:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 c00656c:	3901      	subs	r1, #1
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 c00656e:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 c006572:	f47f ace9 	bne.w	c005f48 <HAL_RCC_OscConfig+0x8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 c006576:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 c006578:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 c00657c:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 c006580:	f47f ace2 	bne.w	c005f48 <HAL_RCC_OscConfig+0x8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 c006584:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 c006586:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 c00658a:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 c00658e:	f47f acdb 	bne.w	c005f48 <HAL_RCC_OscConfig+0x8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 c006592:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 c006594:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 c006598:	0852      	lsrs	r2, r2, #1
 c00659a:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 c00659c:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 c0065a0:	f47f acd2 	bne.w	c005f48 <HAL_RCC_OscConfig+0x8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 c0065a4:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 c0065a6:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 c0065aa:	0852      	lsrs	r2, r2, #1
 c0065ac:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 c0065ae:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 c0065b2:	bf14      	ite	ne
 c0065b4:	2001      	movne	r0, #1
 c0065b6:	2000      	moveq	r0, #0
 c0065b8:	e4c7      	b.n	c005f4a <HAL_RCC_OscConfig+0xa>
 c0065ba:	bf00      	nop
 c0065bc:	50021000 	.word	0x50021000
 c0065c0:	019f800c 	.word	0x019f800c
 c0065c4:	feeefffc 	.word	0xfeeefffc

0c0065c8 <HAL_RCC_ClockConfig>:
{
 c0065c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c0065cc:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 c0065ce:	4604      	mov	r4, r0
 c0065d0:	b910      	cbnz	r0, c0065d8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 c0065d2:	2001      	movs	r0, #1
}
 c0065d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 c0065d8:	4a7b      	ldr	r2, [pc, #492]	@ (c0067c8 <HAL_RCC_ClockConfig+0x200>)
 c0065da:	6813      	ldr	r3, [r2, #0]
 c0065dc:	f003 030f 	and.w	r3, r3, #15
 c0065e0:	428b      	cmp	r3, r1
 c0065e2:	d36f      	bcc.n	c0066c4 <HAL_RCC_ClockConfig+0xfc>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 c0065e4:	6821      	ldr	r1, [r4, #0]
 c0065e6:	0788      	lsls	r0, r1, #30
 c0065e8:	d478      	bmi.n	c0066dc <HAL_RCC_ClockConfig+0x114>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 c0065ea:	07c9      	lsls	r1, r1, #31
 c0065ec:	d53d      	bpl.n	c00666a <HAL_RCC_ClockConfig+0xa2>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 c0065ee:	6866      	ldr	r6, [r4, #4]
 c0065f0:	4b76      	ldr	r3, [pc, #472]	@ (c0067cc <HAL_RCC_ClockConfig+0x204>)
 c0065f2:	2e03      	cmp	r6, #3
 c0065f4:	f040 80a3 	bne.w	c00673e <HAL_RCC_ClockConfig+0x176>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 c0065f8:	681a      	ldr	r2, [r3, #0]
 c0065fa:	0192      	lsls	r2, r2, #6
 c0065fc:	d5e9      	bpl.n	c0065d2 <HAL_RCC_ClockConfig+0xa>
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 c0065fe:	68d9      	ldr	r1, [r3, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c006600:	68da      	ldr	r2, [r3, #12]
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 c006602:	f001 0103 	and.w	r1, r1, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c006606:	f3c2 1203 	ubfx	r2, r2, #4, #4

  switch (pllsource)
 c00660a:	2902      	cmp	r1, #2
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 c00660c:	f102 0201 	add.w	r2, r2, #1
  switch (pllsource)
 c006610:	d071      	beq.n	c0066f6 <HAL_RCC_ClockConfig+0x12e>
 c006612:	2903      	cmp	r1, #3
 c006614:	d06f      	beq.n	c0066f6 <HAL_RCC_ClockConfig+0x12e>
 c006616:	2901      	cmp	r1, #1
 c006618:	d075      	beq.n	c006706 <HAL_RCC_ClockConfig+0x13e>
 c00661a:	2300      	movs	r3, #0
      /* unexpected */
      pllvco = 0;
      break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 c00661c:	496b      	ldr	r1, [pc, #428]	@ (c0067cc <HAL_RCC_ClockConfig+0x204>)
 c00661e:	68ca      	ldr	r2, [r1, #12]
 c006620:	f3c2 6241 	ubfx	r2, r2, #25, #2
 c006624:	3201      	adds	r2, #1
 c006626:	0052      	lsls	r2, r2, #1
  sysclockfreq = pllvco / pllr;
 c006628:	fbb3 f3f2 	udiv	r3, r3, r2
      if (pllfreq > 80000000U)
 c00662c:	4a68      	ldr	r2, [pc, #416]	@ (c0067d0 <HAL_RCC_ClockConfig+0x208>)
 c00662e:	4293      	cmp	r3, r2
 c006630:	d878      	bhi.n	c006724 <HAL_RCC_ClockConfig+0x15c>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 c006632:	f04f 0800 	mov.w	r8, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 c006636:	4f65      	ldr	r7, [pc, #404]	@ (c0067cc <HAL_RCC_ClockConfig+0x204>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 c006638:	f241 3988 	movw	r9, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 c00663c:	68bb      	ldr	r3, [r7, #8]
 c00663e:	f023 0303 	bic.w	r3, r3, #3
 c006642:	4333      	orrs	r3, r6
 c006644:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 c006646:	f7fc f8a7 	bl	c002798 <HAL_GetTick>
 c00664a:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c00664c:	68bb      	ldr	r3, [r7, #8]
 c00664e:	6862      	ldr	r2, [r4, #4]
 c006650:	f003 030c 	and.w	r3, r3, #12
 c006654:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 c006658:	f040 8092 	bne.w	c006780 <HAL_RCC_ClockConfig+0x1b8>
  if(hpre == RCC_SYSCLK_DIV2)
 c00665c:	f1b8 0f00 	cmp.w	r8, #0
 c006660:	d003      	beq.n	c00666a <HAL_RCC_ClockConfig+0xa2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 c006662:	68bb      	ldr	r3, [r7, #8]
 c006664:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 c006668:	60bb      	str	r3, [r7, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 c00666a:	6821      	ldr	r1, [r4, #0]
 c00666c:	0788      	lsls	r0, r1, #30
 c00666e:	d50b      	bpl.n	c006688 <HAL_RCC_ClockConfig+0xc0>
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 c006670:	4a56      	ldr	r2, [pc, #344]	@ (c0067cc <HAL_RCC_ClockConfig+0x204>)
 c006672:	68a0      	ldr	r0, [r4, #8]
 c006674:	6893      	ldr	r3, [r2, #8]
 c006676:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 c00667a:	4298      	cmp	r0, r3
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 c00667c:	bf3f      	itttt	cc
 c00667e:	6893      	ldrcc	r3, [r2, #8]
 c006680:	f023 03f0 	biccc.w	r3, r3, #240	@ 0xf0
 c006684:	4303      	orrcc	r3, r0
 c006686:	6093      	strcc	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 c006688:	4a4f      	ldr	r2, [pc, #316]	@ (c0067c8 <HAL_RCC_ClockConfig+0x200>)
 c00668a:	6813      	ldr	r3, [r2, #0]
 c00668c:	f003 030f 	and.w	r3, r3, #15
 c006690:	42ab      	cmp	r3, r5
 c006692:	f200 8085 	bhi.w	c0067a0 <HAL_RCC_ClockConfig+0x1d8>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 c006696:	074a      	lsls	r2, r1, #29
 c006698:	f100 808e 	bmi.w	c0067b8 <HAL_RCC_ClockConfig+0x1f0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 c00669c:	070b      	lsls	r3, r1, #28
 c00669e:	d507      	bpl.n	c0066b0 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 c0066a0:	4a4a      	ldr	r2, [pc, #296]	@ (c0067cc <HAL_RCC_ClockConfig+0x204>)
 c0066a2:	6921      	ldr	r1, [r4, #16]
 c0066a4:	6893      	ldr	r3, [r2, #8]
 c0066a6:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 c0066aa:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 c0066ae:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 c0066b0:	f7ff fc36 	bl	c005f20 <HAL_RCC_GetHCLKFreq>
 c0066b4:	4b47      	ldr	r3, [pc, #284]	@ (c0067d4 <HAL_RCC_ClockConfig+0x20c>)
 c0066b6:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 c0066b8:	4b47      	ldr	r3, [pc, #284]	@ (c0067d8 <HAL_RCC_ClockConfig+0x210>)
 c0066ba:	6818      	ldr	r0, [r3, #0]
}
 c0066bc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 c0066c0:	f7fc b828 	b.w	c002714 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 c0066c4:	6813      	ldr	r3, [r2, #0]
 c0066c6:	f023 030f 	bic.w	r3, r3, #15
 c0066ca:	430b      	orrs	r3, r1
 c0066cc:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c0066ce:	6813      	ldr	r3, [r2, #0]
 c0066d0:	f003 030f 	and.w	r3, r3, #15
 c0066d4:	428b      	cmp	r3, r1
 c0066d6:	f47f af7c 	bne.w	c0065d2 <HAL_RCC_ClockConfig+0xa>
 c0066da:	e783      	b.n	c0065e4 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 c0066dc:	4a3b      	ldr	r2, [pc, #236]	@ (c0067cc <HAL_RCC_ClockConfig+0x204>)
 c0066de:	68a0      	ldr	r0, [r4, #8]
 c0066e0:	6893      	ldr	r3, [r2, #8]
 c0066e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 c0066e6:	4298      	cmp	r0, r3
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 c0066e8:	bf81      	itttt	hi
 c0066ea:	6893      	ldrhi	r3, [r2, #8]
 c0066ec:	f023 03f0 	bichi.w	r3, r3, #240	@ 0xf0
 c0066f0:	4303      	orrhi	r3, r0
 c0066f2:	6093      	strhi	r3, [r2, #8]
 c0066f4:	e779      	b.n	c0065ea <HAL_RCC_ClockConfig+0x22>
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0066f6:	4939      	ldr	r1, [pc, #228]	@ (c0067dc <HAL_RCC_ClockConfig+0x214>)
 c0066f8:	68db      	ldr	r3, [r3, #12]
 c0066fa:	fbb1 f2f2 	udiv	r2, r1, r2
 c0066fe:	f3c3 2306 	ubfx	r3, r3, #8, #7
 c006702:	4353      	muls	r3, r2
      break;
 c006704:	e78a      	b.n	c00661c <HAL_RCC_ClockConfig+0x54>
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 c006706:	681a      	ldr	r2, [r3, #0]
 c006708:	0717      	lsls	r7, r2, #28
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c00670a:	bf54      	ite	pl
 c00670c:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	@ 0x94
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c006710:	681b      	ldrmi	r3, [r3, #0]
        pllvco = MSIRangeTable[msirange];
 c006712:	4a33      	ldr	r2, [pc, #204]	@ (c0067e0 <HAL_RCC_ClockConfig+0x218>)
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 c006714:	bf54      	ite	pl
 c006716:	f3c3 2303 	ubfxpl	r3, r3, #8, #4
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 c00671a:	f3c3 1303 	ubfxmi	r3, r3, #4, #4
        pllvco = MSIRangeTable[msirange];
 c00671e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
        break;
 c006722:	e77b      	b.n	c00661c <HAL_RCC_ClockConfig+0x54>
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 c006724:	688b      	ldr	r3, [r1, #8]
 c006726:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 c00672a:	d182      	bne.n	c006632 <HAL_RCC_ClockConfig+0x6a>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c00672c:	688b      	ldr	r3, [r1, #8]
 c00672e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 c006732:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c006736:	608b      	str	r3, [r1, #8]
          hpre = RCC_SYSCLK_DIV2;
 c006738:	f04f 0880 	mov.w	r8, #128	@ 0x80
 c00673c:	e77b      	b.n	c006636 <HAL_RCC_ClockConfig+0x6e>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 c00673e:	2e02      	cmp	r6, #2
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c006740:	681b      	ldr	r3, [r3, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 c006742:	d116      	bne.n	c006772 <HAL_RCC_ClockConfig+0x1aa>
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 c006744:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c006748:	f43f af43 	beq.w	c0065d2 <HAL_RCC_ClockConfig+0xa>
      pllfreq = HAL_RCC_GetSysClockFreq();
 c00674c:	f7ff fb98 	bl	c005e80 <HAL_RCC_GetSysClockFreq>
      if (pllfreq > 80000000U)
 c006750:	4b1f      	ldr	r3, [pc, #124]	@ (c0067d0 <HAL_RCC_ClockConfig+0x208>)
 c006752:	4298      	cmp	r0, r3
 c006754:	f67f af6d 	bls.w	c006632 <HAL_RCC_ClockConfig+0x6a>
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 c006758:	4a1c      	ldr	r2, [pc, #112]	@ (c0067cc <HAL_RCC_ClockConfig+0x204>)
 c00675a:	6893      	ldr	r3, [r2, #8]
 c00675c:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 c006760:	f47f af67 	bne.w	c006632 <HAL_RCC_ClockConfig+0x6a>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 c006764:	6893      	ldr	r3, [r2, #8]
 c006766:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 c00676a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c00676e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 c006770:	e7e2      	b.n	c006738 <HAL_RCC_ClockConfig+0x170>
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 c006772:	b916      	cbnz	r6, c00677a <HAL_RCC_ClockConfig+0x1b2>
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 c006774:	f013 0f02 	tst.w	r3, #2
 c006778:	e7e6      	b.n	c006748 <HAL_RCC_ClockConfig+0x180>
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 c00677a:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 c00677e:	e7e3      	b.n	c006748 <HAL_RCC_ClockConfig+0x180>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 c006780:	f7fc f80a 	bl	c002798 <HAL_GetTick>
 c006784:	1b80      	subs	r0, r0, r6
 c006786:	4548      	cmp	r0, r9
 c006788:	f67f af60 	bls.w	c00664c <HAL_RCC_ClockConfig+0x84>
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 c00678c:	68bb      	ldr	r3, [r7, #8]
 c00678e:	6862      	ldr	r2, [r4, #4]
 c006790:	f003 030c 	and.w	r3, r3, #12
 c006794:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 c006798:	f43f af58 	beq.w	c00664c <HAL_RCC_ClockConfig+0x84>
          return HAL_TIMEOUT;
 c00679c:	2003      	movs	r0, #3
 c00679e:	e719      	b.n	c0065d4 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 c0067a0:	6813      	ldr	r3, [r2, #0]
 c0067a2:	f023 030f 	bic.w	r3, r3, #15
 c0067a6:	432b      	orrs	r3, r5
 c0067a8:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 c0067aa:	6813      	ldr	r3, [r2, #0]
 c0067ac:	f003 030f 	and.w	r3, r3, #15
 c0067b0:	42ab      	cmp	r3, r5
 c0067b2:	f47f af0e 	bne.w	c0065d2 <HAL_RCC_ClockConfig+0xa>
 c0067b6:	e76e      	b.n	c006696 <HAL_RCC_ClockConfig+0xce>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 c0067b8:	4a04      	ldr	r2, [pc, #16]	@ (c0067cc <HAL_RCC_ClockConfig+0x204>)
 c0067ba:	68e0      	ldr	r0, [r4, #12]
 c0067bc:	6893      	ldr	r3, [r2, #8]
 c0067be:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 c0067c2:	4303      	orrs	r3, r0
 c0067c4:	6093      	str	r3, [r2, #8]
 c0067c6:	e769      	b.n	c00669c <HAL_RCC_ClockConfig+0xd4>
 c0067c8:	50022000 	.word	0x50022000
 c0067cc:	50021000 	.word	0x50021000
 c0067d0:	04c4b400 	.word	0x04c4b400
 c0067d4:	30000004 	.word	0x30000004
 c0067d8:	3000000c 	.word	0x3000000c
 c0067dc:	00f42400 	.word	0x00f42400
 c0067e0:	0c00b374 	.word	0x0c00b374

0c0067e4 <HAL_RCC_GetPCLK1Freq>:
{
 c0067e4:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 c0067e6:	f7ff fb9b 	bl	c005f20 <HAL_RCC_GetHCLKFreq>
 c0067ea:	4b04      	ldr	r3, [pc, #16]	@ (c0067fc <HAL_RCC_GetPCLK1Freq+0x18>)
 c0067ec:	4a04      	ldr	r2, [pc, #16]	@ (c006800 <HAL_RCC_GetPCLK1Freq+0x1c>)
 c0067ee:	689b      	ldr	r3, [r3, #8]
 c0067f0:	f3c3 2302 	ubfx	r3, r3, #8, #3
 c0067f4:	5cd3      	ldrb	r3, [r2, r3]
}
 c0067f6:	40d8      	lsrs	r0, r3
 c0067f8:	bd08      	pop	{r3, pc}
 c0067fa:	bf00      	nop
 c0067fc:	50021000 	.word	0x50021000
 c006800:	0c00b3b4 	.word	0x0c00b3b4

0c006804 <HAL_RCC_GetPCLK2Freq>:
{
 c006804:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 c006806:	f7ff fb8b 	bl	c005f20 <HAL_RCC_GetHCLKFreq>
 c00680a:	4b04      	ldr	r3, [pc, #16]	@ (c00681c <HAL_RCC_GetPCLK2Freq+0x18>)
 c00680c:	4a04      	ldr	r2, [pc, #16]	@ (c006820 <HAL_RCC_GetPCLK2Freq+0x1c>)
 c00680e:	689b      	ldr	r3, [r3, #8]
 c006810:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 c006814:	5cd3      	ldrb	r3, [r2, r3]
}
 c006816:	40d8      	lsrs	r0, r3
 c006818:	bd08      	pop	{r3, pc}
 c00681a:	bf00      	nop
 c00681c:	50021000 	.word	0x50021000
 c006820:	0c00b3b4 	.word	0x0c00b3b4

0c006824 <HAL_RCC_GetOscConfig>:
  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI | \
 c006824:	233f      	movs	r3, #63	@ 0x3f
 c006826:	6003      	str	r3, [r0, #0]
  if ((RCC->CR & RCC_CR_HSERDY) == RCC_CR_HSERDY)
 c006828:	4b36      	ldr	r3, [pc, #216]	@ (c006904 <HAL_RCC_GetOscConfig+0xe0>)
 c00682a:	681a      	ldr	r2, [r3, #0]
 c00682c:	f412 3200 	ands.w	r2, r2, #131072	@ 0x20000
 c006830:	d007      	beq.n	c006842 <HAL_RCC_GetOscConfig+0x1e>
    if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 c006832:	681a      	ldr	r2, [r3, #0]
 c006834:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 c006838:	bf14      	ite	ne
 c00683a:	f44f 22a0 	movne.w	r2, #327680	@ 0x50000
 c00683e:	f44f 3280 	moveq.w	r2, #65536	@ 0x10000
      RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 c006842:	6042      	str	r2, [r0, #4]
  if ((RCC->CR & RCC_CR_MSIRDY) == RCC_CR_MSIRDY)
 c006844:	681a      	ldr	r2, [r3, #0]
 c006846:	f3c2 0240 	ubfx	r2, r2, #1, #1
 c00684a:	61c2      	str	r2, [r0, #28]
  RCC_OscInitStruct->MSICalibrationValue = (uint32_t)((RCC->ICSCR & RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos);
 c00684c:	685a      	ldr	r2, [r3, #4]
 c00684e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 c006852:	6202      	str	r2, [r0, #32]
  RCC_OscInitStruct->MSIClockRange = (uint32_t)((RCC->CR & RCC_CR_MSIRANGE));
 c006854:	681a      	ldr	r2, [r3, #0]
 c006856:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 c00685a:	6242      	str	r2, [r0, #36]	@ 0x24
  if ((RCC->CR & RCC_CR_HSIRDY) == RCC_CR_HSIRDY)
 c00685c:	681a      	ldr	r2, [r3, #0]
 c00685e:	f3c2 2280 	ubfx	r2, r2, #10, #1
 c006862:	0212      	lsls	r2, r2, #8
 c006864:	60c2      	str	r2, [r0, #12]
  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->ICSCR & RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
 c006866:	685a      	ldr	r2, [r3, #4]
 c006868:	f3c2 6206 	ubfx	r2, r2, #24, #7
 c00686c:	6102      	str	r2, [r0, #16]
  if ((RCC->BDCR & RCC_BDCR_LSERDY) == RCC_BDCR_LSERDY)
 c00686e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 c006872:	f012 0202 	ands.w	r2, r2, #2
 c006876:	d00a      	beq.n	c00688e <HAL_RCC_GetOscConfig+0x6a>
    if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 c006878:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
      if ((RCC->BDCR & RCC_BDCR_LSESYSEN) == RCC_BDCR_LSESYSEN)
 c00687c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
    if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 c006880:	0751      	lsls	r1, r2, #29
 c006882:	d539      	bpl.n	c0068f8 <HAL_RCC_GetOscConfig+0xd4>
      if ((RCC->BDCR & RCC_BDCR_LSESYSEN) == RCC_BDCR_LSESYSEN)
 c006884:	f013 0f80 	tst.w	r3, #128	@ 0x80
 c006888:	bf14      	ite	ne
 c00688a:	2285      	movne	r2, #133	@ 0x85
 c00688c:	2205      	moveq	r2, #5
  if ((RCC->CSR & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY)
 c00688e:	4b1d      	ldr	r3, [pc, #116]	@ (c006904 <HAL_RCC_GetOscConfig+0xe0>)
        RCC_OscInitStruct->LSEState = RCC_LSE_ON;
 c006890:	6082      	str	r2, [r0, #8]
  if ((RCC->CSR & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY)
 c006892:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 c006896:	f3c2 0240 	ubfx	r2, r2, #1, #1
 c00689a:	6142      	str	r2, [r0, #20]
  if ((RCC->CSR & RCC_CSR_LSIPRE) == RCC_CSR_LSIPRE)
 c00689c:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 c0068a0:	f002 0210 	and.w	r2, r2, #16
 c0068a4:	6182      	str	r2, [r0, #24]
  if ((RCC->CRRCR & RCC_CRRCR_HSI48RDY) == RCC_CRRCR_HSI48RDY)
 c0068a6:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 c0068aa:	f3c2 0240 	ubfx	r2, r2, #1, #1
 c0068ae:	6282      	str	r2, [r0, #40]	@ 0x28
  if ((RCC->CR & RCC_CR_PLLRDY) == RCC_CR_PLLRDY)
 c0068b0:	681a      	ldr	r2, [r3, #0]
    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 c0068b2:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 c0068b6:	bf0c      	ite	eq
 c0068b8:	2201      	moveq	r2, #1
 c0068ba:	2202      	movne	r2, #2
 c0068bc:	62c2      	str	r2, [r0, #44]	@ 0x2c
  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 c0068be:	68da      	ldr	r2, [r3, #12]
 c0068c0:	f002 0203 	and.w	r2, r2, #3
 c0068c4:	6302      	str	r2, [r0, #48]	@ 0x30
  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U);
 c0068c6:	68da      	ldr	r2, [r3, #12]
 c0068c8:	f3c2 1203 	ubfx	r2, r2, #4, #4
 c0068cc:	3201      	adds	r2, #1
 c0068ce:	6342      	str	r2, [r0, #52]	@ 0x34
  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 c0068d0:	68da      	ldr	r2, [r3, #12]
 c0068d2:	f3c2 2206 	ubfx	r2, r2, #8, #7
 c0068d6:	6382      	str	r2, [r0, #56]	@ 0x38
  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U);
 c0068d8:	68da      	ldr	r2, [r3, #12]
 c0068da:	f3c2 5241 	ubfx	r2, r2, #21, #2
 c0068de:	3201      	adds	r2, #1
 c0068e0:	0052      	lsls	r2, r2, #1
 c0068e2:	6402      	str	r2, [r0, #64]	@ 0x40
  RCC_OscInitStruct->PLL.PLLR = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) << 1U);
 c0068e4:	68da      	ldr	r2, [r3, #12]
 c0068e6:	f3c2 6241 	ubfx	r2, r2, #25, #2
 c0068ea:	3201      	adds	r2, #1
 c0068ec:	0052      	lsls	r2, r2, #1
 c0068ee:	6442      	str	r2, [r0, #68]	@ 0x44
  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos);
 c0068f0:	68db      	ldr	r3, [r3, #12]
 c0068f2:	0edb      	lsrs	r3, r3, #27
 c0068f4:	63c3      	str	r3, [r0, #60]	@ 0x3c
}
 c0068f6:	4770      	bx	lr
      if ((RCC->BDCR & RCC_BDCR_LSESYSEN) == RCC_BDCR_LSESYSEN)
 c0068f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 c0068fc:	bf14      	ite	ne
 c0068fe:	2281      	movne	r2, #129	@ 0x81
 c006900:	2201      	moveq	r2, #1
 c006902:	e7c4      	b.n	c00688e <HAL_RCC_GetOscConfig+0x6a>
 c006904:	50021000 	.word	0x50021000

0c006908 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 c006908:	230f      	movs	r3, #15
 c00690a:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 c00690c:	4b0b      	ldr	r3, [pc, #44]	@ (c00693c <HAL_RCC_GetClockConfig+0x34>)
 c00690e:	689a      	ldr	r2, [r3, #8]
 c006910:	f002 0203 	and.w	r2, r2, #3
 c006914:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 c006916:	689a      	ldr	r2, [r3, #8]
 c006918:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 c00691c:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 c00691e:	689a      	ldr	r2, [r3, #8]
 c006920:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 c006924:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 c006926:	689b      	ldr	r3, [r3, #8]
 c006928:	08db      	lsrs	r3, r3, #3
 c00692a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 c00692e:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 c006930:	4b03      	ldr	r3, [pc, #12]	@ (c006940 <HAL_RCC_GetClockConfig+0x38>)
 c006932:	681b      	ldr	r3, [r3, #0]
 c006934:	f003 030f 	and.w	r3, r3, #15
 c006938:	600b      	str	r3, [r1, #0]
}
 c00693a:	4770      	bx	lr
 c00693c:	50021000 	.word	0x50021000
 c006940:	50022000 	.word	0x50022000

0c006944 <HAL_RCC_EnableCSS>:
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 c006944:	4a02      	ldr	r2, [pc, #8]	@ (c006950 <HAL_RCC_EnableCSS+0xc>)
 c006946:	6813      	ldr	r3, [r2, #0]
 c006948:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 c00694c:	6013      	str	r3, [r2, #0]
}
 c00694e:	4770      	bx	lr
 c006950:	50021000 	.word	0x50021000

0c006954 <HAL_RCC_CSSCallback>:
}
 c006954:	4770      	bx	lr

0c006956 <HAL_RCC_NMI_IRQHandler>:
{
 c006956:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 c006958:	4c04      	ldr	r4, [pc, #16]	@ (c00696c <HAL_RCC_NMI_IRQHandler+0x16>)
 c00695a:	69e3      	ldr	r3, [r4, #28]
 c00695c:	05db      	lsls	r3, r3, #23
 c00695e:	d504      	bpl.n	c00696a <HAL_RCC_NMI_IRQHandler+0x14>
    HAL_RCC_CSSCallback();
 c006960:	f7ff fff8 	bl	c006954 <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 c006964:	f44f 7380 	mov.w	r3, #256	@ 0x100
 c006968:	6223      	str	r3, [r4, #32]
}
 c00696a:	bd10      	pop	{r4, pc}
 c00696c:	50021000 	.word	0x50021000

0c006970 <HAL_RCC_GetResetSource>:
  reset = RCC->CSR & RCC_RESET_FLAG_ALL;
 c006970:	4b05      	ldr	r3, [pc, #20]	@ (c006988 <HAL_RCC_GetResetSource+0x18>)
 c006972:	f8d3 0094 	ldr.w	r0, [r3, #148]	@ 0x94
  RCC->CSR |= RCC_CSR_RMVF;
 c006976:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
}
 c00697a:	f000 407e 	and.w	r0, r0, #4261412864	@ 0xfe000000
  RCC->CSR |= RCC_CSR_RMVF;
 c00697e:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 c006982:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 c006986:	4770      	bx	lr
 c006988:	50021000 	.word	0x50021000

0c00698c <HAL_RCC_ConfigAttributes>:
  if ((Attributes & RCC_PRIV) == RCC_PRIV)
 c00698c:	f240 2302 	movw	r3, #514	@ 0x202
 c006990:	438b      	bics	r3, r1
 c006992:	d10f      	bne.n	c0069b4 <HAL_RCC_ConfigAttributes+0x28>
    SET_BIT(RCC->CR, RCC_CR_PRIV);
 c006994:	4a0f      	ldr	r2, [pc, #60]	@ (c0069d4 <HAL_RCC_ConfigAttributes+0x48>)
 c006996:	6813      	ldr	r3, [r2, #0]
 c006998:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    CLEAR_BIT(RCC->CR, RCC_CR_PRIV);
 c00699c:	6013      	str	r3, [r2, #0]
  if ((Attributes & RCC_SEC) == RCC_SEC)
 c00699e:	f240 1301 	movw	r3, #257	@ 0x101
 c0069a2:	438b      	bics	r3, r1
 c0069a4:	d10d      	bne.n	c0069c2 <HAL_RCC_ConfigAttributes+0x36>
    SET_BIT(RCC_S->SECCFGR, Item);
 c0069a6:	4a0b      	ldr	r2, [pc, #44]	@ (c0069d4 <HAL_RCC_ConfigAttributes+0x48>)
 c0069a8:	f8d2 30b8 	ldr.w	r3, [r2, #184]	@ 0xb8
 c0069ac:	4303      	orrs	r3, r0
    CLEAR_BIT(RCC_S->SECCFGR, Item);
 c0069ae:	f8c2 30b8 	str.w	r3, [r2, #184]	@ 0xb8
}
 c0069b2:	4770      	bx	lr
  else if ((Attributes & RCC_NPRIV) == RCC_NPRIV)
 c0069b4:	058a      	lsls	r2, r1, #22
 c0069b6:	d5f2      	bpl.n	c00699e <HAL_RCC_ConfigAttributes+0x12>
    CLEAR_BIT(RCC->CR, RCC_CR_PRIV);
 c0069b8:	4a06      	ldr	r2, [pc, #24]	@ (c0069d4 <HAL_RCC_ConfigAttributes+0x48>)
 c0069ba:	6813      	ldr	r3, [r2, #0]
 c0069bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 c0069c0:	e7ec      	b.n	c00699c <HAL_RCC_ConfigAttributes+0x10>
  else if ((Attributes & RCC_NSEC) == RCC_NSEC)
 c0069c2:	05cb      	lsls	r3, r1, #23
 c0069c4:	d5f5      	bpl.n	c0069b2 <HAL_RCC_ConfigAttributes+0x26>
    CLEAR_BIT(RCC_S->SECCFGR, Item);
 c0069c6:	4a03      	ldr	r2, [pc, #12]	@ (c0069d4 <HAL_RCC_ConfigAttributes+0x48>)
 c0069c8:	f8d2 30b8 	ldr.w	r3, [r2, #184]	@ 0xb8
 c0069cc:	ea23 0300 	bic.w	r3, r3, r0
 c0069d0:	e7ed      	b.n	c0069ae <HAL_RCC_ConfigAttributes+0x22>
 c0069d2:	bf00      	nop
 c0069d4:	50021000 	.word	0x50021000

0c0069d8 <HAL_RCC_GetConfigAttributes>:
  if (pAttributes == NULL)
 c0069d8:	b191      	cbz	r1, c006a00 <HAL_RCC_GetConfigAttributes+0x28>
  if (READ_BIT(RCC->CR, RCC_CR_PRIV) != 0U)
 c0069da:	4a0a      	ldr	r2, [pc, #40]	@ (c006a04 <HAL_RCC_GetConfigAttributes+0x2c>)
 c0069dc:	6813      	ldr	r3, [r2, #0]
  if ((RCC_S->SECCFGR & Item) == Item)
 c0069de:	f8d2 20b8 	ldr.w	r2, [r2, #184]	@ 0xb8
    attributes = RCC_PRIV;
 c0069e2:	2b00      	cmp	r3, #0
 c0069e4:	f240 2302 	movw	r3, #514	@ 0x202
 c0069e8:	bfa8      	it	ge
 c0069ea:	f44f 7300 	movge.w	r3, #512	@ 0x200
  if ((RCC_S->SECCFGR & Item) == Item)
 c0069ee:	4390      	bics	r0, r2
    attributes |= RCC_SEC;
 c0069f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 c0069f4:	bf08      	it	eq
 c0069f6:	f043 0301 	orreq.w	r3, r3, #1
  return HAL_OK;
 c0069fa:	2000      	movs	r0, #0
  *pAttributes = attributes;
 c0069fc:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 c0069fe:	4770      	bx	lr
    return HAL_ERROR;
 c006a00:	2001      	movs	r0, #1
}
 c006a02:	4770      	bx	lr
 c006a04:	50021000 	.word	0x50021000

0c006a08 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 c006a08:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006a0a:	e852 3f00 	ldrex	r3, [r2]
 c006a0e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006a12:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c006a16:	6802      	ldr	r2, [r0, #0]
 c006a18:	2900      	cmp	r1, #0
 c006a1a:	d1f5      	bne.n	c006a08 <UART_EndTxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006a1c:	f102 0308 	add.w	r3, r2, #8
 c006a20:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 c006a24:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006a28:	f102 0c08 	add.w	ip, r2, #8
 c006a2c:	e84c 3100 	strex	r1, r3, [ip]
 c006a30:	2900      	cmp	r1, #0
 c006a32:	d1f3      	bne.n	c006a1c <UART_EndTxTransfer+0x14>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 c006a34:	2320      	movs	r3, #32
 c006a36:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
}
 c006a3a:	4770      	bx	lr

0c006a3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 c006a3c:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 c006a3e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006a40:	e852 3f00 	ldrex	r3, [r2]
 c006a44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006a48:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c006a4c:	6802      	ldr	r2, [r0, #0]
 c006a4e:	2900      	cmp	r1, #0
 c006a50:	d1f5      	bne.n	c006a3e <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c006a52:	4c0f      	ldr	r4, [pc, #60]	@ (c006a90 <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006a54:	f102 0308 	add.w	r3, r2, #8
 c006a58:	e853 3f00 	ldrex	r3, [r3]
 c006a5c:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006a5e:	f102 0c08 	add.w	ip, r2, #8
 c006a62:	e84c 3100 	strex	r1, r3, [ip]
 c006a66:	2900      	cmp	r1, #0
 c006a68:	d1f4      	bne.n	c006a54 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c006a6a:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 c006a6c:	2b01      	cmp	r3, #1
 c006a6e:	d107      	bne.n	c006a80 <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006a70:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c006a74:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006a78:	e842 3100 	strex	r1, r3, [r2]
 c006a7c:	2900      	cmp	r1, #0
 c006a7e:	d1f7      	bne.n	c006a70 <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 c006a80:	2320      	movs	r3, #32
 c006a82:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c006a86:	2300      	movs	r3, #0
 c006a88:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 c006a8a:	6743      	str	r3, [r0, #116]	@ 0x74
}
 c006a8c:	bd10      	pop	{r4, pc}
 c006a8e:	bf00      	nop
 c006a90:	effffffe 	.word	0xeffffffe

0c006a94 <UART_TxISR_16BIT.part.0>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
  {
    if (huart->TxXferCount == 0U)
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 c006a94:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006a96:	e852 3f00 	ldrex	r3, [r2]
 c006a9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006a9e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c006aa2:	6802      	ldr	r2, [r0, #0]
 c006aa4:	2900      	cmp	r1, #0
 c006aa6:	d1f5      	bne.n	c006a94 <UART_TxISR_16BIT.part.0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006aa8:	e852 3f00 	ldrex	r3, [r2]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 c006aac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006ab0:	e842 3100 	strex	r1, r3, [r2]
 c006ab4:	2900      	cmp	r1, #0
 c006ab6:	d1f7      	bne.n	c006aa8 <UART_TxISR_16BIT.part.0+0x14>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 c006ab8:	4770      	bx	lr

0c006aba <UART_TxISR_8BIT>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006aba:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
{
 c006abe:	4603      	mov	r3, r0
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006ac0:	2a21      	cmp	r2, #33	@ 0x21
 c006ac2:	d110      	bne.n	c006ae6 <UART_TxISR_8BIT+0x2c>
    if (huart->TxXferCount == 0U)
 c006ac4:	f8b0 2056 	ldrh.w	r2, [r0, #86]	@ 0x56
 c006ac8:	b292      	uxth	r2, r2
 c006aca:	b902      	cbnz	r2, c006ace <UART_TxISR_8BIT+0x14>
 c006acc:	e7e2      	b.n	c006a94 <UART_TxISR_16BIT.part.0>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 c006ace:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 c006ad0:	6801      	ldr	r1, [r0, #0]
 c006ad2:	f812 0b01 	ldrb.w	r0, [r2], #1
 c006ad6:	6288      	str	r0, [r1, #40]	@ 0x28
      huart->pTxBuffPtr++;
 c006ad8:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 c006ada:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 c006ade:	3a01      	subs	r2, #1
 c006ae0:	b292      	uxth	r2, r2
 c006ae2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 c006ae6:	4770      	bx	lr

0c006ae8 <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006ae8:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
{
 c006aec:	4603      	mov	r3, r0
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006aee:	2a21      	cmp	r2, #33	@ 0x21
 c006af0:	d112      	bne.n	c006b18 <UART_TxISR_16BIT+0x30>
  {
    if (huart->TxXferCount == 0U)
 c006af2:	f8b0 2056 	ldrh.w	r2, [r0, #86]	@ 0x56
 c006af6:	b292      	uxth	r2, r2
 c006af8:	b902      	cbnz	r2, c006afc <UART_TxISR_16BIT+0x14>
 c006afa:	e7cb      	b.n	c006a94 <UART_TxISR_16BIT.part.0>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
    }
    else
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 c006afc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 c006afe:	6800      	ldr	r0, [r0, #0]
 c006b00:	f832 1b02 	ldrh.w	r1, [r2], #2
 c006b04:	f3c1 0108 	ubfx	r1, r1, #0, #9
 c006b08:	6281      	str	r1, [r0, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 c006b0a:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 c006b0c:	f8b3 2056 	ldrh.w	r2, [r3, #86]	@ 0x56
 c006b10:	3a01      	subs	r2, #1
 c006b12:	b292      	uxth	r2, r2
 c006b14:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    }
  }
}
 c006b18:	4770      	bx	lr

0c006b1a <UART_TxISR_8BIT_FIFOEN>:
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006b1a:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 c006b1e:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006b20:	2b21      	cmp	r3, #33	@ 0x21
 c006b22:	d11b      	bne.n	c006b5c <UART_TxISR_8BIT_FIFOEN+0x42>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 c006b24:	f8b0 206a 	ldrh.w	r2, [r0, #106]	@ 0x6a
 c006b28:	b1c2      	cbz	r2, c006b5c <UART_TxISR_8BIT_FIFOEN+0x42>
    {
      if (huart->TxXferCount == 0U)
 c006b2a:	f8b0 1056 	ldrh.w	r1, [r0, #86]	@ 0x56
        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);

        break; /* force exit loop */
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 c006b2e:	6803      	ldr	r3, [r0, #0]
      if (huart->TxXferCount == 0U)
 c006b30:	b289      	uxth	r1, r1
 c006b32:	b9a1      	cbnz	r1, c006b5e <UART_TxISR_8BIT_FIFOEN+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006b34:	f103 0208 	add.w	r2, r3, #8
 c006b38:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 c006b3c:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006b40:	f103 0008 	add.w	r0, r3, #8
 c006b44:	e840 2100 	strex	r1, r2, [r0]
 c006b48:	2900      	cmp	r1, #0
 c006b4a:	d1f3      	bne.n	c006b34 <UART_TxISR_8BIT_FIFOEN+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006b4c:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 c006b50:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006b54:	e843 2100 	strex	r1, r2, [r3]
 c006b58:	2900      	cmp	r1, #0
 c006b5a:	d1f7      	bne.n	c006b4c <UART_TxISR_8BIT_FIFOEN+0x32>
      {
        /* Nothing to do */
      }
    }
  }
}
 c006b5c:	bd10      	pop	{r4, pc}
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 c006b5e:	69d9      	ldr	r1, [r3, #28]
 c006b60:	0609      	lsls	r1, r1, #24
 c006b62:	d50a      	bpl.n	c006b7a <UART_TxISR_8BIT_FIFOEN+0x60>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 c006b64:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 c006b66:	f811 4b01 	ldrb.w	r4, [r1], #1
 c006b6a:	629c      	str	r4, [r3, #40]	@ 0x28
        huart->TxXferCount--;
 c006b6c:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
        huart->pTxBuffPtr++;
 c006b70:	6501      	str	r1, [r0, #80]	@ 0x50
        huart->TxXferCount--;
 c006b72:	3b01      	subs	r3, #1
 c006b74:	b29b      	uxth	r3, r3
 c006b76:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 c006b7a:	3a01      	subs	r2, #1
 c006b7c:	b292      	uxth	r2, r2
 c006b7e:	e7d3      	b.n	c006b28 <UART_TxISR_8BIT_FIFOEN+0xe>

0c006b80 <UART_TxISR_16BIT_FIFOEN>:
{
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006b80:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 c006b84:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006b86:	2b21      	cmp	r3, #33	@ 0x21
 c006b88:	d11b      	bne.n	c006bc2 <UART_TxISR_16BIT_FIFOEN+0x42>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 c006b8a:	f8b0 206a 	ldrh.w	r2, [r0, #106]	@ 0x6a
 c006b8e:	b1c2      	cbz	r2, c006bc2 <UART_TxISR_16BIT_FIFOEN+0x42>
    {
      if (huart->TxXferCount == 0U)
 c006b90:	f8b0 1056 	ldrh.w	r1, [r0, #86]	@ 0x56
        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);

        break; /* force exit loop */
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 c006b94:	6803      	ldr	r3, [r0, #0]
      if (huart->TxXferCount == 0U)
 c006b96:	b289      	uxth	r1, r1
 c006b98:	b9a1      	cbnz	r1, c006bc4 <UART_TxISR_16BIT_FIFOEN+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006b9a:	f103 0208 	add.w	r2, r3, #8
 c006b9e:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 c006ba2:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006ba6:	f103 0008 	add.w	r0, r3, #8
 c006baa:	e840 2100 	strex	r1, r2, [r0]
 c006bae:	2900      	cmp	r1, #0
 c006bb0:	d1f3      	bne.n	c006b9a <UART_TxISR_16BIT_FIFOEN+0x1a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006bb2:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 c006bb6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006bba:	e843 2100 	strex	r1, r2, [r3]
 c006bbe:	2900      	cmp	r1, #0
 c006bc0:	d1f7      	bne.n	c006bb2 <UART_TxISR_16BIT_FIFOEN+0x32>
      {
        /* Nothing to do */
      }
    }
  }
}
 c006bc2:	bd10      	pop	{r4, pc}
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 c006bc4:	69d9      	ldr	r1, [r3, #28]
 c006bc6:	0609      	lsls	r1, r1, #24
 c006bc8:	d50c      	bpl.n	c006be4 <UART_TxISR_16BIT_FIFOEN+0x64>
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 c006bca:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 c006bcc:	f831 4b02 	ldrh.w	r4, [r1], #2
 c006bd0:	f3c4 0408 	ubfx	r4, r4, #0, #9
 c006bd4:	629c      	str	r4, [r3, #40]	@ 0x28
        huart->TxXferCount--;
 c006bd6:	f8b0 3056 	ldrh.w	r3, [r0, #86]	@ 0x56
        huart->pTxBuffPtr += 2U;
 c006bda:	6501      	str	r1, [r0, #80]	@ 0x50
        huart->TxXferCount--;
 c006bdc:	3b01      	subs	r3, #1
 c006bde:	b29b      	uxth	r3, r3
 c006be0:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 c006be4:	3a01      	subs	r2, #1
 c006be6:	b292      	uxth	r2, r2
 c006be8:	e7d1      	b.n	c006b8e <UART_TxISR_16BIT_FIFOEN+0xe>

0c006bea <HAL_UART_MspInit>:
}
 c006bea:	4770      	bx	lr

0c006bec <HAL_UART_MspDeInit>:
__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
 c006bec:	4770      	bx	lr

0c006bee <HAL_UART_DeInit>:
{
 c006bee:	b538      	push	{r3, r4, r5, lr}
  if (huart == NULL)
 c006bf0:	4605      	mov	r5, r0
 c006bf2:	b1c8      	cbz	r0, c006c28 <HAL_UART_DeInit+0x3a>
  huart->gState = HAL_UART_STATE_BUSY;
 c006bf4:	2324      	movs	r3, #36	@ 0x24
  huart->Instance->CR1 = 0x0U;
 c006bf6:	2400      	movs	r4, #0
  huart->gState = HAL_UART_STATE_BUSY;
 c006bf8:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 c006bfc:	6803      	ldr	r3, [r0, #0]
 c006bfe:	681a      	ldr	r2, [r3, #0]
 c006c00:	f022 0201 	bic.w	r2, r2, #1
 c006c04:	601a      	str	r2, [r3, #0]
  huart->Instance->CR1 = 0x0U;
 c006c06:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 c006c08:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 c006c0a:	609c      	str	r4, [r3, #8]
  HAL_UART_MspDeInit(huart);
 c006c0c:	f7ff ffee 	bl	c006bec <HAL_UART_MspDeInit>
  return HAL_OK;
 c006c10:	4620      	mov	r0, r4
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c006c12:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
  __HAL_UNLOCK(huart);
 c006c16:	f885 4084 	strb.w	r4, [r5, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_RESET;
 c006c1a:	f8c5 4088 	str.w	r4, [r5, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_RESET;
 c006c1e:	f8c5 408c 	str.w	r4, [r5, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c006c22:	66ec      	str	r4, [r5, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 c006c24:	672c      	str	r4, [r5, #112]	@ 0x70
}
 c006c26:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 c006c28:	2001      	movs	r0, #1
 c006c2a:	e7fc      	b.n	c006c26 <HAL_UART_DeInit+0x38>

0c006c2c <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 c006c2c:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 c006c30:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 c006c32:	2b20      	cmp	r3, #32
 c006c34:	d143      	bne.n	c006cbe <HAL_UART_Transmit_IT+0x92>
    if ((pData == NULL) || (Size == 0U))
 c006c36:	2900      	cmp	r1, #0
 c006c38:	d043      	beq.n	c006cc2 <HAL_UART_Transmit_IT+0x96>
 c006c3a:	2a00      	cmp	r2, #0
 c006c3c:	d041      	beq.n	c006cc2 <HAL_UART_Transmit_IT+0x96>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c006c3e:	2300      	movs	r3, #0
    huart->TxXferCount = Size;
 c006c40:	f8a0 2056 	strh.w	r2, [r0, #86]	@ 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c006c44:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c006c48:	2321      	movs	r3, #33	@ 0x21
    huart->TxXferSize  = Size;
 c006c4a:	f8a0 2054 	strh.w	r2, [r0, #84]	@ 0x54
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c006c4e:	6e42      	ldr	r2, [r0, #100]	@ 0x64
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c006c50:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c006c54:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c006c58:	6883      	ldr	r3, [r0, #8]
 c006c5a:	6802      	ldr	r2, [r0, #0]
    huart->pTxBuffPtr  = pData;
 c006c5c:	6501      	str	r1, [r0, #80]	@ 0x50
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c006c5e:	d119      	bne.n	c006c94 <HAL_UART_Transmit_IT+0x68>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c006c60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 c006c64:	d114      	bne.n	c006c90 <HAL_UART_Transmit_IT+0x64>
 c006c66:	6904      	ldr	r4, [r0, #16]
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 c006c68:	4b17      	ldr	r3, [pc, #92]	@ (c006cc8 <HAL_UART_Transmit_IT+0x9c>)
 c006c6a:	4918      	ldr	r1, [pc, #96]	@ (c006ccc <HAL_UART_Transmit_IT+0xa0>)
 c006c6c:	2c00      	cmp	r4, #0
 c006c6e:	bf18      	it	ne
 c006c70:	460b      	movne	r3, r1
 c006c72:	6783      	str	r3, [r0, #120]	@ 0x78
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006c74:	f102 0308 	add.w	r3, r2, #8
 c006c78:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 c006c7c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006c80:	f102 0008 	add.w	r0, r2, #8
 c006c84:	e840 3100 	strex	r1, r3, [r0]
 c006c88:	2900      	cmp	r1, #0
 c006c8a:	d1f3      	bne.n	c006c74 <HAL_UART_Transmit_IT+0x48>
    return HAL_OK;
 c006c8c:	2000      	movs	r0, #0
}
 c006c8e:	bd10      	pop	{r4, pc}
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 c006c90:	4b0e      	ldr	r3, [pc, #56]	@ (c006ccc <HAL_UART_Transmit_IT+0xa0>)
 c006c92:	e7ee      	b.n	c006c72 <HAL_UART_Transmit_IT+0x46>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c006c94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 c006c98:	d10f      	bne.n	c006cba <HAL_UART_Transmit_IT+0x8e>
 c006c9a:	6904      	ldr	r4, [r0, #16]
        huart->TxISR = UART_TxISR_8BIT;
 c006c9c:	4b0c      	ldr	r3, [pc, #48]	@ (c006cd0 <HAL_UART_Transmit_IT+0xa4>)
 c006c9e:	490d      	ldr	r1, [pc, #52]	@ (c006cd4 <HAL_UART_Transmit_IT+0xa8>)
 c006ca0:	2c00      	cmp	r4, #0
 c006ca2:	bf18      	it	ne
 c006ca4:	460b      	movne	r3, r1
 c006ca6:	6783      	str	r3, [r0, #120]	@ 0x78
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006ca8:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 c006cac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006cb0:	e842 3100 	strex	r1, r3, [r2]
 c006cb4:	2900      	cmp	r1, #0
 c006cb6:	d1f7      	bne.n	c006ca8 <HAL_UART_Transmit_IT+0x7c>
 c006cb8:	e7e8      	b.n	c006c8c <HAL_UART_Transmit_IT+0x60>
        huart->TxISR = UART_TxISR_8BIT;
 c006cba:	4b06      	ldr	r3, [pc, #24]	@ (c006cd4 <HAL_UART_Transmit_IT+0xa8>)
 c006cbc:	e7f3      	b.n	c006ca6 <HAL_UART_Transmit_IT+0x7a>
    return HAL_BUSY;
 c006cbe:	2002      	movs	r0, #2
 c006cc0:	e7e5      	b.n	c006c8e <HAL_UART_Transmit_IT+0x62>
      return HAL_ERROR;
 c006cc2:	2001      	movs	r0, #1
 c006cc4:	e7e3      	b.n	c006c8e <HAL_UART_Transmit_IT+0x62>
 c006cc6:	bf00      	nop
 c006cc8:	0c006b81 	.word	0x0c006b81
 c006ccc:	0c006b1b 	.word	0x0c006b1b
 c006cd0:	0c006ae9 	.word	0x0c006ae9
 c006cd4:	0c006abb 	.word	0x0c006abb

0c006cd8 <HAL_UART_Transmit_DMA>:
{
 c006cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c006cda:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 c006cdc:	f8d4 5088 	ldr.w	r5, [r4, #136]	@ 0x88
{
 c006ce0:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 c006ce2:	2d20      	cmp	r5, #32
 c006ce4:	d132      	bne.n	c006d4c <HAL_UART_Transmit_DMA+0x74>
    if ((pData == NULL) || (Size == 0U))
 c006ce6:	b1f1      	cbz	r1, c006d26 <HAL_UART_Transmit_DMA+0x4e>
 c006ce8:	b1ea      	cbz	r2, c006d26 <HAL_UART_Transmit_DMA+0x4e>
    huart->TxXferCount = Size;
 c006cea:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c006cee:	2600      	movs	r6, #0
    huart->TxXferSize  = Size;
 c006cf0:	f8a4 2054 	strh.w	r2, [r4, #84]	@ 0x54
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c006cf4:	2221      	movs	r2, #33	@ 0x21
    if (huart->hdmatx != NULL)
 c006cf6:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c006cf8:	f8c4 6090 	str.w	r6, [r4, #144]	@ 0x90
    huart->pTxBuffPtr  = pData;
 c006cfc:	6521      	str	r1, [r4, #80]	@ 0x50
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c006cfe:	f8c4 2088 	str.w	r2, [r4, #136]	@ 0x88
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 c006d02:	6822      	ldr	r2, [r4, #0]
    if (huart->hdmatx != NULL)
 c006d04:	b188      	cbz	r0, c006d2a <HAL_UART_Transmit_DMA+0x52>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 c006d06:	4f12      	ldr	r7, [pc, #72]	@ (c006d50 <HAL_UART_Transmit_DMA+0x78>)
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 c006d08:	3228      	adds	r2, #40	@ 0x28
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 c006d0a:	62c7      	str	r7, [r0, #44]	@ 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 c006d0c:	4f11      	ldr	r7, [pc, #68]	@ (c006d54 <HAL_UART_Transmit_DMA+0x7c>)
 c006d0e:	6307      	str	r7, [r0, #48]	@ 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 c006d10:	4f11      	ldr	r7, [pc, #68]	@ (c006d58 <HAL_UART_Transmit_DMA+0x80>)
      huart->hdmatx->XferAbortCallback = NULL;
 c006d12:	e9c0 760f 	strd	r7, r6, [r0, #60]	@ 0x3c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 c006d16:	f7fc f96a 	bl	c002fee <HAL_DMA_Start_IT>
 c006d1a:	b130      	cbz	r0, c006d2a <HAL_UART_Transmit_DMA+0x52>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 c006d1c:	2310      	movs	r3, #16
 c006d1e:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        huart->gState = HAL_UART_STATE_READY;
 c006d22:	f8c4 5088 	str.w	r5, [r4, #136]	@ 0x88
      return HAL_ERROR;
 c006d26:	2001      	movs	r0, #1
}
 c006d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 c006d2a:	2240      	movs	r2, #64	@ 0x40
 c006d2c:	6823      	ldr	r3, [r4, #0]
 c006d2e:	621a      	str	r2, [r3, #32]
 c006d30:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006d32:	f102 0308 	add.w	r3, r2, #8
 c006d36:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c006d3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006d3e:	f102 0108 	add.w	r1, r2, #8
 c006d42:	e841 3000 	strex	r0, r3, [r1]
 c006d46:	2800      	cmp	r0, #0
 c006d48:	d1f3      	bne.n	c006d32 <HAL_UART_Transmit_DMA+0x5a>
 c006d4a:	e7ed      	b.n	c006d28 <HAL_UART_Transmit_DMA+0x50>
    return HAL_BUSY;
 c006d4c:	2002      	movs	r0, #2
 c006d4e:	e7eb      	b.n	c006d28 <HAL_UART_Transmit_DMA+0x50>
 c006d50:	0c007127 	.word	0x0c007127
 c006d54:	0c00716f 	.word	0x0c00716f
 c006d58:	0c00717f 	.word	0x0c00717f

0c006d5c <HAL_UART_DMAPause>:
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 c006d5c:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 c006d5e:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 c006d62:	f8d0 108c 	ldr.w	r1, [r0, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 c006d66:	6898      	ldr	r0, [r3, #8]
 c006d68:	0600      	lsls	r0, r0, #24
 c006d6a:	d50d      	bpl.n	c006d88 <HAL_UART_DMAPause+0x2c>
 c006d6c:	2a21      	cmp	r2, #33	@ 0x21
 c006d6e:	d10b      	bne.n	c006d88 <HAL_UART_DMAPause+0x2c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006d70:	f103 0208 	add.w	r2, r3, #8
 c006d74:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c006d78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006d7c:	f103 0c08 	add.w	ip, r3, #8
 c006d80:	e84c 2000 	strex	r0, r2, [ip]
 c006d84:	2800      	cmp	r0, #0
 c006d86:	d1f3      	bne.n	c006d70 <HAL_UART_DMAPause+0x14>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 c006d88:	689a      	ldr	r2, [r3, #8]
 c006d8a:	0652      	lsls	r2, r2, #25
 c006d8c:	d521      	bpl.n	c006dd2 <HAL_UART_DMAPause+0x76>
 c006d8e:	2922      	cmp	r1, #34	@ 0x22
 c006d90:	d11f      	bne.n	c006dd2 <HAL_UART_DMAPause+0x76>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006d92:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c006d96:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006d9a:	e843 2100 	strex	r1, r2, [r3]
 c006d9e:	2900      	cmp	r1, #0
 c006da0:	d1f7      	bne.n	c006d92 <HAL_UART_DMAPause+0x36>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006da2:	f103 0208 	add.w	r2, r3, #8
 c006da6:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c006daa:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006dae:	f103 0008 	add.w	r0, r3, #8
 c006db2:	e840 2100 	strex	r1, r2, [r0]
 c006db6:	2900      	cmp	r1, #0
 c006db8:	d1f3      	bne.n	c006da2 <HAL_UART_DMAPause+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006dba:	f103 0208 	add.w	r2, r3, #8
 c006dbe:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c006dc2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006dc6:	f103 0008 	add.w	r0, r3, #8
 c006dca:	e840 2100 	strex	r1, r2, [r0]
 c006dce:	2900      	cmp	r1, #0
 c006dd0:	d1f3      	bne.n	c006dba <HAL_UART_DMAPause+0x5e>
}
 c006dd2:	2000      	movs	r0, #0
 c006dd4:	4770      	bx	lr

0c006dd6 <HAL_UART_DMAResume>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 c006dd6:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 c006dda:	2b21      	cmp	r3, #33	@ 0x21
 c006ddc:	d10b      	bne.n	c006df6 <HAL_UART_DMAResume+0x20>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c006dde:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006de0:	f102 0308 	add.w	r3, r2, #8
 c006de4:	e853 3f00 	ldrex	r3, [r3]
 c006de8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006dec:	3208      	adds	r2, #8
 c006dee:	e842 3100 	strex	r1, r3, [r2]
 c006df2:	2900      	cmp	r1, #0
 c006df4:	d1f3      	bne.n	c006dde <HAL_UART_DMAResume+0x8>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c006df6:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
 c006dfa:	2b22      	cmp	r3, #34	@ 0x22
 c006dfc:	d125      	bne.n	c006e4a <HAL_UART_DMAResume+0x74>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 c006dfe:	2208      	movs	r2, #8
 c006e00:	6803      	ldr	r3, [r0, #0]
 c006e02:	621a      	str	r2, [r3, #32]
    if (huart->Init.Parity != UART_PARITY_NONE)
 c006e04:	6902      	ldr	r2, [r0, #16]
 c006e06:	6803      	ldr	r3, [r0, #0]
 c006e08:	b13a      	cbz	r2, c006e1a <HAL_UART_DMAResume+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006e0a:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c006e0e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006e12:	e843 2100 	strex	r1, r2, [r3]
 c006e16:	2900      	cmp	r1, #0
 c006e18:	d1f7      	bne.n	c006e0a <HAL_UART_DMAResume+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006e1a:	f103 0208 	add.w	r2, r3, #8
 c006e1e:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c006e22:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006e26:	f103 0008 	add.w	r0, r3, #8
 c006e2a:	e840 2100 	strex	r1, r2, [r0]
 c006e2e:	2900      	cmp	r1, #0
 c006e30:	d1f3      	bne.n	c006e1a <HAL_UART_DMAResume+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006e32:	f103 0208 	add.w	r2, r3, #8
 c006e36:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c006e3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006e3e:	f103 0008 	add.w	r0, r3, #8
 c006e42:	e840 2100 	strex	r1, r2, [r0]
 c006e46:	2900      	cmp	r1, #0
 c006e48:	d1f3      	bne.n	c006e32 <HAL_UART_DMAResume+0x5c>
}
 c006e4a:	2000      	movs	r0, #0
 c006e4c:	4770      	bx	lr

0c006e4e <HAL_UART_DMAStop>:
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 c006e4e:	6802      	ldr	r2, [r0, #0]
{
 c006e50:	b538      	push	{r3, r4, r5, lr}
  const HAL_UART_StateTypeDef gstate = huart->gState;
 c006e52:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 c006e56:	f8d0 508c 	ldr.w	r5, [r0, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 c006e5a:	6891      	ldr	r1, [r2, #8]
{
 c006e5c:	4604      	mov	r4, r0
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 c006e5e:	0609      	lsls	r1, r1, #24
 c006e60:	d51f      	bpl.n	c006ea2 <HAL_UART_DMAStop+0x54>
 c006e62:	2b21      	cmp	r3, #33	@ 0x21
 c006e64:	d11d      	bne.n	c006ea2 <HAL_UART_DMAStop+0x54>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006e66:	f102 0308 	add.w	r3, r2, #8
 c006e6a:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c006e6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006e72:	f102 0008 	add.w	r0, r2, #8
 c006e76:	e840 3100 	strex	r1, r3, [r0]
 c006e7a:	2900      	cmp	r1, #0
 c006e7c:	d1f3      	bne.n	c006e66 <HAL_UART_DMAStop+0x18>
    if (huart->hdmatx != NULL)
 c006e7e:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c006e80:	b160      	cbz	r0, c006e9c <HAL_UART_DMAStop+0x4e>
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 c006e82:	f7fc f8f4 	bl	c00306e <HAL_DMA_Abort>
 c006e86:	b148      	cbz	r0, c006e9c <HAL_UART_DMAStop+0x4e>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 c006e88:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c006e8a:	f7fc fa8f 	bl	c0033ac <HAL_DMA_GetError>
 c006e8e:	2820      	cmp	r0, #32
 c006e90:	d104      	bne.n	c006e9c <HAL_UART_DMAStop+0x4e>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 c006e92:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 c006e94:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 c006e96:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
          return HAL_TIMEOUT;
 c006e9a:	e009      	b.n	c006eb0 <HAL_UART_DMAStop+0x62>
    UART_EndTxTransfer(huart);
 c006e9c:	4620      	mov	r0, r4
 c006e9e:	f7ff fdb3 	bl	c006a08 <UART_EndTxTransfer>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 c006ea2:	6822      	ldr	r2, [r4, #0]
 c006ea4:	6893      	ldr	r3, [r2, #8]
 c006ea6:	065b      	lsls	r3, r3, #25
 c006ea8:	d501      	bpl.n	c006eae <HAL_UART_DMAStop+0x60>
 c006eaa:	2d22      	cmp	r5, #34	@ 0x22
 c006eac:	d001      	beq.n	c006eb2 <HAL_UART_DMAStop+0x64>
  return HAL_OK;
 c006eae:	2000      	movs	r0, #0
}
 c006eb0:	bd38      	pop	{r3, r4, r5, pc}
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006eb2:	f102 0308 	add.w	r3, r2, #8
 c006eb6:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c006eba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006ebe:	f102 0008 	add.w	r0, r2, #8
 c006ec2:	e840 3100 	strex	r1, r3, [r0]
 c006ec6:	2900      	cmp	r1, #0
 c006ec8:	d1f3      	bne.n	c006eb2 <HAL_UART_DMAStop+0x64>
    if (huart->hdmarx != NULL)
 c006eca:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c006ece:	b140      	cbz	r0, c006ee2 <HAL_UART_DMAStop+0x94>
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 c006ed0:	f7fc f8cd 	bl	c00306e <HAL_DMA_Abort>
 c006ed4:	b128      	cbz	r0, c006ee2 <HAL_UART_DMAStop+0x94>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 c006ed6:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c006eda:	f7fc fa67 	bl	c0033ac <HAL_DMA_GetError>
 c006ede:	2820      	cmp	r0, #32
 c006ee0:	d0d7      	beq.n	c006e92 <HAL_UART_DMAStop+0x44>
    UART_EndRxTransfer(huart);
 c006ee2:	4620      	mov	r0, r4
 c006ee4:	f7ff fdaa 	bl	c006a3c <UART_EndRxTransfer>
 c006ee8:	e7e1      	b.n	c006eae <HAL_UART_DMAStop+0x60>

0c006eea <HAL_UART_Abort>:
{
 c006eea:	b510      	push	{r4, lr}
 c006eec:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 c006eee:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006ef0:	e852 3f00 	ldrex	r3, [r2]
 c006ef4:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006ef8:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c006efc:	6823      	ldr	r3, [r4, #0]
 c006efe:	2900      	cmp	r1, #0
 c006f00:	d1f5      	bne.n	c006eee <HAL_UART_Abort+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 c006f02:	4838      	ldr	r0, [pc, #224]	@ (c006fe4 <HAL_UART_Abort+0xfa>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006f04:	f103 0208 	add.w	r2, r3, #8
 c006f08:	e852 2f00 	ldrex	r2, [r2]
 c006f0c:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006f0e:	f103 0c08 	add.w	ip, r3, #8
 c006f12:	e84c 2100 	strex	r1, r2, [ip]
 c006f16:	2900      	cmp	r1, #0
 c006f18:	d1f4      	bne.n	c006f04 <HAL_UART_Abort+0x1a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c006f1a:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 c006f1c:	2a01      	cmp	r2, #1
 c006f1e:	d107      	bne.n	c006f30 <HAL_UART_Abort+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006f20:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 c006f24:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006f28:	e843 2100 	strex	r1, r2, [r3]
 c006f2c:	2900      	cmp	r1, #0
 c006f2e:	d1f7      	bne.n	c006f20 <HAL_UART_Abort+0x36>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 c006f30:	689a      	ldr	r2, [r3, #8]
 c006f32:	0612      	lsls	r2, r2, #24
 c006f34:	d51b      	bpl.n	c006f6e <HAL_UART_Abort+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006f36:	f103 0208 	add.w	r2, r3, #8
 c006f3a:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c006f3e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006f42:	f103 0008 	add.w	r0, r3, #8
 c006f46:	e840 2100 	strex	r1, r2, [r0]
 c006f4a:	2900      	cmp	r1, #0
 c006f4c:	d1f3      	bne.n	c006f36 <HAL_UART_Abort+0x4c>
    if (huart->hdmatx != NULL)
 c006f4e:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c006f50:	b168      	cbz	r0, c006f6e <HAL_UART_Abort+0x84>
      huart->hdmatx->XferAbortCallback = NULL;
 c006f52:	6401      	str	r1, [r0, #64]	@ 0x40
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 c006f54:	f7fc f88b 	bl	c00306e <HAL_DMA_Abort>
 c006f58:	b148      	cbz	r0, c006f6e <HAL_UART_Abort+0x84>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 c006f5a:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c006f5c:	f7fc fa26 	bl	c0033ac <HAL_DMA_GetError>
 c006f60:	2820      	cmp	r0, #32
 c006f62:	d104      	bne.n	c006f6e <HAL_UART_Abort+0x84>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 c006f64:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 c006f66:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 c006f68:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
}
 c006f6c:	bd10      	pop	{r4, pc}
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c006f6e:	6822      	ldr	r2, [r4, #0]
 c006f70:	6893      	ldr	r3, [r2, #8]
 c006f72:	065b      	lsls	r3, r3, #25
 c006f74:	d518      	bpl.n	c006fa8 <HAL_UART_Abort+0xbe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006f76:	f102 0308 	add.w	r3, r2, #8
 c006f7a:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c006f7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006f82:	f102 0008 	add.w	r0, r2, #8
 c006f86:	e840 3100 	strex	r1, r3, [r0]
 c006f8a:	2900      	cmp	r1, #0
 c006f8c:	d1f3      	bne.n	c006f76 <HAL_UART_Abort+0x8c>
    if (huart->hdmarx != NULL)
 c006f8e:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c006f92:	b148      	cbz	r0, c006fa8 <HAL_UART_Abort+0xbe>
      huart->hdmarx->XferAbortCallback = NULL;
 c006f94:	6401      	str	r1, [r0, #64]	@ 0x40
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 c006f96:	f7fc f86a 	bl	c00306e <HAL_DMA_Abort>
 c006f9a:	b128      	cbz	r0, c006fa8 <HAL_UART_Abort+0xbe>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 c006f9c:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c006fa0:	f7fc fa04 	bl	c0033ac <HAL_DMA_GetError>
 c006fa4:	2820      	cmp	r0, #32
 c006fa6:	d0dd      	beq.n	c006f64 <HAL_UART_Abort+0x7a>
  huart->TxXferCount = 0U;
 c006fa8:	2300      	movs	r3, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c006faa:	220f      	movs	r2, #15
  huart->TxXferCount = 0U;
 c006fac:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
  huart->RxXferCount = 0U;
 c006fb0:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c006fb4:	6823      	ldr	r3, [r4, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c006fb6:	2000      	movs	r0, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c006fb8:	621a      	str	r2, [r3, #32]
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c006fba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 c006fbc:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 c006fc0:	bf02      	ittt	eq
 c006fc2:	699a      	ldreq	r2, [r3, #24]
 c006fc4:	f042 0210 	orreq.w	r2, r2, #16
 c006fc8:	619a      	streq	r2, [r3, #24]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c006fca:	699a      	ldr	r2, [r3, #24]
 c006fcc:	f042 0208 	orr.w	r2, r2, #8
 c006fd0:	619a      	str	r2, [r3, #24]
  huart->gState  = HAL_UART_STATE_READY;
 c006fd2:	2320      	movs	r3, #32
 c006fd4:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 c006fd8:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c006fdc:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c006fde:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
  return HAL_OK;
 c006fe2:	e7c3      	b.n	c006f6c <HAL_UART_Abort+0x82>
 c006fe4:	ef7ffffe 	.word	0xef7ffffe

0c006fe8 <HAL_UART_AbortTransmit>:
{
 c006fe8:	b510      	push	{r4, lr}
 c006fea:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
 c006fec:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c006fee:	e852 3f00 	ldrex	r3, [r2]
 c006ff2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c006ff6:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c006ffa:	6823      	ldr	r3, [r4, #0]
 c006ffc:	2900      	cmp	r1, #0
 c006ffe:	d1f5      	bne.n	c006fec <HAL_UART_AbortTransmit+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007000:	f103 0208 	add.w	r2, r3, #8
 c007004:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 c007008:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00700c:	f103 0008 	add.w	r0, r3, #8
 c007010:	e840 2100 	strex	r1, r2, [r0]
 c007014:	2900      	cmp	r1, #0
 c007016:	d1f3      	bne.n	c007000 <HAL_UART_AbortTransmit+0x18>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 c007018:	689a      	ldr	r2, [r3, #8]
 c00701a:	0612      	lsls	r2, r2, #24
 c00701c:	d51b      	bpl.n	c007056 <HAL_UART_AbortTransmit+0x6e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00701e:	f103 0208 	add.w	r2, r3, #8
 c007022:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c007026:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00702a:	f103 0008 	add.w	r0, r3, #8
 c00702e:	e840 2100 	strex	r1, r2, [r0]
 c007032:	2900      	cmp	r1, #0
 c007034:	d1f3      	bne.n	c00701e <HAL_UART_AbortTransmit+0x36>
    if (huart->hdmatx != NULL)
 c007036:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c007038:	b168      	cbz	r0, c007056 <HAL_UART_AbortTransmit+0x6e>
      huart->hdmatx->XferAbortCallback = NULL;
 c00703a:	6401      	str	r1, [r0, #64]	@ 0x40
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 c00703c:	f7fc f817 	bl	c00306e <HAL_DMA_Abort>
 c007040:	b148      	cbz	r0, c007056 <HAL_UART_AbortTransmit+0x6e>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 c007042:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c007044:	f7fc f9b2 	bl	c0033ac <HAL_DMA_GetError>
 c007048:	2820      	cmp	r0, #32
 c00704a:	d104      	bne.n	c007056 <HAL_UART_AbortTransmit+0x6e>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 c00704c:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 c00704e:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 c007050:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
}
 c007054:	bd10      	pop	{r4, pc}
  huart->TxXferCount = 0U;
 c007056:	2300      	movs	r3, #0
 c007058:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c00705c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
  return HAL_OK;
 c00705e:	2000      	movs	r0, #0
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c007060:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 c007064:	bf01      	itttt	eq
 c007066:	6822      	ldreq	r2, [r4, #0]
 c007068:	6993      	ldreq	r3, [r2, #24]
 c00706a:	f043 0310 	orreq.w	r3, r3, #16
 c00706e:	6193      	streq	r3, [r2, #24]
  huart->gState = HAL_UART_STATE_READY;
 c007070:	2320      	movs	r3, #32
 c007072:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  return HAL_OK;
 c007076:	e7ed      	b.n	c007054 <HAL_UART_AbortTransmit+0x6c>

0c007078 <HAL_UART_AbortReceive>:
{
 c007078:	b510      	push	{r4, lr}
 c00707a:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 c00707c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00707e:	e852 3f00 	ldrex	r3, [r2]
 c007082:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007086:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c00708a:	6823      	ldr	r3, [r4, #0]
 c00708c:	2900      	cmp	r1, #0
 c00708e:	d1f5      	bne.n	c00707c <HAL_UART_AbortReceive+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 c007090:	4823      	ldr	r0, [pc, #140]	@ (c007120 <HAL_UART_AbortReceive+0xa8>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007092:	f103 0208 	add.w	r2, r3, #8
 c007096:	e852 2f00 	ldrex	r2, [r2]
 c00709a:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00709c:	f103 0c08 	add.w	ip, r3, #8
 c0070a0:	e84c 2100 	strex	r1, r2, [ip]
 c0070a4:	2900      	cmp	r1, #0
 c0070a6:	d1f4      	bne.n	c007092 <HAL_UART_AbortReceive+0x1a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c0070a8:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 c0070aa:	2a01      	cmp	r2, #1
 c0070ac:	d107      	bne.n	c0070be <HAL_UART_AbortReceive+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0070ae:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 c0070b2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0070b6:	e843 2100 	strex	r1, r2, [r3]
 c0070ba:	2900      	cmp	r1, #0
 c0070bc:	d1f7      	bne.n	c0070ae <HAL_UART_AbortReceive+0x36>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c0070be:	689a      	ldr	r2, [r3, #8]
 c0070c0:	0652      	lsls	r2, r2, #25
 c0070c2:	d51d      	bpl.n	c007100 <HAL_UART_AbortReceive+0x88>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0070c4:	f103 0208 	add.w	r2, r3, #8
 c0070c8:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c0070cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0070d0:	f103 0008 	add.w	r0, r3, #8
 c0070d4:	e840 2100 	strex	r1, r2, [r0]
 c0070d8:	2900      	cmp	r1, #0
 c0070da:	d1f3      	bne.n	c0070c4 <HAL_UART_AbortReceive+0x4c>
    if (huart->hdmarx != NULL)
 c0070dc:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c0070e0:	b170      	cbz	r0, c007100 <HAL_UART_AbortReceive+0x88>
      huart->hdmarx->XferAbortCallback = NULL;
 c0070e2:	6401      	str	r1, [r0, #64]	@ 0x40
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 c0070e4:	f7fb ffc3 	bl	c00306e <HAL_DMA_Abort>
 c0070e8:	b150      	cbz	r0, c007100 <HAL_UART_AbortReceive+0x88>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 c0070ea:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c0070ee:	f7fc f95d 	bl	c0033ac <HAL_DMA_GetError>
 c0070f2:	2820      	cmp	r0, #32
 c0070f4:	d104      	bne.n	c007100 <HAL_UART_AbortReceive+0x88>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 c0070f6:	2310      	movs	r3, #16
          return HAL_TIMEOUT;
 c0070f8:	2003      	movs	r0, #3
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 c0070fa:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
}
 c0070fe:	bd10      	pop	{r4, pc}
  huart->RxXferCount = 0U;
 c007100:	2000      	movs	r0, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c007102:	220f      	movs	r2, #15
 c007104:	6823      	ldr	r3, [r4, #0]
  huart->RxXferCount = 0U;
 c007106:	f8a4 005e 	strh.w	r0, [r4, #94]	@ 0x5e
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c00710a:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c00710c:	699a      	ldr	r2, [r3, #24]
 c00710e:	f042 0208 	orr.w	r2, r2, #8
 c007112:	619a      	str	r2, [r3, #24]
  huart->RxState = HAL_UART_STATE_READY;
 c007114:	2320      	movs	r3, #32
 c007116:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c00711a:	66e0      	str	r0, [r4, #108]	@ 0x6c
  return HAL_OK;
 c00711c:	e7ef      	b.n	c0070fe <HAL_UART_AbortReceive+0x86>
 c00711e:	bf00      	nop
 c007120:	effffffe 	.word	0xeffffffe

0c007124 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 c007124:	4770      	bx	lr

0c007126 <UART_DMATransmitCplt>:
{
 c007126:	b508      	push	{r3, lr}
 c007128:	4603      	mov	r3, r0
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 c00712a:	681b      	ldr	r3, [r3, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c00712c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 c00712e:	681b      	ldr	r3, [r3, #0]
 c007130:	f013 0320 	ands.w	r3, r3, #32
 c007134:	d117      	bne.n	c007166 <UART_DMATransmitCplt+0x40>
    huart->TxXferCount = 0U;
 c007136:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c00713a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00713c:	f102 0308 	add.w	r3, r2, #8
 c007140:	e853 3f00 	ldrex	r3, [r3]
 c007144:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007148:	3208      	adds	r2, #8
 c00714a:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c00714e:	6802      	ldr	r2, [r0, #0]
 c007150:	2900      	cmp	r1, #0
 c007152:	d1f2      	bne.n	c00713a <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007154:	e852 3f00 	ldrex	r3, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 c007158:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00715c:	e842 3100 	strex	r1, r3, [r2]
 c007160:	2900      	cmp	r1, #0
 c007162:	d1f7      	bne.n	c007154 <UART_DMATransmitCplt+0x2e>
}
 c007164:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 c007166:	f7ff ffdd 	bl	c007124 <HAL_UART_TxCpltCallback>
}
 c00716a:	e7fb      	b.n	c007164 <UART_DMATransmitCplt+0x3e>

0c00716c <HAL_UART_TxHalfCpltCallback>:
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
 c00716c:	4770      	bx	lr

0c00716e <UART_DMATxHalfCplt>:
{
 c00716e:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 c007170:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 c007172:	f7ff fffb 	bl	c00716c <HAL_UART_TxHalfCpltCallback>
}
 c007176:	bd08      	pop	{r3, pc}

0c007178 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 c007178:	4770      	bx	lr

0c00717a <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 c00717a:	4770      	bx	lr

0c00717c <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 c00717c:	4770      	bx	lr

0c00717e <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c00717e:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 c007180:	b538      	push	{r3, r4, r5, lr}
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 c007182:	6804      	ldr	r4, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 c007184:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 c007188:	f8d0 508c 	ldr.w	r5, [r0, #140]	@ 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 c00718c:	68a2      	ldr	r2, [r4, #8]
 c00718e:	0612      	lsls	r2, r2, #24
 c007190:	d506      	bpl.n	c0071a0 <UART_DMAError+0x22>
 c007192:	2b21      	cmp	r3, #33	@ 0x21
 c007194:	d104      	bne.n	c0071a0 <UART_DMAError+0x22>
    huart->TxXferCount = 0U;
 c007196:	2300      	movs	r3, #0
 c007198:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 c00719c:	f7ff fc34 	bl	c006a08 <UART_EndTxTransfer>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 c0071a0:	68a3      	ldr	r3, [r4, #8]
 c0071a2:	065b      	lsls	r3, r3, #25
 c0071a4:	d506      	bpl.n	c0071b4 <UART_DMAError+0x36>
 c0071a6:	2d22      	cmp	r5, #34	@ 0x22
 c0071a8:	d104      	bne.n	c0071b4 <UART_DMAError+0x36>
    huart->RxXferCount = 0U;
 c0071aa:	2300      	movs	r3, #0
 c0071ac:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 c0071b0:	f7ff fc44 	bl	c006a3c <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 c0071b4:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 c0071b8:	f043 0310 	orr.w	r3, r3, #16
 c0071bc:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  HAL_UART_ErrorCallback(huart);
 c0071c0:	f7ff ffdc 	bl	c00717c <HAL_UART_ErrorCallback>
}
 c0071c4:	bd38      	pop	{r3, r4, r5, pc}

0c0071c6 <UART_DMAAbortOnError>:
{
 c0071c6:	b508      	push	{r3, lr}
  huart->RxXferCount = 0U;
 c0071c8:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c0071ca:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxXferCount = 0U;
 c0071cc:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 c0071d0:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
  HAL_UART_ErrorCallback(huart);
 c0071d4:	f7ff ffd2 	bl	c00717c <HAL_UART_ErrorCallback>
}
 c0071d8:	bd08      	pop	{r3, pc}

0c0071da <HAL_UART_AbortCpltCallback>:
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
 c0071da:	4770      	bx	lr

0c0071dc <HAL_UART_Abort_IT>:
{
 c0071dc:	b570      	push	{r4, r5, r6, lr}
 c0071de:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_TCIE | USART_CR1_RXNEIE_RXFNEIE |
 c0071e0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0071e2:	e852 3f00 	ldrex	r3, [r2]
 c0071e6:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0071ea:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c0071ee:	6823      	ldr	r3, [r4, #0]
 c0071f0:	2900      	cmp	r1, #0
 c0071f2:	d1f5      	bne.n	c0071e0 <HAL_UART_Abort_IT+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
 c0071f4:	4841      	ldr	r0, [pc, #260]	@ (c0072fc <HAL_UART_Abort_IT+0x120>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0071f6:	f103 0208 	add.w	r2, r3, #8
 c0071fa:	e852 2f00 	ldrex	r2, [r2]
 c0071fe:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007200:	f103 0508 	add.w	r5, r3, #8
 c007204:	e845 2100 	strex	r1, r2, [r5]
 c007208:	2900      	cmp	r1, #0
 c00720a:	d1f4      	bne.n	c0071f6 <HAL_UART_Abort_IT+0x1a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c00720c:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 c00720e:	2a01      	cmp	r2, #1
 c007210:	d060      	beq.n	c0072d4 <HAL_UART_Abort_IT+0xf8>
  if (huart->hdmatx != NULL)
 c007212:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c007214:	2800      	cmp	r0, #0
 c007216:	d166      	bne.n	c0072e6 <HAL_UART_Abort_IT+0x10a>
  if (huart->hdmarx != NULL)
 c007218:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 c00721c:	b129      	cbz	r1, c00722a <HAL_UART_Abort_IT+0x4e>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c00721e:	689a      	ldr	r2, [r3, #8]
 c007220:	f012 0240 	ands.w	r2, r2, #64	@ 0x40
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 c007224:	bf18      	it	ne
 c007226:	4a36      	ldrne	r2, [pc, #216]	@ (c007300 <HAL_UART_Abort_IT+0x124>)
      huart->hdmarx->XferAbortCallback = NULL;
 c007228:	640a      	str	r2, [r1, #64]	@ 0x40
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 c00722a:	689a      	ldr	r2, [r3, #8]
 c00722c:	0612      	lsls	r2, r2, #24
 c00722e:	d512      	bpl.n	c007256 <HAL_UART_Abort_IT+0x7a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007230:	f103 0208 	add.w	r2, r3, #8
 c007234:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c007238:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00723c:	f103 0108 	add.w	r1, r3, #8
 c007240:	e841 2500 	strex	r5, r2, [r1]
 c007244:	462e      	mov	r6, r5
 c007246:	2d00      	cmp	r5, #0
 c007248:	d1f2      	bne.n	c007230 <HAL_UART_Abort_IT+0x54>
    if (huart->hdmatx != NULL)
 c00724a:	b120      	cbz	r0, c007256 <HAL_UART_Abort_IT+0x7a>
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 c00724c:	f7fb ff41 	bl	c0030d2 <HAL_DMA_Abort_IT>
 c007250:	b110      	cbz	r0, c007258 <HAL_UART_Abort_IT+0x7c>
        huart->hdmatx->XferAbortCallback = NULL;
 c007252:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 c007254:	641d      	str	r5, [r3, #64]	@ 0x40
  uint32_t abortcplt = 1U;
 c007256:	2601      	movs	r6, #1
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c007258:	6822      	ldr	r2, [r4, #0]
 c00725a:	6893      	ldr	r3, [r2, #8]
 c00725c:	065b      	lsls	r3, r3, #25
 c00725e:	d549      	bpl.n	c0072f4 <HAL_UART_Abort_IT+0x118>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007260:	f102 0308 	add.w	r3, r2, #8
 c007264:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c007268:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00726c:	f102 0108 	add.w	r1, r2, #8
 c007270:	e841 3500 	strex	r5, r3, [r1]
 c007274:	2d00      	cmp	r5, #0
 c007276:	d1f3      	bne.n	c007260 <HAL_UART_Abort_IT+0x84>
    if (huart->hdmarx != NULL)
 c007278:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c00727c:	2800      	cmp	r0, #0
 c00727e:	d039      	beq.n	c0072f4 <HAL_UART_Abort_IT+0x118>
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 c007280:	f7fb ff27 	bl	c0030d2 <HAL_DMA_Abort_IT>
 c007284:	2800      	cmp	r0, #0
 c007286:	d037      	beq.n	c0072f8 <HAL_UART_Abort_IT+0x11c>
        huart->hdmarx->XferAbortCallback = NULL;
 c007288:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 c00728c:	641d      	str	r5, [r3, #64]	@ 0x40
    huart->TxXferCount = 0U;
 c00728e:	2300      	movs	r3, #0
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c007290:	220f      	movs	r2, #15
    huart->TxXferCount = 0U;
 c007292:	f8a4 3056 	strh.w	r3, [r4, #86]	@ 0x56
    huart->TxISR = NULL;
 c007296:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
    huart->RxXferCount = 0U;
 c00729a:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c00729e:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c0072a2:	6823      	ldr	r3, [r4, #0]
    HAL_UART_AbortCpltCallback(huart);
 c0072a4:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c0072a6:	621a      	str	r2, [r3, #32]
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c0072a8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 c0072aa:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 c0072ae:	bf02      	ittt	eq
 c0072b0:	699a      	ldreq	r2, [r3, #24]
 c0072b2:	f042 0210 	orreq.w	r2, r2, #16
 c0072b6:	619a      	streq	r2, [r3, #24]
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c0072b8:	699a      	ldr	r2, [r3, #24]
 c0072ba:	f042 0208 	orr.w	r2, r2, #8
 c0072be:	619a      	str	r2, [r3, #24]
    huart->gState  = HAL_UART_STATE_READY;
 c0072c0:	2320      	movs	r3, #32
 c0072c2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    huart->RxState = HAL_UART_STATE_READY;
 c0072c6:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c0072ca:	2300      	movs	r3, #0
 c0072cc:	66e3      	str	r3, [r4, #108]	@ 0x6c
    HAL_UART_AbortCpltCallback(huart);
 c0072ce:	f7ff ff84 	bl	c0071da <HAL_UART_AbortCpltCallback>
 c0072d2:	e011      	b.n	c0072f8 <HAL_UART_Abort_IT+0x11c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0072d4:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 c0072d8:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0072dc:	e843 2100 	strex	r1, r2, [r3]
 c0072e0:	2900      	cmp	r1, #0
 c0072e2:	d1f7      	bne.n	c0072d4 <HAL_UART_Abort_IT+0xf8>
 c0072e4:	e795      	b.n	c007212 <HAL_UART_Abort_IT+0x36>
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 c0072e6:	689a      	ldr	r2, [r3, #8]
 c0072e8:	f012 0280 	ands.w	r2, r2, #128	@ 0x80
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 c0072ec:	bf18      	it	ne
 c0072ee:	4a05      	ldrne	r2, [pc, #20]	@ (c007304 <HAL_UART_Abort_IT+0x128>)
      huart->hdmatx->XferAbortCallback = NULL;
 c0072f0:	6402      	str	r2, [r0, #64]	@ 0x40
 c0072f2:	e791      	b.n	c007218 <HAL_UART_Abort_IT+0x3c>
  if (abortcplt == 1U)
 c0072f4:	2e01      	cmp	r6, #1
 c0072f6:	d0ca      	beq.n	c00728e <HAL_UART_Abort_IT+0xb2>
}
 c0072f8:	2000      	movs	r0, #0
 c0072fa:	bd70      	pop	{r4, r5, r6, pc}
 c0072fc:	ef7ffffe 	.word	0xef7ffffe
 c007300:	0c007309 	.word	0x0c007309
 c007304:	0c007349 	.word	0x0c007349

0c007308 <UART_DMARxAbortCallback>:
{
 c007308:	b508      	push	{r3, lr}
  huart->hdmarx->XferAbortCallback = NULL;
 c00730a:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c00730c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->hdmarx->XferAbortCallback = NULL;
 c00730e:	f8d0 2080 	ldr.w	r2, [r0, #128]	@ 0x80
 c007312:	6413      	str	r3, [r2, #64]	@ 0x40
  if (huart->hdmatx != NULL)
 c007314:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 c007316:	b10a      	cbz	r2, c00731c <UART_DMARxAbortCallback+0x14>
    if (huart->hdmatx->XferAbortCallback != NULL)
 c007318:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 c00731a:	b9a2      	cbnz	r2, c007346 <UART_DMARxAbortCallback+0x3e>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c00731c:	210f      	movs	r1, #15
 c00731e:	6802      	ldr	r2, [r0, #0]
  huart->TxXferCount = 0U;
 c007320:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
  huart->RxXferCount = 0U;
 c007324:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c007328:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c00732c:	6211      	str	r1, [r2, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c00732e:	6991      	ldr	r1, [r2, #24]
 c007330:	f041 0108 	orr.w	r1, r1, #8
 c007334:	6191      	str	r1, [r2, #24]
  huart->gState  = HAL_UART_STATE_READY;
 c007336:	2220      	movs	r2, #32
 c007338:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 c00733c:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c007340:	66c3      	str	r3, [r0, #108]	@ 0x6c
  HAL_UART_AbortCpltCallback(huart);
 c007342:	f7ff ff4a 	bl	c0071da <HAL_UART_AbortCpltCallback>
}
 c007346:	bd08      	pop	{r3, pc}

0c007348 <UART_DMATxAbortCallback>:
{
 c007348:	b508      	push	{r3, lr}
  huart->hdmatx->XferAbortCallback = NULL;
 c00734a:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c00734c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->hdmatx->XferAbortCallback = NULL;
 c00734e:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 c007350:	6413      	str	r3, [r2, #64]	@ 0x40
  if (huart->hdmarx != NULL)
 c007352:	f8d0 2080 	ldr.w	r2, [r0, #128]	@ 0x80
 c007356:	b10a      	cbz	r2, c00735c <UART_DMATxAbortCallback+0x14>
    if (huart->hdmarx->XferAbortCallback != NULL)
 c007358:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 c00735a:	b9ca      	cbnz	r2, c007390 <UART_DMATxAbortCallback+0x48>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c00735c:	220f      	movs	r2, #15
  huart->TxXferCount = 0U;
 c00735e:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
  huart->RxXferCount = 0U;
 c007362:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c007366:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c00736a:	6803      	ldr	r3, [r0, #0]
 c00736c:	621a      	str	r2, [r3, #32]
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c00736e:	6e42      	ldr	r2, [r0, #100]	@ 0x64
 c007370:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 c007374:	bf02      	ittt	eq
 c007376:	699a      	ldreq	r2, [r3, #24]
 c007378:	f042 0210 	orreq.w	r2, r2, #16
 c00737c:	619a      	streq	r2, [r3, #24]
  huart->gState  = HAL_UART_STATE_READY;
 c00737e:	2320      	movs	r3, #32
 c007380:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 c007384:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c007388:	2300      	movs	r3, #0
 c00738a:	66c3      	str	r3, [r0, #108]	@ 0x6c
  HAL_UART_AbortCpltCallback(huart);
 c00738c:	f7ff ff25 	bl	c0071da <HAL_UART_AbortCpltCallback>
}
 c007390:	bd08      	pop	{r3, pc}

0c007392 <HAL_UART_AbortTransmitCpltCallback>:
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
 c007392:	4770      	bx	lr

0c007394 <HAL_UART_AbortTransmit_IT>:
{
 c007394:	b510      	push	{r4, lr}
 c007396:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
 c007398:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00739a:	e852 3f00 	ldrex	r3, [r2]
 c00739e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0073a2:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c0073a6:	6823      	ldr	r3, [r4, #0]
 c0073a8:	2900      	cmp	r1, #0
 c0073aa:	d1f5      	bne.n	c007398 <HAL_UART_AbortTransmit_IT+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0073ac:	f103 0208 	add.w	r2, r3, #8
 c0073b0:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 c0073b4:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0073b8:	f103 0008 	add.w	r0, r3, #8
 c0073bc:	e840 2100 	strex	r1, r2, [r0]
 c0073c0:	2900      	cmp	r1, #0
 c0073c2:	d1f3      	bne.n	c0073ac <HAL_UART_AbortTransmit_IT+0x18>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 c0073c4:	689a      	ldr	r2, [r3, #8]
 c0073c6:	f012 0280 	ands.w	r2, r2, #128	@ 0x80
 c0073ca:	d021      	beq.n	c007410 <HAL_UART_AbortTransmit_IT+0x7c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0073cc:	f103 0208 	add.w	r2, r3, #8
 c0073d0:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 c0073d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0073d8:	f103 0008 	add.w	r0, r3, #8
 c0073dc:	e840 2100 	strex	r1, r2, [r0]
 c0073e0:	2900      	cmp	r1, #0
 c0073e2:	d1f3      	bne.n	c0073cc <HAL_UART_AbortTransmit_IT+0x38>
    if (huart->hdmatx != NULL)
 c0073e4:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c0073e6:	b148      	cbz	r0, c0073fc <HAL_UART_AbortTransmit_IT+0x68>
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 c0073e8:	4b0f      	ldr	r3, [pc, #60]	@ (c007428 <HAL_UART_AbortTransmit_IT+0x94>)
 c0073ea:	6403      	str	r3, [r0, #64]	@ 0x40
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 c0073ec:	f7fb fe71 	bl	c0030d2 <HAL_DMA_Abort_IT>
 c0073f0:	b110      	cbz	r0, c0073f8 <HAL_UART_AbortTransmit_IT+0x64>
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 c0073f2:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 c0073f4:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 c0073f6:	4798      	blx	r3
}
 c0073f8:	2000      	movs	r0, #0
 c0073fa:	bd10      	pop	{r4, pc}
      huart->TxXferCount = 0U;
 c0073fc:	f8a4 0056 	strh.w	r0, [r4, #86]	@ 0x56
      huart->TxISR = NULL;
 c007400:	67a0      	str	r0, [r4, #120]	@ 0x78
    huart->gState = HAL_UART_STATE_READY;
 c007402:	2320      	movs	r3, #32
    HAL_UART_AbortTransmitCpltCallback(huart);
 c007404:	4620      	mov	r0, r4
    huart->gState = HAL_UART_STATE_READY;
 c007406:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    HAL_UART_AbortTransmitCpltCallback(huart);
 c00740a:	f7ff ffc2 	bl	c007392 <HAL_UART_AbortTransmitCpltCallback>
 c00740e:	e7f3      	b.n	c0073f8 <HAL_UART_AbortTransmit_IT+0x64>
    huart->TxXferCount = 0U;
 c007410:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    huart->TxISR = NULL;
 c007414:	67a2      	str	r2, [r4, #120]	@ 0x78
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c007416:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 c007418:	f1b2 5f00 	cmp.w	r2, #536870912	@ 0x20000000
      __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 c00741c:	bf02      	ittt	eq
 c00741e:	699a      	ldreq	r2, [r3, #24]
 c007420:	f042 0210 	orreq.w	r2, r2, #16
 c007424:	619a      	streq	r2, [r3, #24]
 c007426:	e7ec      	b.n	c007402 <HAL_UART_AbortTransmit_IT+0x6e>
 c007428:	0c00742d 	.word	0x0c00742d

0c00742c <UART_DMATxOnlyAbortCallback>:
{
 c00742c:	b508      	push	{r3, lr}
  huart->TxXferCount = 0U;
 c00742e:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c007430:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->TxXferCount = 0U;
 c007432:	f8a0 3056 	strh.w	r3, [r0, #86]	@ 0x56
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 c007436:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 c007438:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 c00743c:	bf01      	itttt	eq
 c00743e:	6802      	ldreq	r2, [r0, #0]
 c007440:	6993      	ldreq	r3, [r2, #24]
 c007442:	f043 0310 	orreq.w	r3, r3, #16
 c007446:	6193      	streq	r3, [r2, #24]
  huart->gState = HAL_UART_STATE_READY;
 c007448:	2320      	movs	r3, #32
 c00744a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  HAL_UART_AbortTransmitCpltCallback(huart);
 c00744e:	f7ff ffa0 	bl	c007392 <HAL_UART_AbortTransmitCpltCallback>
}
 c007452:	bd08      	pop	{r3, pc}

0c007454 <HAL_UART_AbortReceiveCpltCallback>:
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
 c007454:	4770      	bx	lr

0c007456 <HAL_UART_AbortReceive_IT>:
{
 c007456:	b510      	push	{r4, lr}
 c007458:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 c00745a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00745c:	e852 3f00 	ldrex	r3, [r2]
 c007460:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007464:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c007468:	6823      	ldr	r3, [r4, #0]
 c00746a:	2900      	cmp	r1, #0
 c00746c:	d1f5      	bne.n	c00745a <HAL_UART_AbortReceive_IT+0x4>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c00746e:	4828      	ldr	r0, [pc, #160]	@ (c007510 <HAL_UART_AbortReceive_IT+0xba>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007470:	f103 0208 	add.w	r2, r3, #8
 c007474:	e852 2f00 	ldrex	r2, [r2]
 c007478:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00747a:	f103 0c08 	add.w	ip, r3, #8
 c00747e:	e84c 2100 	strex	r1, r2, [ip]
 c007482:	2900      	cmp	r1, #0
 c007484:	d1f4      	bne.n	c007470 <HAL_UART_AbortReceive_IT+0x1a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c007486:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 c007488:	2a01      	cmp	r2, #1
 c00748a:	d107      	bne.n	c00749c <HAL_UART_AbortReceive_IT+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00748c:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 c007490:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007494:	e843 2100 	strex	r1, r2, [r3]
 c007498:	2900      	cmp	r1, #0
 c00749a:	d1f7      	bne.n	c00748c <HAL_UART_AbortReceive_IT+0x36>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c00749c:	689a      	ldr	r2, [r3, #8]
 c00749e:	f012 0240 	ands.w	r2, r2, #64	@ 0x40
 c0074a2:	d02a      	beq.n	c0074fa <HAL_UART_AbortReceive_IT+0xa4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0074a4:	f103 0208 	add.w	r2, r3, #8
 c0074a8:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c0074ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0074b0:	f103 0008 	add.w	r0, r3, #8
 c0074b4:	e840 2100 	strex	r1, r2, [r0]
 c0074b8:	2900      	cmp	r1, #0
 c0074ba:	d1f3      	bne.n	c0074a4 <HAL_UART_AbortReceive_IT+0x4e>
    if (huart->hdmarx != NULL)
 c0074bc:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c0074c0:	b150      	cbz	r0, c0074d8 <HAL_UART_AbortReceive_IT+0x82>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 c0074c2:	4b14      	ldr	r3, [pc, #80]	@ (c007514 <HAL_UART_AbortReceive_IT+0xbe>)
 c0074c4:	6403      	str	r3, [r0, #64]	@ 0x40
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 c0074c6:	f7fb fe04 	bl	c0030d2 <HAL_DMA_Abort_IT>
 c0074ca:	b118      	cbz	r0, c0074d4 <HAL_UART_AbortReceive_IT+0x7e>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 c0074cc:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c0074d0:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 c0074d2:	4798      	blx	r3
}
 c0074d4:	2000      	movs	r0, #0
 c0074d6:	bd10      	pop	{r4, pc}
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c0074d8:	220f      	movs	r2, #15
      huart->RxXferCount = 0U;
 c0074da:	f8a4 005e 	strh.w	r0, [r4, #94]	@ 0x5e
      huart->pRxBuffPtr = NULL;
 c0074de:	65a0      	str	r0, [r4, #88]	@ 0x58
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c0074e0:	621a      	str	r2, [r3, #32]
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c0074e2:	699a      	ldr	r2, [r3, #24]
 c0074e4:	f042 0208 	orr.w	r2, r2, #8
 c0074e8:	619a      	str	r2, [r3, #24]
      huart->RxState = HAL_UART_STATE_READY;
 c0074ea:	2320      	movs	r3, #32
 c0074ec:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c0074f0:	66e0      	str	r0, [r4, #108]	@ 0x6c
    HAL_UART_AbortReceiveCpltCallback(huart);
 c0074f2:	4620      	mov	r0, r4
 c0074f4:	f7ff ffae 	bl	c007454 <HAL_UART_AbortReceiveCpltCallback>
 c0074f8:	e7ec      	b.n	c0074d4 <HAL_UART_AbortReceive_IT+0x7e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c0074fa:	210f      	movs	r1, #15
    huart->RxXferCount = 0U;
 c0074fc:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
    huart->pRxBuffPtr = NULL;
 c007500:	65a2      	str	r2, [r4, #88]	@ 0x58
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c007502:	6219      	str	r1, [r3, #32]
    huart->RxState = HAL_UART_STATE_READY;
 c007504:	2320      	movs	r3, #32
 c007506:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c00750a:	66e2      	str	r2, [r4, #108]	@ 0x6c
 c00750c:	e7f1      	b.n	c0074f2 <HAL_UART_AbortReceive_IT+0x9c>
 c00750e:	bf00      	nop
 c007510:	effffffe 	.word	0xeffffffe
 c007514:	0c007519 	.word	0x0c007519

0c007518 <UART_DMARxOnlyAbortCallback>:
  huart->RxXferCount = 0U;
 c007518:	2100      	movs	r1, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c00751a:	220f      	movs	r2, #15
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 c00751c:	6a80      	ldr	r0, [r0, #40]	@ 0x28
{
 c00751e:	b508      	push	{r3, lr}
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c007520:	6803      	ldr	r3, [r0, #0]
  huart->RxXferCount = 0U;
 c007522:	f8a0 105e 	strh.w	r1, [r0, #94]	@ 0x5e
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 c007526:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c007528:	699a      	ldr	r2, [r3, #24]
 c00752a:	f042 0208 	orr.w	r2, r2, #8
 c00752e:	619a      	str	r2, [r3, #24]
  huart->RxState = HAL_UART_STATE_READY;
 c007530:	2320      	movs	r3, #32
 c007532:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c007536:	66c1      	str	r1, [r0, #108]	@ 0x6c
  HAL_UART_AbortReceiveCpltCallback(huart);
 c007538:	f7ff ff8c 	bl	c007454 <HAL_UART_AbortReceiveCpltCallback>
}
 c00753c:	bd08      	pop	{r3, pc}

0c00753e <HAL_UARTEx_RxEventCallback>:
}
 c00753e:	4770      	bx	lr

0c007540 <HAL_UART_IRQHandler>:
{
 c007540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (errorflags == 0U)
 c007544:	f640 060f 	movw	r6, #2063	@ 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 c007548:	6803      	ldr	r3, [r0, #0]
{
 c00754a:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 c00754c:	69d9      	ldr	r1, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 c00754e:	681a      	ldr	r2, [r3, #0]
  if (errorflags == 0U)
 c007550:	4231      	tst	r1, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 c007552:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 c007554:	d110      	bne.n	c007578 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 c007556:	068e      	lsls	r6, r1, #26
 c007558:	f140 8097 	bpl.w	c00768a <HAL_UART_IRQHandler+0x14a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 c00755c:	f002 0620 	and.w	r6, r2, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 c007560:	f005 5780 	and.w	r7, r5, #268435456	@ 0x10000000
 c007564:	433e      	orrs	r6, r7
 c007566:	f000 8090 	beq.w	c00768a <HAL_UART_IRQHandler+0x14a>
      if (huart->RxISR != NULL)
 c00756a:	6f43      	ldr	r3, [r0, #116]	@ 0x74
 c00756c:	2b00      	cmp	r3, #0
 c00756e:	f000 8085 	beq.w	c00767c <HAL_UART_IRQHandler+0x13c>
}
 c007572:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 c007576:	4718      	bx	r3
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 c007578:	4eab      	ldr	r6, [pc, #684]	@ (c007828 <HAL_UART_IRQHandler+0x2e8>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 c00757a:	48ac      	ldr	r0, [pc, #688]	@ (c00782c <HAL_UART_IRQHandler+0x2ec>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 c00757c:	402e      	ands	r6, r5
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 c00757e:	4010      	ands	r0, r2
 c007580:	4330      	orrs	r0, r6
 c007582:	f000 8082 	beq.w	c00768a <HAL_UART_IRQHandler+0x14a>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 c007586:	07cf      	lsls	r7, r1, #31
 c007588:	d509      	bpl.n	c00759e <HAL_UART_IRQHandler+0x5e>
 c00758a:	05d0      	lsls	r0, r2, #23
 c00758c:	d507      	bpl.n	c00759e <HAL_UART_IRQHandler+0x5e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 c00758e:	2001      	movs	r0, #1
 c007590:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 c007592:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 c007596:	f040 0001 	orr.w	r0, r0, #1
 c00759a:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 c00759e:	078f      	lsls	r7, r1, #30
 c0075a0:	d509      	bpl.n	c0075b6 <HAL_UART_IRQHandler+0x76>
 c0075a2:	07e8      	lsls	r0, r5, #31
 c0075a4:	d507      	bpl.n	c0075b6 <HAL_UART_IRQHandler+0x76>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 c0075a6:	2002      	movs	r0, #2
 c0075a8:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 c0075aa:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 c0075ae:	f040 0004 	orr.w	r0, r0, #4
 c0075b2:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 c0075b6:	074f      	lsls	r7, r1, #29
 c0075b8:	d509      	bpl.n	c0075ce <HAL_UART_IRQHandler+0x8e>
 c0075ba:	07e8      	lsls	r0, r5, #31
 c0075bc:	d507      	bpl.n	c0075ce <HAL_UART_IRQHandler+0x8e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 c0075be:	2004      	movs	r0, #4
 c0075c0:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 c0075c2:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 c0075c6:	f040 0002 	orr.w	r0, r0, #2
 c0075ca:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 c0075ce:	070f      	lsls	r7, r1, #28
 c0075d0:	d50b      	bpl.n	c0075ea <HAL_UART_IRQHandler+0xaa>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 c0075d2:	f002 0020 	and.w	r0, r2, #32
 c0075d6:	4330      	orrs	r0, r6
 c0075d8:	d007      	beq.n	c0075ea <HAL_UART_IRQHandler+0xaa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 c0075da:	2008      	movs	r0, #8
 c0075dc:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 c0075de:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 c0075e2:	f040 0008 	orr.w	r0, r0, #8
 c0075e6:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 c0075ea:	050e      	lsls	r6, r1, #20
 c0075ec:	d50a      	bpl.n	c007604 <HAL_UART_IRQHandler+0xc4>
 c0075ee:	0150      	lsls	r0, r2, #5
 c0075f0:	d508      	bpl.n	c007604 <HAL_UART_IRQHandler+0xc4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c0075f2:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 c0075f6:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 c0075f8:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 c0075fc:	f043 0320 	orr.w	r3, r3, #32
 c007600:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 c007604:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 c007608:	2b00      	cmp	r3, #0
 c00760a:	d037      	beq.n	c00767c <HAL_UART_IRQHandler+0x13c>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 c00760c:	068b      	lsls	r3, r1, #26
 c00760e:	d509      	bpl.n	c007624 <HAL_UART_IRQHandler+0xe4>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 c007610:	f002 0220 	and.w	r2, r2, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 c007614:	f005 5580 	and.w	r5, r5, #268435456	@ 0x10000000
 c007618:	432a      	orrs	r2, r5
 c00761a:	d003      	beq.n	c007624 <HAL_UART_IRQHandler+0xe4>
        if (huart->RxISR != NULL)
 c00761c:	6f63      	ldr	r3, [r4, #116]	@ 0x74
 c00761e:	b10b      	cbz	r3, c007624 <HAL_UART_IRQHandler+0xe4>
          huart->RxISR(huart);
 c007620:	4620      	mov	r0, r4
 c007622:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 c007624:	6826      	ldr	r6, [r4, #0]
      errorcode = huart->ErrorCode;
 c007626:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 c00762a:	68b3      	ldr	r3, [r6, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 c00762c:	f002 0228 	and.w	r2, r2, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 c007630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 c007634:	ea53 0502 	orrs.w	r5, r3, r2
        UART_EndRxTransfer(huart);
 c007638:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 c00763a:	d021      	beq.n	c007680 <HAL_UART_IRQHandler+0x140>
        UART_EndRxTransfer(huart);
 c00763c:	f7ff f9fe 	bl	c006a3c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c007640:	68b3      	ldr	r3, [r6, #8]
 c007642:	065f      	lsls	r7, r3, #25
 c007644:	d517      	bpl.n	c007676 <HAL_UART_IRQHandler+0x136>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c007646:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007648:	f102 0308 	add.w	r3, r2, #8
 c00764c:	e853 3f00 	ldrex	r3, [r3]
 c007650:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007654:	3208      	adds	r2, #8
 c007656:	e842 3100 	strex	r1, r3, [r2]
 c00765a:	2900      	cmp	r1, #0
 c00765c:	d1f3      	bne.n	c007646 <HAL_UART_IRQHandler+0x106>
          if (huart->hdmarx != NULL)
 c00765e:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c007662:	b140      	cbz	r0, c007676 <HAL_UART_IRQHandler+0x136>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 c007664:	4b72      	ldr	r3, [pc, #456]	@ (c007830 <HAL_UART_IRQHandler+0x2f0>)
 c007666:	6403      	str	r3, [r0, #64]	@ 0x40
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 c007668:	f7fb fd33 	bl	c0030d2 <HAL_DMA_Abort_IT>
 c00766c:	b130      	cbz	r0, c00767c <HAL_UART_IRQHandler+0x13c>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 c00766e:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c007672:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 c007674:	e77d      	b.n	c007572 <HAL_UART_IRQHandler+0x32>
            HAL_UART_ErrorCallback(huart);
 c007676:	4620      	mov	r0, r4
 c007678:	f7ff fd80 	bl	c00717c <HAL_UART_ErrorCallback>
}
 c00767c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        HAL_UART_ErrorCallback(huart);
 c007680:	f7ff fd7c 	bl	c00717c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 c007684:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
 c007688:	e7f8      	b.n	c00767c <HAL_UART_IRQHandler+0x13c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c00768a:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 c00768c:	2801      	cmp	r0, #1
 c00768e:	f040 8089 	bne.w	c0077a4 <HAL_UART_IRQHandler+0x264>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 c007692:	06ce      	lsls	r6, r1, #27
 c007694:	f140 8086 	bpl.w	c0077a4 <HAL_UART_IRQHandler+0x264>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 c007698:	06d0      	lsls	r0, r2, #27
 c00769a:	f140 8083 	bpl.w	c0077a4 <HAL_UART_IRQHandler+0x264>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c00769e:	2210      	movs	r2, #16
 c0076a0:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 c0076a2:	689a      	ldr	r2, [r3, #8]
 c0076a4:	0651      	lsls	r1, r2, #25
 c0076a6:	d54b      	bpl.n	c007740 <HAL_UART_IRQHandler+0x200>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 c0076a8:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 c0076ac:	6811      	ldr	r1, [r2, #0]
 c0076ae:	684a      	ldr	r2, [r1, #4]
 c0076b0:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 c0076b2:	2a00      	cmp	r2, #0
 c0076b4:	d0e2      	beq.n	c00767c <HAL_UART_IRQHandler+0x13c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 c0076b6:	f8b4 005c 	ldrh.w	r0, [r4, #92]	@ 0x5c
 c0076ba:	4290      	cmp	r0, r2
 c0076bc:	d9de      	bls.n	c00767c <HAL_UART_IRQHandler+0x13c>
        huart->RxXferCount = nb_remaining_rx_data;
 c0076be:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 c0076c2:	680a      	ldr	r2, [r1, #0]
 c0076c4:	0692      	lsls	r2, r2, #26
 c0076c6:	d42f      	bmi.n	c007728 <HAL_UART_IRQHandler+0x1e8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0076c8:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c0076cc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0076d0:	e843 2100 	strex	r1, r2, [r3]
 c0076d4:	2900      	cmp	r1, #0
 c0076d6:	d1f7      	bne.n	c0076c8 <HAL_UART_IRQHandler+0x188>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0076d8:	f103 0208 	add.w	r2, r3, #8
 c0076dc:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c0076e0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0076e4:	f103 0008 	add.w	r0, r3, #8
 c0076e8:	e840 2100 	strex	r1, r2, [r0]
 c0076ec:	2900      	cmp	r1, #0
 c0076ee:	d1f3      	bne.n	c0076d8 <HAL_UART_IRQHandler+0x198>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0076f0:	f103 0208 	add.w	r2, r3, #8
 c0076f4:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c0076f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0076fc:	f103 0008 	add.w	r0, r3, #8
 c007700:	e840 2100 	strex	r1, r2, [r0]
 c007704:	2900      	cmp	r1, #0
 c007706:	d1f3      	bne.n	c0076f0 <HAL_UART_IRQHandler+0x1b0>
          huart->RxState = HAL_UART_STATE_READY;
 c007708:	2220      	movs	r2, #32
 c00770a:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c00770e:	66e1      	str	r1, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007710:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c007714:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007718:	e843 2100 	strex	r1, r2, [r3]
 c00771c:	2900      	cmp	r1, #0
 c00771e:	d1f7      	bne.n	c007710 <HAL_UART_IRQHandler+0x1d0>
          (void)HAL_DMA_Abort(huart->hdmarx);
 c007720:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 c007724:	f7fb fca3 	bl	c00306e <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 c007728:	2302      	movs	r3, #2
 c00772a:	6723      	str	r3, [r4, #112]	@ 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 c00772c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c007730:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
 c007734:	1ac9      	subs	r1, r1, r3
 c007736:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 c007738:	4620      	mov	r0, r4
 c00773a:	f7ff ff00 	bl	c00753e <HAL_UARTEx_RxEventCallback>
 c00773e:	e79d      	b.n	c00767c <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 c007740:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
      if ((huart->RxXferCount > 0U)
 c007744:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 c007748:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
      if ((huart->RxXferCount > 0U)
 c00774c:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 c00774e:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 c007750:	2800      	cmp	r0, #0
 c007752:	d093      	beq.n	c00767c <HAL_UART_IRQHandler+0x13c>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 c007754:	1a89      	subs	r1, r1, r2
 c007756:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 c007758:	2900      	cmp	r1, #0
 c00775a:	d08f      	beq.n	c00767c <HAL_UART_IRQHandler+0x13c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00775c:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 c007760:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007764:	e843 2000 	strex	r0, r2, [r3]
 c007768:	2800      	cmp	r0, #0
 c00776a:	d1f7      	bne.n	c00775c <HAL_UART_IRQHandler+0x21c>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c00776c:	4d31      	ldr	r5, [pc, #196]	@ (c007834 <HAL_UART_IRQHandler+0x2f4>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00776e:	f103 0208 	add.w	r2, r3, #8
 c007772:	e852 2f00 	ldrex	r2, [r2]
 c007776:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007778:	f103 0608 	add.w	r6, r3, #8
 c00777c:	e846 2000 	strex	r0, r2, [r6]
 c007780:	2800      	cmp	r0, #0
 c007782:	d1f4      	bne.n	c00776e <HAL_UART_IRQHandler+0x22e>
        huart->RxState = HAL_UART_STATE_READY;
 c007784:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 c007786:	6760      	str	r0, [r4, #116]	@ 0x74
        huart->RxState = HAL_UART_STATE_READY;
 c007788:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c00778c:	66e0      	str	r0, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00778e:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c007792:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007796:	e843 2000 	strex	r0, r2, [r3]
 c00779a:	2800      	cmp	r0, #0
 c00779c:	d1f7      	bne.n	c00778e <HAL_UART_IRQHandler+0x24e>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 c00779e:	2302      	movs	r3, #2
 c0077a0:	6723      	str	r3, [r4, #112]	@ 0x70
 c0077a2:	e7c9      	b.n	c007738 <HAL_UART_IRQHandler+0x1f8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 c0077a4:	02cf      	lsls	r7, r1, #11
 c0077a6:	d509      	bpl.n	c0077bc <HAL_UART_IRQHandler+0x27c>
 c0077a8:	026e      	lsls	r6, r5, #9
 c0077aa:	d507      	bpl.n	c0077bc <HAL_UART_IRQHandler+0x27c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 c0077ac:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 c0077b0:	4620      	mov	r0, r4
}
 c0077b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 c0077b6:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 c0077b8:	f001 b93d 	b.w	c008a36 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 c0077bc:	0608      	lsls	r0, r1, #24
 c0077be:	d50b      	bpl.n	c0077d8 <HAL_UART_IRQHandler+0x298>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 c0077c0:	f002 0080 	and.w	r0, r2, #128	@ 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 c0077c4:	f405 0500 	and.w	r5, r5, #8388608	@ 0x800000
 c0077c8:	4328      	orrs	r0, r5
 c0077ca:	d005      	beq.n	c0077d8 <HAL_UART_IRQHandler+0x298>
    if (huart->TxISR != NULL)
 c0077cc:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 c0077ce:	2b00      	cmp	r3, #0
 c0077d0:	f43f af54 	beq.w	c00767c <HAL_UART_IRQHandler+0x13c>
      huart->TxISR(huart);
 c0077d4:	4620      	mov	r0, r4
 c0077d6:	e6cc      	b.n	c007572 <HAL_UART_IRQHandler+0x32>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 c0077d8:	064f      	lsls	r7, r1, #25
 c0077da:	d511      	bpl.n	c007800 <HAL_UART_IRQHandler+0x2c0>
 c0077dc:	0656      	lsls	r6, r2, #25
 c0077de:	d50f      	bpl.n	c007800 <HAL_UART_IRQHandler+0x2c0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0077e0:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 c0077e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0077e8:	e843 2100 	strex	r1, r2, [r3]
 c0077ec:	2900      	cmp	r1, #0
 c0077ee:	d1f7      	bne.n	c0077e0 <HAL_UART_IRQHandler+0x2a0>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 c0077f0:	2320      	movs	r3, #32
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 c0077f2:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 c0077f4:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->TxISR = NULL;
 c0077f8:	67a1      	str	r1, [r4, #120]	@ 0x78
  HAL_UART_TxCpltCallback(huart);
 c0077fa:	f7ff fc93 	bl	c007124 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 c0077fe:	e73d      	b.n	c00767c <HAL_UART_IRQHandler+0x13c>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 c007800:	020d      	lsls	r5, r1, #8
 c007802:	d506      	bpl.n	c007812 <HAL_UART_IRQHandler+0x2d2>
 c007804:	0050      	lsls	r0, r2, #1
 c007806:	d504      	bpl.n	c007812 <HAL_UART_IRQHandler+0x2d2>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 c007808:	4620      	mov	r0, r4
}
 c00780a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 c00780e:	f001 b914 	b.w	c008a3a <HAL_UARTEx_TxFifoEmptyCallback>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 c007812:	01cb      	lsls	r3, r1, #7
 c007814:	f57f af32 	bpl.w	c00767c <HAL_UART_IRQHandler+0x13c>
 c007818:	2a00      	cmp	r2, #0
 c00781a:	f6bf af2f 	bge.w	c00767c <HAL_UART_IRQHandler+0x13c>
    HAL_UARTEx_RxFifoFullCallback(huart);
 c00781e:	4620      	mov	r0, r4
}
 c007820:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 c007824:	f001 b908 	b.w	c008a38 <HAL_UARTEx_RxFifoFullCallback>
 c007828:	10000001 	.word	0x10000001
 c00782c:	04000120 	.word	0x04000120
 c007830:	0c0071c7 	.word	0x0c0071c7
 c007834:	effffffe 	.word	0xeffffffe

0c007838 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c007838:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
{
 c00783c:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c00783e:	2a22      	cmp	r2, #34	@ 0x22
  uint16_t uhMask = huart->Mask;
 c007840:	f8b0 1060 	ldrh.w	r1, [r0, #96]	@ 0x60
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 c007844:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c007846:	d155      	bne.n	c0078f4 <UART_RxISR_8BIT+0xbc>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 c007848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 c00784a:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 c00784c:	400b      	ands	r3, r1
 c00784e:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 c007850:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 c007852:	3301      	adds	r3, #1
 c007854:	6583      	str	r3, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 c007856:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 c00785a:	3b01      	subs	r3, #1
 c00785c:	b29b      	uxth	r3, r3
 c00785e:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 c007862:	f8b0 305e 	ldrh.w	r3, [r0, #94]	@ 0x5e
 c007866:	b29b      	uxth	r3, r3
 c007868:	2b00      	cmp	r3, #0
 c00786a:	d142      	bne.n	c0078f2 <UART_RxISR_8BIT+0xba>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 c00786c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00786e:	e852 3f00 	ldrex	r3, [r2]
 c007872:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007876:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c00787a:	6803      	ldr	r3, [r0, #0]
 c00787c:	2900      	cmp	r1, #0
 c00787e:	d1f5      	bne.n	c00786c <UART_RxISR_8BIT+0x34>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007880:	f103 0208 	add.w	r2, r3, #8
 c007884:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c007888:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00788c:	f103 0c08 	add.w	ip, r3, #8
 c007890:	e84c 2100 	strex	r1, r2, [ip]
 c007894:	2900      	cmp	r1, #0
 c007896:	d1f3      	bne.n	c007880 <UART_RxISR_8BIT+0x48>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 c007898:	2220      	movs	r2, #32
 c00789a:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c00789e:	4a18      	ldr	r2, [pc, #96]	@ (c007900 <UART_RxISR_8BIT+0xc8>)
      huart->RxISR = NULL;
 c0078a0:	6741      	str	r1, [r0, #116]	@ 0x74
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c0078a2:	4293      	cmp	r3, r2
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 c0078a4:	6701      	str	r1, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c0078a6:	d105      	bne.n	c0078b4 <UART_RxISR_8BIT+0x7c>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c0078a8:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 c0078aa:	2a01      	cmp	r2, #1
 c0078ac:	d00e      	beq.n	c0078cc <UART_RxISR_8BIT+0x94>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 c0078ae:	f7ff fc63 	bl	c007178 <HAL_UART_RxCpltCallback>
 c0078b2:	e01e      	b.n	c0078f2 <UART_RxISR_8BIT+0xba>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 c0078b4:	685a      	ldr	r2, [r3, #4]
 c0078b6:	0211      	lsls	r1, r2, #8
 c0078b8:	d5f6      	bpl.n	c0078a8 <UART_RxISR_8BIT+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0078ba:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 c0078be:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0078c2:	e843 2100 	strex	r1, r2, [r3]
 c0078c6:	2900      	cmp	r1, #0
 c0078c8:	d1f7      	bne.n	c0078ba <UART_RxISR_8BIT+0x82>
 c0078ca:	e7ed      	b.n	c0078a8 <UART_RxISR_8BIT+0x70>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c0078cc:	2200      	movs	r2, #0
 c0078ce:	66c2      	str	r2, [r0, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0078d0:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c0078d4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0078d8:	e843 2100 	strex	r1, r2, [r3]
 c0078dc:	2900      	cmp	r1, #0
 c0078de:	d1f7      	bne.n	c0078d0 <UART_RxISR_8BIT+0x98>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 c0078e0:	69da      	ldr	r2, [r3, #28]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c0078e2:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 c0078e6:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c0078e8:	bf44      	itt	mi
 c0078ea:	2210      	movmi	r2, #16
 c0078ec:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c0078ee:	f7ff fe26 	bl	c00753e <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 c0078f2:	bd08      	pop	{r3, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c0078f4:	699a      	ldr	r2, [r3, #24]
 c0078f6:	f042 0208 	orr.w	r2, r2, #8
 c0078fa:	619a      	str	r2, [r3, #24]
}
 c0078fc:	e7f9      	b.n	c0078f2 <UART_RxISR_8BIT+0xba>
 c0078fe:	bf00      	nop
 c007900:	50008000 	.word	0x50008000

0c007904 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c007904:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
{
 c007908:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c00790a:	2a22      	cmp	r2, #34	@ 0x22
  uint16_t uhMask = huart->Mask;
 c00790c:	f8b0 1060 	ldrh.w	r1, [r0, #96]	@ 0x60
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 c007910:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c007912:	d152      	bne.n	c0079ba <UART_RxISR_16BIT+0xb6>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 c007914:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 c007916:	4011      	ands	r1, r2
 c007918:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 c00791a:	f822 1b02 	strh.w	r1, [r2], #2
    huart->pRxBuffPtr += 2U;
 c00791e:	6582      	str	r2, [r0, #88]	@ 0x58
    huart->RxXferCount--;
 c007920:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 c007924:	3a01      	subs	r2, #1
 c007926:	b292      	uxth	r2, r2
 c007928:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 c00792c:	f8b0 205e 	ldrh.w	r2, [r0, #94]	@ 0x5e
 c007930:	b292      	uxth	r2, r2
 c007932:	2a00      	cmp	r2, #0
 c007934:	d140      	bne.n	c0079b8 <UART_RxISR_16BIT+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007936:	e853 2f00 	ldrex	r2, [r3]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 c00793a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00793e:	e843 2100 	strex	r1, r2, [r3]
 c007942:	2900      	cmp	r1, #0
 c007944:	d1f7      	bne.n	c007936 <UART_RxISR_16BIT+0x32>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007946:	f103 0208 	add.w	r2, r3, #8
 c00794a:	e852 2f00 	ldrex	r2, [r2]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c00794e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007952:	f103 0c08 	add.w	ip, r3, #8
 c007956:	e84c 2100 	strex	r1, r2, [ip]
 c00795a:	2900      	cmp	r1, #0
 c00795c:	d1f3      	bne.n	c007946 <UART_RxISR_16BIT+0x42>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 c00795e:	2220      	movs	r2, #32
 c007960:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007964:	4a17      	ldr	r2, [pc, #92]	@ (c0079c4 <UART_RxISR_16BIT+0xc0>)
      huart->RxISR = NULL;
 c007966:	6741      	str	r1, [r0, #116]	@ 0x74
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007968:	4293      	cmp	r3, r2
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 c00796a:	6701      	str	r1, [r0, #112]	@ 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c00796c:	d105      	bne.n	c00797a <UART_RxISR_16BIT+0x76>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c00796e:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 c007970:	2a01      	cmp	r2, #1
 c007972:	d00e      	beq.n	c007992 <UART_RxISR_16BIT+0x8e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 c007974:	f7ff fc00 	bl	c007178 <HAL_UART_RxCpltCallback>
 c007978:	e01e      	b.n	c0079b8 <UART_RxISR_16BIT+0xb4>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 c00797a:	685a      	ldr	r2, [r3, #4]
 c00797c:	0211      	lsls	r1, r2, #8
 c00797e:	d5f6      	bpl.n	c00796e <UART_RxISR_16BIT+0x6a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007980:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 c007984:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007988:	e843 2100 	strex	r1, r2, [r3]
 c00798c:	2900      	cmp	r1, #0
 c00798e:	d1f7      	bne.n	c007980 <UART_RxISR_16BIT+0x7c>
 c007990:	e7ed      	b.n	c00796e <UART_RxISR_16BIT+0x6a>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c007992:	2200      	movs	r2, #0
 c007994:	66c2      	str	r2, [r0, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007996:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c00799a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00799e:	e843 2100 	strex	r1, r2, [r3]
 c0079a2:	2900      	cmp	r1, #0
 c0079a4:	d1f7      	bne.n	c007996 <UART_RxISR_16BIT+0x92>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 c0079a6:	69da      	ldr	r2, [r3, #28]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c0079a8:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 c0079ac:	06d2      	lsls	r2, r2, #27
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c0079ae:	bf44      	itt	mi
 c0079b0:	2210      	movmi	r2, #16
 c0079b2:	621a      	strmi	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c0079b4:	f7ff fdc3 	bl	c00753e <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 c0079b8:	bd08      	pop	{r3, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c0079ba:	699a      	ldr	r2, [r3, #24]
 c0079bc:	f042 0208 	orr.w	r2, r2, #8
 c0079c0:	619a      	str	r2, [r3, #24]
}
 c0079c2:	e7f9      	b.n	c0079b8 <UART_RxISR_16BIT+0xb4>
 c0079c4:	50008000 	.word	0x50008000

0c0079c8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 c0079c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 c0079cc:	6803      	ldr	r3, [r0, #0]
{
 c0079ce:	4604      	mov	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 c0079d0:	f8d3 b01c 	ldr.w	fp, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 c0079d4:	681f      	ldr	r7, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 c0079d6:	689d      	ldr	r5, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c0079d8:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
  uint16_t  uhMask = huart->Mask;
 c0079dc:	f8b0 6060 	ldrh.w	r6, [r0, #96]	@ 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c0079e0:	2a22      	cmp	r2, #34	@ 0x22
 c0079e2:	f040 80ba 	bne.w	c007b5a <UART_RxISR_8BIT_FIFOEN+0x192>
  {
    nb_rx_data = huart->NbRxDataToProcess;
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 c0079e6:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 c0079ea:	b143      	cbz	r3, c0079fe <UART_RxISR_8BIT_FIFOEN+0x36>
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 c0079ec:	f04f 0800 	mov.w	r8, #0
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c0079f0:	f8df 9174 	ldr.w	r9, [pc, #372]	@ c007b68 <UART_RxISR_8BIT_FIFOEN+0x1a0>
        huart->RxISR = NULL;

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c0079f4:	f8df a174 	ldr.w	sl, [pc, #372]	@ c007b6c <UART_RxISR_8BIT_FIFOEN+0x1a4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 c0079f8:	f01b 0f20 	tst.w	fp, #32
 c0079fc:	d120      	bne.n	c007a40 <UART_RxISR_8BIT_FIFOEN+0x78>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 c0079fe:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c007a02:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 c007a04:	b1d3      	cbz	r3, c007a3c <UART_RxISR_8BIT_FIFOEN+0x74>
 c007a06:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 c007a0a:	429a      	cmp	r2, r3
 c007a0c:	d916      	bls.n	c007a3c <UART_RxISR_8BIT_FIFOEN+0x74>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 c007a0e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007a10:	f102 0308 	add.w	r3, r2, #8
 c007a14:	e853 3f00 	ldrex	r3, [r3]
 c007a18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007a1c:	3208      	adds	r2, #8
 c007a1e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c007a22:	6822      	ldr	r2, [r4, #0]
 c007a24:	2900      	cmp	r1, #0
 c007a26:	d1f2      	bne.n	c007a0e <UART_RxISR_8BIT_FIFOEN+0x46>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 c007a28:	4b4e      	ldr	r3, [pc, #312]	@ (c007b64 <UART_RxISR_8BIT_FIFOEN+0x19c>)
 c007a2a:	6763      	str	r3, [r4, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007a2c:	e852 3f00 	ldrex	r3, [r2]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 c007a30:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007a34:	e842 3100 	strex	r1, r3, [r2]
 c007a38:	2900      	cmp	r1, #0
 c007a3a:	d1f7      	bne.n	c007a2c <UART_RxISR_8BIT_FIFOEN+0x64>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 c007a3c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 c007a40:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 c007a42:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 c007a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 c007a46:	4033      	ands	r3, r6
 c007a48:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 c007a4a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 c007a4c:	3301      	adds	r3, #1
 c007a4e:	65a3      	str	r3, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 c007a50:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c007a54:	3b01      	subs	r3, #1
 c007a56:	b29b      	uxth	r3, r3
 c007a58:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 c007a5c:	6823      	ldr	r3, [r4, #0]
 c007a5e:	f8d3 b01c 	ldr.w	fp, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 c007a62:	f01b 0f07 	tst.w	fp, #7
 c007a66:	d02e      	beq.n	c007ac6 <UART_RxISR_8BIT_FIFOEN+0xfe>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 c007a68:	f01b 0f01 	tst.w	fp, #1
 c007a6c:	d009      	beq.n	c007a82 <UART_RxISR_8BIT_FIFOEN+0xba>
 c007a6e:	05f9      	lsls	r1, r7, #23
 c007a70:	d507      	bpl.n	c007a82 <UART_RxISR_8BIT_FIFOEN+0xba>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 c007a72:	2201      	movs	r2, #1
 c007a74:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 c007a76:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 c007a7a:	f042 0201 	orr.w	r2, r2, #1
 c007a7e:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 c007a82:	f01b 0f02 	tst.w	fp, #2
 c007a86:	d009      	beq.n	c007a9c <UART_RxISR_8BIT_FIFOEN+0xd4>
 c007a88:	07ea      	lsls	r2, r5, #31
 c007a8a:	d507      	bpl.n	c007a9c <UART_RxISR_8BIT_FIFOEN+0xd4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 c007a8c:	2202      	movs	r2, #2
 c007a8e:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 c007a90:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 c007a94:	f042 0204 	orr.w	r2, r2, #4
 c007a98:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 c007a9c:	f01b 0f04 	tst.w	fp, #4
 c007aa0:	d009      	beq.n	c007ab6 <UART_RxISR_8BIT_FIFOEN+0xee>
 c007aa2:	07e8      	lsls	r0, r5, #31
 c007aa4:	d507      	bpl.n	c007ab6 <UART_RxISR_8BIT_FIFOEN+0xee>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 c007aa6:	2204      	movs	r2, #4
 c007aa8:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 c007aaa:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 c007aae:	f043 0302 	orr.w	r3, r3, #2
 c007ab2:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 c007ab6:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 c007aba:	b123      	cbz	r3, c007ac6 <UART_RxISR_8BIT_FIFOEN+0xfe>
          HAL_UART_ErrorCallback(huart);
 c007abc:	4620      	mov	r0, r4
 c007abe:	f7ff fb5d 	bl	c00717c <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 c007ac2:	f8c4 8090 	str.w	r8, [r4, #144]	@ 0x90
      if (huart->RxXferCount == 0U)
 c007ac6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c007aca:	b29b      	uxth	r3, r3
 c007acc:	2b00      	cmp	r3, #0
 c007ace:	d193      	bne.n	c0079f8 <UART_RxISR_8BIT_FIFOEN+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c007ad0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007ad2:	e852 3f00 	ldrex	r3, [r2]
 c007ad6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007ada:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c007ade:	6823      	ldr	r3, [r4, #0]
 c007ae0:	2900      	cmp	r1, #0
 c007ae2:	d1f5      	bne.n	c007ad0 <UART_RxISR_8BIT_FIFOEN+0x108>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007ae4:	f103 0208 	add.w	r2, r3, #8
 c007ae8:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c007aec:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007af0:	f103 0008 	add.w	r0, r3, #8
 c007af4:	e840 2100 	strex	r1, r2, [r0]
 c007af8:	2900      	cmp	r1, #0
 c007afa:	d1f3      	bne.n	c007ae4 <UART_RxISR_8BIT_FIFOEN+0x11c>
        huart->RxState = HAL_UART_STATE_READY;
 c007afc:	2220      	movs	r2, #32
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007afe:	4553      	cmp	r3, sl
        huart->RxState = HAL_UART_STATE_READY;
 c007b00:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 c007b04:	6761      	str	r1, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 c007b06:	6721      	str	r1, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007b08:	d00a      	beq.n	c007b20 <UART_RxISR_8BIT_FIFOEN+0x158>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 c007b0a:	685a      	ldr	r2, [r3, #4]
 c007b0c:	0211      	lsls	r1, r2, #8
 c007b0e:	d507      	bpl.n	c007b20 <UART_RxISR_8BIT_FIFOEN+0x158>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007b10:	e853 2f00 	ldrex	r2, [r3]
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 c007b14:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007b18:	e843 2100 	strex	r1, r2, [r3]
 c007b1c:	2900      	cmp	r1, #0
 c007b1e:	d1f7      	bne.n	c007b10 <UART_RxISR_8BIT_FIFOEN+0x148>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c007b20:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 c007b22:	2a01      	cmp	r2, #1
 c007b24:	d115      	bne.n	c007b52 <UART_RxISR_8BIT_FIFOEN+0x18a>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c007b26:	2200      	movs	r2, #0
 c007b28:	66e2      	str	r2, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007b2a:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c007b2e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007b32:	e843 2100 	strex	r1, r2, [r3]
 c007b36:	2900      	cmp	r1, #0
 c007b38:	d1f7      	bne.n	c007b2a <UART_RxISR_8BIT_FIFOEN+0x162>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 c007b3a:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c007b3c:	4620      	mov	r0, r4
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 c007b3e:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c007b40:	bf48      	it	mi
 c007b42:	2210      	movmi	r2, #16
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c007b44:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c007b48:	bf48      	it	mi
 c007b4a:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c007b4c:	f7ff fcf7 	bl	c00753e <HAL_UARTEx_RxEventCallback>
 c007b50:	e752      	b.n	c0079f8 <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_RxCpltCallback(huart);
 c007b52:	4620      	mov	r0, r4
 c007b54:	f7ff fb10 	bl	c007178 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 c007b58:	e74e      	b.n	c0079f8 <UART_RxISR_8BIT_FIFOEN+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c007b5a:	699a      	ldr	r2, [r3, #24]
 c007b5c:	f042 0208 	orr.w	r2, r2, #8
 c007b60:	619a      	str	r2, [r3, #24]
}
 c007b62:	e76b      	b.n	c007a3c <UART_RxISR_8BIT_FIFOEN+0x74>
 c007b64:	0c007839 	.word	0x0c007839
 c007b68:	effffffe 	.word	0xeffffffe
 c007b6c:	50008000 	.word	0x50008000

0c007b70 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 c007b70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 c007b74:	6803      	ldr	r3, [r0, #0]
{
 c007b76:	4604      	mov	r4, r0
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 c007b78:	f8d3 b01c 	ldr.w	fp, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 c007b7c:	681f      	ldr	r7, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 c007b7e:	689d      	ldr	r5, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c007b80:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c
  uint16_t  uhMask = huart->Mask;
 c007b84:	f8b0 6060 	ldrh.w	r6, [r0, #96]	@ 0x60
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 c007b88:	2a22      	cmp	r2, #34	@ 0x22
 c007b8a:	f040 80b8 	bne.w	c007cfe <UART_RxISR_16BIT_FIFOEN+0x18e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 c007b8e:	f8b0 3068 	ldrh.w	r3, [r0, #104]	@ 0x68
 c007b92:	b143      	cbz	r3, c007ba6 <UART_RxISR_16BIT_FIFOEN+0x36>
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 c007b94:	f04f 0800 	mov.w	r8, #0
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c007b98:	f8df 9170 	ldr.w	r9, [pc, #368]	@ c007d0c <UART_RxISR_16BIT_FIFOEN+0x19c>
        huart->RxISR = NULL;

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007b9c:	f8df a170 	ldr.w	sl, [pc, #368]	@ c007d10 <UART_RxISR_16BIT_FIFOEN+0x1a0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 c007ba0:	f01b 0f20 	tst.w	fp, #32
 c007ba4:	d120      	bne.n	c007be8 <UART_RxISR_16BIT_FIFOEN+0x78>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 c007ba6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c007baa:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 c007bac:	b1d3      	cbz	r3, c007be4 <UART_RxISR_16BIT_FIFOEN+0x74>
 c007bae:	f8b4 2068 	ldrh.w	r2, [r4, #104]	@ 0x68
 c007bb2:	429a      	cmp	r2, r3
 c007bb4:	d916      	bls.n	c007be4 <UART_RxISR_16BIT_FIFOEN+0x74>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 c007bb6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007bb8:	f102 0308 	add.w	r3, r2, #8
 c007bbc:	e853 3f00 	ldrex	r3, [r3]
 c007bc0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007bc4:	3208      	adds	r2, #8
 c007bc6:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c007bca:	6822      	ldr	r2, [r4, #0]
 c007bcc:	2900      	cmp	r1, #0
 c007bce:	d1f2      	bne.n	c007bb6 <UART_RxISR_16BIT_FIFOEN+0x46>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 c007bd0:	4b4d      	ldr	r3, [pc, #308]	@ (c007d08 <UART_RxISR_16BIT_FIFOEN+0x198>)
 c007bd2:	6763      	str	r3, [r4, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007bd4:	e852 3f00 	ldrex	r3, [r2]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 c007bd8:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007bdc:	e842 3100 	strex	r1, r3, [r2]
 c007be0:	2900      	cmp	r1, #0
 c007be2:	d1f7      	bne.n	c007bd4 <UART_RxISR_16BIT_FIFOEN+0x64>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 c007be4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 c007be8:	6823      	ldr	r3, [r4, #0]
      *tmp = (uint16_t)(uhdata & uhMask);
 c007bea:	6da2      	ldr	r2, [r4, #88]	@ 0x58
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 c007bec:	6a59      	ldr	r1, [r3, #36]	@ 0x24
      *tmp = (uint16_t)(uhdata & uhMask);
 c007bee:	4031      	ands	r1, r6
 c007bf0:	f822 1b02 	strh.w	r1, [r2], #2
      huart->pRxBuffPtr += 2U;
 c007bf4:	65a2      	str	r2, [r4, #88]	@ 0x58
      huart->RxXferCount--;
 c007bf6:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
 c007bfa:	3a01      	subs	r2, #1
 c007bfc:	b292      	uxth	r2, r2
 c007bfe:	f8a4 205e 	strh.w	r2, [r4, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 c007c02:	f8d3 b01c 	ldr.w	fp, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 c007c06:	f01b 0f07 	tst.w	fp, #7
 c007c0a:	d02e      	beq.n	c007c6a <UART_RxISR_16BIT_FIFOEN+0xfa>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 c007c0c:	f01b 0f01 	tst.w	fp, #1
 c007c10:	d009      	beq.n	c007c26 <UART_RxISR_16BIT_FIFOEN+0xb6>
 c007c12:	05f9      	lsls	r1, r7, #23
 c007c14:	d507      	bpl.n	c007c26 <UART_RxISR_16BIT_FIFOEN+0xb6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 c007c16:	2201      	movs	r2, #1
 c007c18:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 c007c1a:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 c007c1e:	f042 0201 	orr.w	r2, r2, #1
 c007c22:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 c007c26:	f01b 0f02 	tst.w	fp, #2
 c007c2a:	d009      	beq.n	c007c40 <UART_RxISR_16BIT_FIFOEN+0xd0>
 c007c2c:	07ea      	lsls	r2, r5, #31
 c007c2e:	d507      	bpl.n	c007c40 <UART_RxISR_16BIT_FIFOEN+0xd0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 c007c30:	2202      	movs	r2, #2
 c007c32:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 c007c34:	f8d4 2090 	ldr.w	r2, [r4, #144]	@ 0x90
 c007c38:	f042 0204 	orr.w	r2, r2, #4
 c007c3c:	f8c4 2090 	str.w	r2, [r4, #144]	@ 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 c007c40:	f01b 0f04 	tst.w	fp, #4
 c007c44:	d009      	beq.n	c007c5a <UART_RxISR_16BIT_FIFOEN+0xea>
 c007c46:	07e8      	lsls	r0, r5, #31
 c007c48:	d507      	bpl.n	c007c5a <UART_RxISR_16BIT_FIFOEN+0xea>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 c007c4a:	2204      	movs	r2, #4
 c007c4c:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 c007c4e:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 c007c52:	f043 0302 	orr.w	r3, r3, #2
 c007c56:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 c007c5a:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 c007c5e:	b123      	cbz	r3, c007c6a <UART_RxISR_16BIT_FIFOEN+0xfa>
          HAL_UART_ErrorCallback(huart);
 c007c60:	4620      	mov	r0, r4
 c007c62:	f7ff fa8b 	bl	c00717c <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 c007c66:	f8c4 8090 	str.w	r8, [r4, #144]	@ 0x90
      if (huart->RxXferCount == 0U)
 c007c6a:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c007c6e:	b29b      	uxth	r3, r3
 c007c70:	2b00      	cmp	r3, #0
 c007c72:	d195      	bne.n	c007ba0 <UART_RxISR_16BIT_FIFOEN+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c007c74:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007c76:	e852 3f00 	ldrex	r3, [r2]
 c007c7a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007c7e:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c007c82:	6823      	ldr	r3, [r4, #0]
 c007c84:	2900      	cmp	r1, #0
 c007c86:	d1f5      	bne.n	c007c74 <UART_RxISR_16BIT_FIFOEN+0x104>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007c88:	f103 0208 	add.w	r2, r3, #8
 c007c8c:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 c007c90:	ea02 0209 	and.w	r2, r2, r9
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007c94:	f103 0008 	add.w	r0, r3, #8
 c007c98:	e840 2100 	strex	r1, r2, [r0]
 c007c9c:	2900      	cmp	r1, #0
 c007c9e:	d1f3      	bne.n	c007c88 <UART_RxISR_16BIT_FIFOEN+0x118>
        huart->RxState = HAL_UART_STATE_READY;
 c007ca0:	2220      	movs	r2, #32
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007ca2:	4553      	cmp	r3, sl
        huart->RxState = HAL_UART_STATE_READY;
 c007ca4:	f8c4 208c 	str.w	r2, [r4, #140]	@ 0x8c
        huart->RxISR = NULL;
 c007ca8:	6761      	str	r1, [r4, #116]	@ 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 c007caa:	6721      	str	r1, [r4, #112]	@ 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007cac:	d00a      	beq.n	c007cc4 <UART_RxISR_16BIT_FIFOEN+0x154>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 c007cae:	685a      	ldr	r2, [r3, #4]
 c007cb0:	0211      	lsls	r1, r2, #8
 c007cb2:	d507      	bpl.n	c007cc4 <UART_RxISR_16BIT_FIFOEN+0x154>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007cb4:	e853 2f00 	ldrex	r2, [r3]
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 c007cb8:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007cbc:	e843 2100 	strex	r1, r2, [r3]
 c007cc0:	2900      	cmp	r1, #0
 c007cc2:	d1f7      	bne.n	c007cb4 <UART_RxISR_16BIT_FIFOEN+0x144>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c007cc4:	6ee2      	ldr	r2, [r4, #108]	@ 0x6c
 c007cc6:	2a01      	cmp	r2, #1
 c007cc8:	d115      	bne.n	c007cf6 <UART_RxISR_16BIT_FIFOEN+0x186>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c007cca:	2200      	movs	r2, #0
 c007ccc:	66e2      	str	r2, [r4, #108]	@ 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007cce:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c007cd2:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007cd6:	e843 2100 	strex	r1, r2, [r3]
 c007cda:	2900      	cmp	r1, #0
 c007cdc:	d1f7      	bne.n	c007cce <UART_RxISR_16BIT_FIFOEN+0x15e>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 c007cde:	69da      	ldr	r2, [r3, #28]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c007ce0:	4620      	mov	r0, r4
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 c007ce2:	06d2      	lsls	r2, r2, #27
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c007ce4:	bf48      	it	mi
 c007ce6:	2210      	movmi	r2, #16
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c007ce8:	f8b4 105c 	ldrh.w	r1, [r4, #92]	@ 0x5c
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c007cec:	bf48      	it	mi
 c007cee:	621a      	strmi	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c007cf0:	f7ff fc25 	bl	c00753e <HAL_UARTEx_RxEventCallback>
 c007cf4:	e754      	b.n	c007ba0 <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_RxCpltCallback(huart);
 c007cf6:	4620      	mov	r0, r4
 c007cf8:	f7ff fa3e 	bl	c007178 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 c007cfc:	e750      	b.n	c007ba0 <UART_RxISR_16BIT_FIFOEN+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 c007cfe:	699a      	ldr	r2, [r3, #24]
 c007d00:	f042 0208 	orr.w	r2, r2, #8
 c007d04:	619a      	str	r2, [r3, #24]
}
 c007d06:	e76d      	b.n	c007be4 <UART_RxISR_16BIT_FIFOEN+0x74>
 c007d08:	0c007905 	.word	0x0c007905
 c007d0c:	effffffe 	.word	0xeffffffe
 c007d10:	50008000 	.word	0x50008000

0c007d14 <UART_DMARxHalfCplt>:
{
 c007d14:	b508      	push	{r3, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 c007d16:	2301      	movs	r3, #1
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c007d18:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 c007d1a:	6703      	str	r3, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c007d1c:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 c007d1e:	2b01      	cmp	r3, #1
 c007d20:	d105      	bne.n	c007d2e <UART_DMARxHalfCplt+0x1a>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 c007d22:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 c007d26:	0849      	lsrs	r1, r1, #1
 c007d28:	f7ff fc09 	bl	c00753e <HAL_UARTEx_RxEventCallback>
}
 c007d2c:	bd08      	pop	{r3, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 c007d2e:	f7ff fa24 	bl	c00717a <HAL_UART_RxHalfCpltCallback>
}
 c007d32:	e7fb      	b.n	c007d2c <UART_DMARxHalfCplt+0x18>

0c007d34 <UART_DMAReceiveCplt>:
{
 c007d34:	b508      	push	{r3, lr}
 c007d36:	4603      	mov	r3, r0
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 c007d38:	681b      	ldr	r3, [r3, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 c007d3a:	6a80      	ldr	r0, [r0, #40]	@ 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 c007d3c:	681b      	ldr	r3, [r3, #0]
 c007d3e:	f013 0320 	ands.w	r3, r3, #32
 c007d42:	d131      	bne.n	c007da8 <UART_DMAReceiveCplt+0x74>
    huart->RxXferCount = 0U;
 c007d44:	f8a0 305e 	strh.w	r3, [r0, #94]	@ 0x5e
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c007d48:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007d4a:	e852 3f00 	ldrex	r3, [r2]
 c007d4e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007d52:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c007d56:	6803      	ldr	r3, [r0, #0]
 c007d58:	2900      	cmp	r1, #0
 c007d5a:	d1f5      	bne.n	c007d48 <UART_DMAReceiveCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007d5c:	f103 0208 	add.w	r2, r3, #8
 c007d60:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c007d64:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007d68:	f103 0c08 	add.w	ip, r3, #8
 c007d6c:	e84c 2100 	strex	r1, r2, [ip]
 c007d70:	2900      	cmp	r1, #0
 c007d72:	d1f3      	bne.n	c007d5c <UART_DMAReceiveCplt+0x28>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007d74:	f103 0208 	add.w	r2, r3, #8
 c007d78:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c007d7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007d80:	f103 0c08 	add.w	ip, r3, #8
 c007d84:	e84c 2100 	strex	r1, r2, [ip]
 c007d88:	2900      	cmp	r1, #0
 c007d8a:	d1f3      	bne.n	c007d74 <UART_DMAReceiveCplt+0x40>
    huart->RxState = HAL_UART_STATE_READY;
 c007d8c:	2220      	movs	r2, #32
 c007d8e:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c007d92:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 c007d94:	2a01      	cmp	r2, #1
 c007d96:	d107      	bne.n	c007da8 <UART_DMAReceiveCplt+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007d98:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c007d9c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007da0:	e843 2100 	strex	r1, r2, [r3]
 c007da4:	2900      	cmp	r1, #0
 c007da6:	d1f7      	bne.n	c007d98 <UART_DMAReceiveCplt+0x64>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 c007da8:	2300      	movs	r3, #0
 c007daa:	6703      	str	r3, [r0, #112]	@ 0x70
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c007dac:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 c007dae:	2b01      	cmp	r3, #1
 c007db0:	d104      	bne.n	c007dbc <UART_DMAReceiveCplt+0x88>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 c007db2:	f8b0 105c 	ldrh.w	r1, [r0, #92]	@ 0x5c
 c007db6:	f7ff fbc2 	bl	c00753e <HAL_UARTEx_RxEventCallback>
}
 c007dba:	bd08      	pop	{r3, pc}
    HAL_UART_RxCpltCallback(huart);
 c007dbc:	f7ff f9dc 	bl	c007178 <HAL_UART_RxCpltCallback>
}
 c007dc0:	e7fb      	b.n	c007dba <UART_DMAReceiveCplt+0x86>

0c007dc2 <HAL_UART_ReceiverTimeout_Config>:
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007dc2:	4b05      	ldr	r3, [pc, #20]	@ (c007dd8 <HAL_UART_ReceiverTimeout_Config+0x16>)
 c007dc4:	6802      	ldr	r2, [r0, #0]
 c007dc6:	429a      	cmp	r2, r3
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 c007dc8:	bf1f      	itttt	ne
 c007dca:	6953      	ldrne	r3, [r2, #20]
 c007dcc:	f003 437f 	andne.w	r3, r3, #4278190080	@ 0xff000000
 c007dd0:	4319      	orrne	r1, r3
 c007dd2:	6151      	strne	r1, [r2, #20]
}
 c007dd4:	4770      	bx	lr
 c007dd6:	bf00      	nop
 c007dd8:	50008000 	.word	0x50008000

0c007ddc <HAL_UART_EnableReceiverTimeout>:
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007ddc:	6803      	ldr	r3, [r0, #0]
 c007dde:	4a0e      	ldr	r2, [pc, #56]	@ (c007e18 <HAL_UART_EnableReceiverTimeout+0x3c>)
 c007de0:	4293      	cmp	r3, r2
 c007de2:	d015      	beq.n	c007e10 <HAL_UART_EnableReceiverTimeout+0x34>
    if (huart->gState == HAL_UART_STATE_READY)
 c007de4:	f8d0 1088 	ldr.w	r1, [r0, #136]	@ 0x88
 c007de8:	2920      	cmp	r1, #32
 c007dea:	d113      	bne.n	c007e14 <HAL_UART_EnableReceiverTimeout+0x38>
      __HAL_LOCK(huart);
 c007dec:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 c007df0:	2a01      	cmp	r2, #1
 c007df2:	d00f      	beq.n	c007e14 <HAL_UART_EnableReceiverTimeout+0x38>
      huart->gState = HAL_UART_STATE_BUSY;
 c007df4:	2224      	movs	r2, #36	@ 0x24
 c007df6:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 c007dfa:	685a      	ldr	r2, [r3, #4]
 c007dfc:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 c007e00:	605a      	str	r2, [r3, #4]
      __HAL_UNLOCK(huart);
 c007e02:	2300      	movs	r3, #0
      huart->gState = HAL_UART_STATE_READY;
 c007e04:	f8c0 1088 	str.w	r1, [r0, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 c007e08:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
      return HAL_OK;
 c007e0c:	4618      	mov	r0, r3
 c007e0e:	4770      	bx	lr
    return HAL_ERROR;
 c007e10:	2001      	movs	r0, #1
 c007e12:	4770      	bx	lr
      __HAL_LOCK(huart);
 c007e14:	2002      	movs	r0, #2
}
 c007e16:	4770      	bx	lr
 c007e18:	50008000 	.word	0x50008000

0c007e1c <HAL_UART_DisableReceiverTimeout>:
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c007e1c:	6803      	ldr	r3, [r0, #0]
 c007e1e:	4a0e      	ldr	r2, [pc, #56]	@ (c007e58 <HAL_UART_DisableReceiverTimeout+0x3c>)
 c007e20:	4293      	cmp	r3, r2
 c007e22:	d015      	beq.n	c007e50 <HAL_UART_DisableReceiverTimeout+0x34>
    if (huart->gState == HAL_UART_STATE_READY)
 c007e24:	f8d0 1088 	ldr.w	r1, [r0, #136]	@ 0x88
 c007e28:	2920      	cmp	r1, #32
 c007e2a:	d113      	bne.n	c007e54 <HAL_UART_DisableReceiverTimeout+0x38>
      __HAL_LOCK(huart);
 c007e2c:	f890 2084 	ldrb.w	r2, [r0, #132]	@ 0x84
 c007e30:	2a01      	cmp	r2, #1
 c007e32:	d00f      	beq.n	c007e54 <HAL_UART_DisableReceiverTimeout+0x38>
      huart->gState = HAL_UART_STATE_BUSY;
 c007e34:	2224      	movs	r2, #36	@ 0x24
 c007e36:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
      CLEAR_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 c007e3a:	685a      	ldr	r2, [r3, #4]
 c007e3c:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 c007e40:	605a      	str	r2, [r3, #4]
      __HAL_UNLOCK(huart);
 c007e42:	2300      	movs	r3, #0
      huart->gState = HAL_UART_STATE_READY;
 c007e44:	f8c0 1088 	str.w	r1, [r0, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 c007e48:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
      return HAL_OK;
 c007e4c:	4618      	mov	r0, r3
 c007e4e:	4770      	bx	lr
    return HAL_ERROR;
 c007e50:	2001      	movs	r0, #1
 c007e52:	4770      	bx	lr
      __HAL_LOCK(huart);
 c007e54:	2002      	movs	r0, #2
}
 c007e56:	4770      	bx	lr
 c007e58:	50008000 	.word	0x50008000

0c007e5c <HAL_MultiProcessor_EnterMuteMode>:
  __HAL_UART_SEND_REQ(huart, UART_MUTE_MODE_REQUEST);
 c007e5c:	6802      	ldr	r2, [r0, #0]
 c007e5e:	6993      	ldr	r3, [r2, #24]
 c007e60:	f043 0304 	orr.w	r3, r3, #4
 c007e64:	6193      	str	r3, [r2, #24]
}
 c007e66:	4770      	bx	lr

0c007e68 <HAL_HalfDuplex_EnableTransmitter>:
{
 c007e68:	b510      	push	{r4, lr}
  __HAL_LOCK(huart);
 c007e6a:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 c007e6e:	2b01      	cmp	r3, #1
 c007e70:	d01e      	beq.n	c007eb0 <HAL_HalfDuplex_EnableTransmitter+0x48>
 c007e72:	2301      	movs	r3, #1
 c007e74:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 c007e78:	2324      	movs	r3, #36	@ 0x24
 c007e7a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 c007e7e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007e80:	e852 3f00 	ldrex	r3, [r2]
 c007e84:	f023 030c 	bic.w	r3, r3, #12
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007e88:	e842 3400 	strex	r4, r3, [r2]
   return(result);
 c007e8c:	6801      	ldr	r1, [r0, #0]
 c007e8e:	2c00      	cmp	r4, #0
 c007e90:	d1f5      	bne.n	c007e7e <HAL_HalfDuplex_EnableTransmitter+0x16>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007e92:	e851 2f00 	ldrex	r2, [r1]
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 c007e96:	f042 0208 	orr.w	r2, r2, #8
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007e9a:	e841 2300 	strex	r3, r2, [r1]
 c007e9e:	2b00      	cmp	r3, #0
 c007ea0:	d1f7      	bne.n	c007e92 <HAL_HalfDuplex_EnableTransmitter+0x2a>
  huart->gState = HAL_UART_STATE_READY;
 c007ea2:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 c007ea4:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 c007ea8:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  return HAL_OK;
 c007eac:	4618      	mov	r0, r3
}
 c007eae:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 c007eb0:	2002      	movs	r0, #2
 c007eb2:	e7fc      	b.n	c007eae <HAL_HalfDuplex_EnableTransmitter+0x46>

0c007eb4 <HAL_HalfDuplex_EnableReceiver>:
{
 c007eb4:	b510      	push	{r4, lr}
  __HAL_LOCK(huart);
 c007eb6:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 c007eba:	2b01      	cmp	r3, #1
 c007ebc:	d01e      	beq.n	c007efc <HAL_HalfDuplex_EnableReceiver+0x48>
 c007ebe:	2301      	movs	r3, #1
 c007ec0:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 c007ec4:	2324      	movs	r3, #36	@ 0x24
 c007ec6:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 c007eca:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007ecc:	e852 3f00 	ldrex	r3, [r2]
 c007ed0:	f023 030c 	bic.w	r3, r3, #12
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007ed4:	e842 3400 	strex	r4, r3, [r2]
   return(result);
 c007ed8:	6801      	ldr	r1, [r0, #0]
 c007eda:	2c00      	cmp	r4, #0
 c007edc:	d1f5      	bne.n	c007eca <HAL_HalfDuplex_EnableReceiver+0x16>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c007ede:	e851 2f00 	ldrex	r2, [r1]
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RE);
 c007ee2:	f042 0204 	orr.w	r2, r2, #4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c007ee6:	e841 2300 	strex	r3, r2, [r1]
 c007eea:	2b00      	cmp	r3, #0
 c007eec:	d1f7      	bne.n	c007ede <HAL_HalfDuplex_EnableReceiver+0x2a>
  huart->gState = HAL_UART_STATE_READY;
 c007eee:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 c007ef0:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 c007ef4:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  return HAL_OK;
 c007ef8:	4618      	mov	r0, r3
}
 c007efa:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 c007efc:	2002      	movs	r0, #2
 c007efe:	e7fc      	b.n	c007efa <HAL_HalfDuplex_EnableReceiver+0x46>

0c007f00 <HAL_LIN_SendBreak>:
  __HAL_LOCK(huart);
 c007f00:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 c007f04:	2b01      	cmp	r3, #1
 c007f06:	d00f      	beq.n	c007f28 <HAL_LIN_SendBreak+0x28>
  huart->gState = HAL_UART_STATE_BUSY;
 c007f08:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_SEND_REQ(huart, UART_SENDBREAK_REQUEST);
 c007f0a:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c007f0c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UART_SEND_REQ(huart, UART_SENDBREAK_REQUEST);
 c007f10:	6993      	ldr	r3, [r2, #24]
 c007f12:	f043 0302 	orr.w	r3, r3, #2
 c007f16:	6193      	str	r3, [r2, #24]
  huart->gState = HAL_UART_STATE_READY;
 c007f18:	2320      	movs	r3, #32
 c007f1a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 c007f1e:	2300      	movs	r3, #0
 c007f20:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 c007f24:	4618      	mov	r0, r3
 c007f26:	4770      	bx	lr
  __HAL_LOCK(huart);
 c007f28:	2002      	movs	r0, #2
}
 c007f2a:	4770      	bx	lr

0c007f2c <HAL_UART_GetState>:
  temp1 = huart->gState;
 c007f2c:	f8d0 2088 	ldr.w	r2, [r0, #136]	@ 0x88
  temp2 = huart->RxState;
 c007f30:	f8d0 008c 	ldr.w	r0, [r0, #140]	@ 0x8c
}
 c007f34:	4310      	orrs	r0, r2
 c007f36:	4770      	bx	lr

0c007f38 <HAL_UART_GetError>:
  return huart->ErrorCode;
 c007f38:	f8d0 0090 	ldr.w	r0, [r0, #144]	@ 0x90
}
 c007f3c:	4770      	bx	lr

0c007f3e <UART_SetConfig>:
{
 c007f3e:	b538      	push	{r3, r4, r5, lr}
 c007f40:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 c007f42:	6921      	ldr	r1, [r4, #16]
 c007f44:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 c007f46:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 c007f48:	430a      	orrs	r2, r1
 c007f4a:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 c007f4c:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 c007f4e:	69c0      	ldr	r0, [r0, #28]
 c007f50:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 c007f52:	4986      	ldr	r1, [pc, #536]	@ (c00816c <UART_SetConfig+0x22e>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 c007f54:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 c007f56:	4029      	ands	r1, r5
 c007f58:	430a      	orrs	r2, r1
 c007f5a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 c007f5c:	685a      	ldr	r2, [r3, #4]
 c007f5e:	68e1      	ldr	r1, [r4, #12]
 c007f60:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 c007f64:	430a      	orrs	r2, r1
 c007f66:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 c007f68:	4a81      	ldr	r2, [pc, #516]	@ (c008170 <UART_SetConfig+0x232>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 c007f6a:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 c007f6c:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 c007f6e:	bf1c      	itt	ne
 c007f70:	6a22      	ldrne	r2, [r4, #32]
 c007f72:	4311      	orrne	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 c007f74:	689a      	ldr	r2, [r3, #8]
 c007f76:	f022 426e 	bic.w	r2, r2, #3992977408	@ 0xee000000
 c007f7a:	f422 6230 	bic.w	r2, r2, #2816	@ 0xb00
 c007f7e:	430a      	orrs	r2, r1
 c007f80:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 c007f82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 c007f84:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 c007f86:	f022 020f 	bic.w	r2, r2, #15
 c007f8a:	430a      	orrs	r2, r1
 c007f8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 c007f8e:	4a79      	ldr	r2, [pc, #484]	@ (c008174 <UART_SetConfig+0x236>)
 c007f90:	4293      	cmp	r3, r2
 c007f92:	d130      	bne.n	c007ff6 <UART_SetConfig+0xb8>
 c007f94:	4b78      	ldr	r3, [pc, #480]	@ (c008178 <UART_SetConfig+0x23a>)
 c007f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c007f9a:	f003 0303 	and.w	r3, r3, #3
 c007f9e:	2b02      	cmp	r3, #2
 c007fa0:	f000 80db 	beq.w	c00815a <UART_SetConfig+0x21c>
 c007fa4:	2b03      	cmp	r3, #3
 c007fa6:	f000 80cb 	beq.w	c008140 <UART_SetConfig+0x202>
 c007faa:	2b01      	cmp	r3, #1
 c007fac:	f000 80cf 	beq.w	c00814e <UART_SetConfig+0x210>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c007fb0:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c007fb4:	f040 80d6 	bne.w	c008164 <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetPCLK2Freq();
 c007fb8:	f7fe fc24 	bl	c006804 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 c007fbc:	2800      	cmp	r0, #0
 c007fbe:	d078      	beq.n	c0080b2 <UART_SetConfig+0x174>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c007fc0:	4b6e      	ldr	r3, [pc, #440]	@ (c00817c <UART_SetConfig+0x23e>)
 c007fc2:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 c007fc4:	6861      	ldr	r1, [r4, #4]
 c007fc6:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 c007fca:	084b      	lsrs	r3, r1, #1
 c007fcc:	fbb0 f2f2 	udiv	r2, r0, r2
 c007fd0:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 c007fd4:	fbb3 f3f1 	udiv	r3, r3, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c007fd8:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 c007fdc:	f1a3 0110 	sub.w	r1, r3, #16
 c007fe0:	4291      	cmp	r1, r2
 c007fe2:	d820      	bhi.n	c008026 <UART_SetConfig+0xe8>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 c007fe4:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 c007fe8:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 c007fea:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 c007fec:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 c007ff0:	4313      	orrs	r3, r2
 c007ff2:	60cb      	str	r3, [r1, #12]
 c007ff4:	e05d      	b.n	c0080b2 <UART_SetConfig+0x174>
  UART_GETCLOCKSOURCE(huart, clocksource);
 c007ff6:	4a62      	ldr	r2, [pc, #392]	@ (c008180 <UART_SetConfig+0x242>)
 c007ff8:	4293      	cmp	r3, r2
 c007ffa:	d116      	bne.n	c00802a <UART_SetConfig+0xec>
 c007ffc:	4b5e      	ldr	r3, [pc, #376]	@ (c008178 <UART_SetConfig+0x23a>)
 c007ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c008002:	f003 030c 	and.w	r3, r3, #12
 c008006:	2b08      	cmp	r3, #8
 c008008:	f000 80a7 	beq.w	c00815a <UART_SetConfig+0x21c>
 c00800c:	d808      	bhi.n	c008020 <UART_SetConfig+0xe2>
 c00800e:	2b00      	cmp	r3, #0
 c008010:	f040 809d 	bne.w	c00814e <UART_SetConfig+0x210>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c008014:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c008018:	d17b      	bne.n	c008112 <UART_SetConfig+0x1d4>
        pclk = HAL_RCC_GetPCLK1Freq();
 c00801a:	f7fe fbe3 	bl	c0067e4 <HAL_RCC_GetPCLK1Freq>
        break;
 c00801e:	e7cd      	b.n	c007fbc <UART_SetConfig+0x7e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 c008020:	2b0c      	cmp	r3, #12
 c008022:	f000 808d 	beq.w	c008140 <UART_SetConfig+0x202>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c008026:	2001      	movs	r0, #1
 c008028:	e044      	b.n	c0080b4 <UART_SetConfig+0x176>
  UART_GETCLOCKSOURCE(huart, clocksource);
 c00802a:	4a56      	ldr	r2, [pc, #344]	@ (c008184 <UART_SetConfig+0x246>)
 c00802c:	4293      	cmp	r3, r2
 c00802e:	d10a      	bne.n	c008046 <UART_SetConfig+0x108>
 c008030:	4b51      	ldr	r3, [pc, #324]	@ (c008178 <UART_SetConfig+0x23a>)
 c008032:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c008036:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 c00803a:	2b20      	cmp	r3, #32
 c00803c:	f000 808d 	beq.w	c00815a <UART_SetConfig+0x21c>
 c008040:	d9e5      	bls.n	c00800e <UART_SetConfig+0xd0>
 c008042:	2b30      	cmp	r3, #48	@ 0x30
 c008044:	e7ed      	b.n	c008022 <UART_SetConfig+0xe4>
 c008046:	4a50      	ldr	r2, [pc, #320]	@ (c008188 <UART_SetConfig+0x24a>)
 c008048:	4293      	cmp	r3, r2
 c00804a:	d109      	bne.n	c008060 <UART_SetConfig+0x122>
 c00804c:	4b4a      	ldr	r3, [pc, #296]	@ (c008178 <UART_SetConfig+0x23a>)
 c00804e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c008052:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 c008056:	2b80      	cmp	r3, #128	@ 0x80
 c008058:	d07f      	beq.n	c00815a <UART_SetConfig+0x21c>
 c00805a:	d9d8      	bls.n	c00800e <UART_SetConfig+0xd0>
 c00805c:	2bc0      	cmp	r3, #192	@ 0xc0
 c00805e:	e7e0      	b.n	c008022 <UART_SetConfig+0xe4>
 c008060:	f1b3 2f50 	cmp.w	r3, #1342197760	@ 0x50005000
 c008064:	d10c      	bne.n	c008080 <UART_SetConfig+0x142>
 c008066:	f503 33e0 	add.w	r3, r3, #114688	@ 0x1c000
 c00806a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c00806e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 c008072:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 c008076:	d070      	beq.n	c00815a <UART_SetConfig+0x21c>
 c008078:	d9c9      	bls.n	c00800e <UART_SetConfig+0xd0>
 c00807a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 c00807e:	e7d0      	b.n	c008022 <UART_SetConfig+0xe4>
 c008080:	4a3b      	ldr	r2, [pc, #236]	@ (c008170 <UART_SetConfig+0x232>)
 c008082:	4293      	cmp	r3, r2
 c008084:	d1cf      	bne.n	c008026 <UART_SetConfig+0xe8>
 c008086:	4b3c      	ldr	r3, [pc, #240]	@ (c008178 <UART_SetConfig+0x23a>)
 c008088:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 c00808c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 c008090:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 c008094:	d015      	beq.n	c0080c2 <UART_SetConfig+0x184>
 c008096:	d803      	bhi.n	c0080a0 <UART_SetConfig+0x162>
 c008098:	b943      	cbnz	r3, c0080ac <UART_SetConfig+0x16e>
        pclk = HAL_RCC_GetPCLK1Freq();
 c00809a:	f7fe fba3 	bl	c0067e4 <HAL_RCC_GetPCLK1Freq>
        break;
 c00809e:	e007      	b.n	c0080b0 <UART_SetConfig+0x172>
  UART_GETCLOCKSOURCE(huart, clocksource);
 c0080a0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 c0080a4:	d1bf      	bne.n	c008026 <UART_SetConfig+0xe8>
 c0080a6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 c0080aa:	e00b      	b.n	c0080c4 <UART_SetConfig+0x186>
        pclk = HAL_RCC_GetSysClockFreq();
 c0080ac:	f7fd fee8 	bl	c005e80 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 c0080b0:	b940      	cbnz	r0, c0080c4 <UART_SetConfig+0x186>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c0080b2:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 c0080b4:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 c0080b8:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 c0080ba:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 c0080bc:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
 c0080c0:	bd38      	pop	{r3, r4, r5, pc}
        pclk = (uint32_t) HSI_VALUE;
 c0080c2:	4832      	ldr	r0, [pc, #200]	@ (c00818c <UART_SetConfig+0x24e>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 c0080c4:	4b2d      	ldr	r3, [pc, #180]	@ (c00817c <UART_SetConfig+0x23e>)
 c0080c6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c0080c8:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 c0080ca:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c0080ce:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 c0080d2:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 c0080d6:	4299      	cmp	r1, r3
 c0080d8:	d8a5      	bhi.n	c008026 <UART_SetConfig+0xe8>
 c0080da:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 c0080de:	d8a2      	bhi.n	c008026 <UART_SetConfig+0xe8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c0080e0:	2300      	movs	r3, #0
 c0080e2:	4619      	mov	r1, r3
 c0080e4:	f001 f982 	bl	c0093ec <__aeabi_uldivmod>
 c0080e8:	0209      	lsls	r1, r1, #8
 c0080ea:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 c0080ee:	086b      	lsrs	r3, r5, #1
 c0080f0:	0200      	lsls	r0, r0, #8
 c0080f2:	18c0      	adds	r0, r0, r3
 c0080f4:	462a      	mov	r2, r5
 c0080f6:	f04f 0300 	mov.w	r3, #0
 c0080fa:	f141 0100 	adc.w	r1, r1, #0
 c0080fe:	f001 f975 	bl	c0093ec <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 c008102:	4b23      	ldr	r3, [pc, #140]	@ (c008190 <UART_SetConfig+0x252>)
 c008104:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c008108:	429a      	cmp	r2, r3
 c00810a:	d88c      	bhi.n	c008026 <UART_SetConfig+0xe8>
        huart->Instance->BRR = (uint16_t)usartdiv;
 c00810c:	6823      	ldr	r3, [r4, #0]
 c00810e:	60d8      	str	r0, [r3, #12]
 c008110:	e7cf      	b.n	c0080b2 <UART_SetConfig+0x174>
        pclk = HAL_RCC_GetPCLK1Freq();
 c008112:	f7fe fb67 	bl	c0067e4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 c008116:	2800      	cmp	r0, #0
 c008118:	d0cb      	beq.n	c0080b2 <UART_SetConfig+0x174>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 c00811a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 c00811c:	4a17      	ldr	r2, [pc, #92]	@ (c00817c <UART_SetConfig+0x23e>)
 c00811e:	6863      	ldr	r3, [r4, #4]
 c008120:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 c008124:	fbb0 f0f2 	udiv	r0, r0, r2
 c008128:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 c00812c:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 c008130:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 c008134:	f1a0 0210 	sub.w	r2, r0, #16
 c008138:	e7e6      	b.n	c008108 <UART_SetConfig+0x1ca>
        pclk = HAL_RCC_GetSysClockFreq();
 c00813a:	f7fd fea1 	bl	c005e80 <HAL_RCC_GetSysClockFreq>
        break;
 c00813e:	e7ea      	b.n	c008116 <UART_SetConfig+0x1d8>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c008140:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c008144:	f43f af3c 	beq.w	c007fc0 <UART_SetConfig+0x82>
        pclk = (uint32_t) LSE_VALUE;
 c008148:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 c00814c:	e7e5      	b.n	c00811a <UART_SetConfig+0x1dc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c00814e:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c008152:	d1f2      	bne.n	c00813a <UART_SetConfig+0x1fc>
        pclk = HAL_RCC_GetSysClockFreq();
 c008154:	f7fd fe94 	bl	c005e80 <HAL_RCC_GetSysClockFreq>
        break;
 c008158:	e730      	b.n	c007fbc <UART_SetConfig+0x7e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c00815a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 c00815e:	480b      	ldr	r0, [pc, #44]	@ (c00818c <UART_SetConfig+0x24e>)
 c008160:	d1db      	bne.n	c00811a <UART_SetConfig+0x1dc>
 c008162:	e72d      	b.n	c007fc0 <UART_SetConfig+0x82>
        pclk = HAL_RCC_GetPCLK2Freq();
 c008164:	f7fe fb4e 	bl	c006804 <HAL_RCC_GetPCLK2Freq>
        break;
 c008168:	e7d5      	b.n	c008116 <UART_SetConfig+0x1d8>
 c00816a:	bf00      	nop
 c00816c:	cfff69f3 	.word	0xcfff69f3
 c008170:	50008000 	.word	0x50008000
 c008174:	50013800 	.word	0x50013800
 c008178:	50021000 	.word	0x50021000
 c00817c:	0c00b3cc 	.word	0x0c00b3cc
 c008180:	50004400 	.word	0x50004400
 c008184:	50004800 	.word	0x50004800
 c008188:	50004c00 	.word	0x50004c00
 c00818c:	00f42400 	.word	0x00f42400
 c008190:	000ffcff 	.word	0x000ffcff

0c008194 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 c008194:	6a83      	ldr	r3, [r0, #40]	@ 0x28
{
 c008196:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 c008198:	071a      	lsls	r2, r3, #28
 c00819a:	d506      	bpl.n	c0081aa <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 c00819c:	6801      	ldr	r1, [r0, #0]
 c00819e:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 c0081a0:	684a      	ldr	r2, [r1, #4]
 c0081a2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 c0081a6:	4322      	orrs	r2, r4
 c0081a8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 c0081aa:	07dc      	lsls	r4, r3, #31
 c0081ac:	d506      	bpl.n	c0081bc <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 c0081ae:	6801      	ldr	r1, [r0, #0]
 c0081b0:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 c0081b2:	684a      	ldr	r2, [r1, #4]
 c0081b4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 c0081b8:	4322      	orrs	r2, r4
 c0081ba:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 c0081bc:	0799      	lsls	r1, r3, #30
 c0081be:	d506      	bpl.n	c0081ce <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 c0081c0:	6801      	ldr	r1, [r0, #0]
 c0081c2:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 c0081c4:	684a      	ldr	r2, [r1, #4]
 c0081c6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 c0081ca:	4322      	orrs	r2, r4
 c0081cc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 c0081ce:	075a      	lsls	r2, r3, #29
 c0081d0:	d506      	bpl.n	c0081e0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 c0081d2:	6801      	ldr	r1, [r0, #0]
 c0081d4:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 c0081d6:	684a      	ldr	r2, [r1, #4]
 c0081d8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 c0081dc:	4322      	orrs	r2, r4
 c0081de:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 c0081e0:	06dc      	lsls	r4, r3, #27
 c0081e2:	d506      	bpl.n	c0081f2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 c0081e4:	6801      	ldr	r1, [r0, #0]
 c0081e6:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 c0081e8:	688a      	ldr	r2, [r1, #8]
 c0081ea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 c0081ee:	4322      	orrs	r2, r4
 c0081f0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 c0081f2:	0699      	lsls	r1, r3, #26
 c0081f4:	d506      	bpl.n	c008204 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 c0081f6:	6801      	ldr	r1, [r0, #0]
 c0081f8:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 c0081fa:	688a      	ldr	r2, [r1, #8]
 c0081fc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 c008200:	4322      	orrs	r2, r4
 c008202:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 c008204:	065a      	lsls	r2, r3, #25
 c008206:	d510      	bpl.n	c00822a <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 c008208:	6801      	ldr	r1, [r0, #0]
 c00820a:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 c00820c:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 c00820e:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 c008212:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 c008216:	ea42 0204 	orr.w	r2, r2, r4
 c00821a:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 c00821c:	d105      	bne.n	c00822a <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 c00821e:	684a      	ldr	r2, [r1, #4]
 c008220:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 c008222:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 c008226:	4322      	orrs	r2, r4
 c008228:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 c00822a:	061b      	lsls	r3, r3, #24
 c00822c:	d506      	bpl.n	c00823c <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 c00822e:	6802      	ldr	r2, [r0, #0]
 c008230:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 c008232:	6853      	ldr	r3, [r2, #4]
 c008234:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 c008238:	430b      	orrs	r3, r1
 c00823a:	6053      	str	r3, [r2, #4]
}
 c00823c:	bd10      	pop	{r4, pc}

0c00823e <UART_WaitOnFlagUntilTimeout>:
{
 c00823e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c008242:	4604      	mov	r4, r0
 c008244:	460d      	mov	r5, r1
 c008246:	4617      	mov	r7, r2
 c008248:	4698      	mov	r8, r3
 c00824a:	f8dd 9020 	ldr.w	r9, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 c00824e:	6822      	ldr	r2, [r4, #0]
 c008250:	69d3      	ldr	r3, [r2, #28]
 c008252:	ea35 0303 	bics.w	r3, r5, r3
 c008256:	bf0c      	ite	eq
 c008258:	2301      	moveq	r3, #1
 c00825a:	2300      	movne	r3, #0
 c00825c:	42bb      	cmp	r3, r7
 c00825e:	d001      	beq.n	c008264 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 c008260:	2000      	movs	r0, #0
 c008262:	e022      	b.n	c0082aa <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 c008264:	f1b9 3fff 	cmp.w	r9, #4294967295
 c008268:	d0f2      	beq.n	c008250 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 c00826a:	f7fa fa95 	bl	c002798 <HAL_GetTick>
 c00826e:	eba0 0008 	sub.w	r0, r0, r8
 c008272:	4548      	cmp	r0, r9
 c008274:	d829      	bhi.n	c0082ca <UART_WaitOnFlagUntilTimeout+0x8c>
 c008276:	f1b9 0f00 	cmp.w	r9, #0
 c00827a:	d026      	beq.n	c0082ca <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 c00827c:	6821      	ldr	r1, [r4, #0]
 c00827e:	680b      	ldr	r3, [r1, #0]
 c008280:	075a      	lsls	r2, r3, #29
 c008282:	d5e4      	bpl.n	c00824e <UART_WaitOnFlagUntilTimeout+0x10>
 c008284:	2d80      	cmp	r5, #128	@ 0x80
 c008286:	d0e2      	beq.n	c00824e <UART_WaitOnFlagUntilTimeout+0x10>
 c008288:	2d40      	cmp	r5, #64	@ 0x40
 c00828a:	d0e0      	beq.n	c00824e <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 c00828c:	69ce      	ldr	r6, [r1, #28]
 c00828e:	f016 0608 	ands.w	r6, r6, #8
 c008292:	d00c      	beq.n	c0082ae <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 c008294:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 c008296:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 c008298:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 c00829a:	f7fe fbcf 	bl	c006a3c <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 c00829e:	2300      	movs	r3, #0
          return HAL_ERROR;
 c0082a0:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 c0082a2:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 c0082a6:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 c0082aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 c0082ae:	69cb      	ldr	r3, [r1, #28]
 c0082b0:	051b      	lsls	r3, r3, #20
 c0082b2:	d5cc      	bpl.n	c00824e <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c0082b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 c0082b8:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 c0082ba:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 c0082bc:	f7fe fbbe 	bl	c006a3c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 c0082c0:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 c0082c2:	f884 6084 	strb.w	r6, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 c0082c6:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        return HAL_TIMEOUT;
 c0082ca:	2003      	movs	r0, #3
 c0082cc:	e7ed      	b.n	c0082aa <UART_WaitOnFlagUntilTimeout+0x6c>

0c0082ce <HAL_UART_Transmit>:
{
 c0082ce:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 c0082d2:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 c0082d4:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 c0082d8:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 c0082da:	2b20      	cmp	r3, #32
{
 c0082dc:	460e      	mov	r6, r1
 c0082de:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 c0082e0:	d146      	bne.n	c008370 <HAL_UART_Transmit+0xa2>
    if ((pData == NULL) || (Size == 0U))
 c0082e2:	2900      	cmp	r1, #0
 c0082e4:	d046      	beq.n	c008374 <HAL_UART_Transmit+0xa6>
 c0082e6:	2a00      	cmp	r2, #0
 c0082e8:	d044      	beq.n	c008374 <HAL_UART_Transmit+0xa6>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c0082ea:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c0082ec:	2500      	movs	r5, #0
 c0082ee:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 c0082f2:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 c0082f6:	f7fa fa4f 	bl	c002798 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c0082fa:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 c0082fc:	4681      	mov	r9, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c0082fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferSize  = Size;
 c008302:	f8a4 7054 	strh.w	r7, [r4, #84]	@ 0x54
    huart->TxXferCount = Size;
 c008306:	f8a4 7056 	strh.w	r7, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c00830a:	d103      	bne.n	c008314 <HAL_UART_Transmit+0x46>
 c00830c:	6923      	ldr	r3, [r4, #16]
 c00830e:	b90b      	cbnz	r3, c008314 <HAL_UART_Transmit+0x46>
      pdata16bits = (const uint16_t *) pData;
 c008310:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 c008312:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 c008314:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 c008318:	464b      	mov	r3, r9
    while (huart->TxXferCount > 0U)
 c00831a:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 c00831c:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 c008320:	b942      	cbnz	r2, c008334 <HAL_UART_Transmit+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 c008322:	2140      	movs	r1, #64	@ 0x40
 c008324:	4620      	mov	r0, r4
 c008326:	f7ff ff8a 	bl	c00823e <UART_WaitOnFlagUntilTimeout>
 c00832a:	2320      	movs	r3, #32
 c00832c:	b948      	cbnz	r0, c008342 <HAL_UART_Transmit+0x74>
    huart->gState = HAL_UART_STATE_READY;
 c00832e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 c008332:	e009      	b.n	c008348 <HAL_UART_Transmit+0x7a>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 c008334:	2200      	movs	r2, #0
 c008336:	2180      	movs	r1, #128	@ 0x80
 c008338:	4620      	mov	r0, r4
 c00833a:	f7ff ff80 	bl	c00823e <UART_WaitOnFlagUntilTimeout>
 c00833e:	b130      	cbz	r0, c00834e <HAL_UART_Transmit+0x80>
        huart->gState = HAL_UART_STATE_READY;
 c008340:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 c008342:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 c008344:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 c008348:	b003      	add	sp, #12
 c00834a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 c00834e:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 c008350:	b95e      	cbnz	r6, c00836a <HAL_UART_Transmit+0x9c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 c008352:	f835 3b02 	ldrh.w	r3, [r5], #2
 c008356:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 c00835a:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 c00835c:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 c008360:	3a01      	subs	r2, #1
 c008362:	b292      	uxth	r2, r2
 c008364:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
 c008368:	e7d4      	b.n	c008314 <HAL_UART_Transmit+0x46>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 c00836a:	f816 3b01 	ldrb.w	r3, [r6], #1
 c00836e:	e7f4      	b.n	c00835a <HAL_UART_Transmit+0x8c>
    return HAL_BUSY;
 c008370:	2002      	movs	r0, #2
 c008372:	e7e9      	b.n	c008348 <HAL_UART_Transmit+0x7a>
      return  HAL_ERROR;
 c008374:	2001      	movs	r0, #1
 c008376:	e7e7      	b.n	c008348 <HAL_UART_Transmit+0x7a>

0c008378 <HAL_UART_Receive>:
{
 c008378:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 c00837c:	4698      	mov	r8, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 c00837e:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
{
 c008382:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 c008384:	2b20      	cmp	r3, #32
{
 c008386:	460f      	mov	r7, r1
 c008388:	4616      	mov	r6, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 c00838a:	d15c      	bne.n	c008446 <HAL_UART_Receive+0xce>
    if ((pData == NULL) || (Size == 0U))
 c00838c:	2900      	cmp	r1, #0
 c00838e:	d05c      	beq.n	c00844a <HAL_UART_Receive+0xd2>
 c008390:	2a00      	cmp	r2, #0
 c008392:	d05a      	beq.n	c00844a <HAL_UART_Receive+0xd2>
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 c008394:	2322      	movs	r3, #34	@ 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c008396:	2500      	movs	r5, #0
 c008398:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 c00839c:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c0083a0:	66c5      	str	r5, [r0, #108]	@ 0x6c
    tickstart = HAL_GetTick();
 c0083a2:	f7fa f9f9 	bl	c002798 <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 c0083a6:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 c0083a8:	4681      	mov	r9, r0
    UART_MASK_COMPUTATION(huart);
 c0083aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->RxXferSize  = Size;
 c0083ae:	f8a4 605c 	strh.w	r6, [r4, #92]	@ 0x5c
    huart->RxXferCount = Size;
 c0083b2:	f8a4 605e 	strh.w	r6, [r4, #94]	@ 0x5e
    UART_MASK_COMPUTATION(huart);
 c0083b6:	d10d      	bne.n	c0083d4 <HAL_UART_Receive+0x5c>
 c0083b8:	6923      	ldr	r3, [r4, #16]
 c0083ba:	b1db      	cbz	r3, c0083f4 <HAL_UART_Receive+0x7c>
 c0083bc:	22ff      	movs	r2, #255	@ 0xff
    uhMask = huart->Mask;
 c0083be:	4616      	mov	r6, r2
    UART_MASK_COMPUTATION(huart);
 c0083c0:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
    while (huart->RxXferCount > 0U)
 c0083c4:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
 c0083c8:	b280      	uxth	r0, r0
 c0083ca:	b9e0      	cbnz	r0, c008406 <HAL_UART_Receive+0x8e>
    huart->RxState = HAL_UART_STATE_READY;
 c0083cc:	2320      	movs	r3, #32
 c0083ce:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
    return HAL_OK;
 c0083d2:	e025      	b.n	c008420 <HAL_UART_Receive+0xa8>
    UART_MASK_COMPUTATION(huart);
 c0083d4:	b933      	cbnz	r3, c0083e4 <HAL_UART_Receive+0x6c>
 c0083d6:	6925      	ldr	r5, [r4, #16]
 c0083d8:	2d00      	cmp	r5, #0
 c0083da:	d0ef      	beq.n	c0083bc <HAL_UART_Receive+0x44>
 c0083dc:	227f      	movs	r2, #127	@ 0x7f
      pdata16bits = NULL;
 c0083de:	461d      	mov	r5, r3
    uhMask = huart->Mask;
 c0083e0:	4616      	mov	r6, r2
 c0083e2:	e7ed      	b.n	c0083c0 <HAL_UART_Receive+0x48>
    UART_MASK_COMPUTATION(huart);
 c0083e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 c0083e8:	d10a      	bne.n	c008400 <HAL_UART_Receive+0x88>
 c0083ea:	6923      	ldr	r3, [r4, #16]
 c0083ec:	2b00      	cmp	r3, #0
 c0083ee:	d0f5      	beq.n	c0083dc <HAL_UART_Receive+0x64>
 c0083f0:	223f      	movs	r2, #63	@ 0x3f
 c0083f2:	e7e4      	b.n	c0083be <HAL_UART_Receive+0x46>
 c0083f4:	f240 12ff 	movw	r2, #511	@ 0x1ff
      pdata16bits = (uint16_t *) pData;
 c0083f8:	463d      	mov	r5, r7
    uhMask = huart->Mask;
 c0083fa:	4616      	mov	r6, r2
      pdata8bits  = NULL;
 c0083fc:	461f      	mov	r7, r3
 c0083fe:	e7df      	b.n	c0083c0 <HAL_UART_Receive+0x48>
 c008400:	462a      	mov	r2, r5
    uhMask = huart->Mask;
 c008402:	462e      	mov	r6, r5
 c008404:	e7dc      	b.n	c0083c0 <HAL_UART_Receive+0x48>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 c008406:	464b      	mov	r3, r9
 c008408:	2200      	movs	r2, #0
 c00840a:	2120      	movs	r1, #32
 c00840c:	4620      	mov	r0, r4
 c00840e:	f8cd 8000 	str.w	r8, [sp]
 c008412:	f7ff ff14 	bl	c00823e <UART_WaitOnFlagUntilTimeout>
 c008416:	b130      	cbz	r0, c008426 <HAL_UART_Receive+0xae>
        huart->RxState = HAL_UART_STATE_READY;
 c008418:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 c00841a:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 c00841c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
}
 c008420:	b003      	add	sp, #12
 c008422:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 c008426:	6823      	ldr	r3, [r4, #0]
 c008428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 c00842a:	4033      	ands	r3, r6
      if (pdata8bits == NULL)
 c00842c:	b947      	cbnz	r7, c008440 <HAL_UART_Receive+0xc8>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 c00842e:	f825 3b02 	strh.w	r3, [r5], #2
      huart->RxXferCount--;
 c008432:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c008436:	3b01      	subs	r3, #1
 c008438:	b29b      	uxth	r3, r3
 c00843a:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
 c00843e:	e7c1      	b.n	c0083c4 <HAL_UART_Receive+0x4c>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 c008440:	f807 3b01 	strb.w	r3, [r7], #1
        pdata8bits++;
 c008444:	e7f5      	b.n	c008432 <HAL_UART_Receive+0xba>
    return HAL_BUSY;
 c008446:	2002      	movs	r0, #2
 c008448:	e7ea      	b.n	c008420 <HAL_UART_Receive+0xa8>
      return  HAL_ERROR;
 c00844a:	2001      	movs	r0, #1
 c00844c:	e7e8      	b.n	c008420 <HAL_UART_Receive+0xa8>

0c00844e <UART_CheckIdleState>:
{
 c00844e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c008450:	2600      	movs	r6, #0
{
 c008452:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c008454:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 c008458:	f7fa f99e 	bl	c002798 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 c00845c:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 c00845e:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 c008460:	681b      	ldr	r3, [r3, #0]
 c008462:	071a      	lsls	r2, r3, #28
 c008464:	d51c      	bpl.n	c0084a0 <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 c008466:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 c00846a:	4632      	mov	r2, r6
 c00846c:	9300      	str	r3, [sp, #0]
 c00846e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 c008472:	4603      	mov	r3, r0
 c008474:	4620      	mov	r0, r4
 c008476:	f7ff fee2 	bl	c00823e <UART_WaitOnFlagUntilTimeout>
 c00847a:	b188      	cbz	r0, c0084a0 <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 c00847c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00847e:	e852 3f00 	ldrex	r3, [r2]
 c008482:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008486:	e842 3100 	strex	r1, r3, [r2]
 c00848a:	2900      	cmp	r1, #0
 c00848c:	d1f6      	bne.n	c00847c <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 c00848e:	2320      	movs	r3, #32
 c008490:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 c008494:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 c008496:	2300      	movs	r3, #0
 c008498:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 c00849c:	b002      	add	sp, #8
 c00849e:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 c0084a0:	6823      	ldr	r3, [r4, #0]
 c0084a2:	681b      	ldr	r3, [r3, #0]
 c0084a4:	075b      	lsls	r3, r3, #29
 c0084a6:	d524      	bpl.n	c0084f2 <UART_CheckIdleState+0xa4>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 c0084a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 c0084ac:	2200      	movs	r2, #0
 c0084ae:	9300      	str	r3, [sp, #0]
 c0084b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 c0084b4:	462b      	mov	r3, r5
 c0084b6:	4620      	mov	r0, r4
 c0084b8:	f7ff fec1 	bl	c00823e <UART_WaitOnFlagUntilTimeout>
 c0084bc:	b1c8      	cbz	r0, c0084f2 <UART_CheckIdleState+0xa4>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 c0084be:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0084c0:	e852 3f00 	ldrex	r3, [r2]
 c0084c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0084c8:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 c0084cc:	6822      	ldr	r2, [r4, #0]
 c0084ce:	2900      	cmp	r1, #0
 c0084d0:	d1f5      	bne.n	c0084be <UART_CheckIdleState+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0084d2:	f102 0308 	add.w	r3, r2, #8
 c0084d6:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c0084da:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0084de:	f102 0008 	add.w	r0, r2, #8
 c0084e2:	e840 3100 	strex	r1, r3, [r0]
 c0084e6:	2900      	cmp	r1, #0
 c0084e8:	d1f3      	bne.n	c0084d2 <UART_CheckIdleState+0x84>
      huart->RxState = HAL_UART_STATE_READY;
 c0084ea:	2320      	movs	r3, #32
 c0084ec:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 c0084f0:	e7d0      	b.n	c008494 <UART_CheckIdleState+0x46>
  huart->gState = HAL_UART_STATE_READY;
 c0084f2:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c0084f4:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 c0084f6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 c0084fa:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c0084fe:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 c008500:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 c008502:	e7c8      	b.n	c008496 <UART_CheckIdleState+0x48>

0c008504 <HAL_UART_Init>:
{
 c008504:	b510      	push	{r4, lr}
  if (huart == NULL)
 c008506:	4604      	mov	r4, r0
 c008508:	b350      	cbz	r0, c008560 <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 c00850a:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 c00850e:	b91b      	cbnz	r3, c008518 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 c008510:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 c008514:	f7fe fb69 	bl	c006bea <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 c008518:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 c00851a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c00851c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 c008520:	6813      	ldr	r3, [r2, #0]
 c008522:	f023 0301 	bic.w	r3, r3, #1
 c008526:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 c008528:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 c00852a:	b113      	cbz	r3, c008532 <HAL_UART_Init+0x2e>
    UART_AdvFeatureConfig(huart);
 c00852c:	4620      	mov	r0, r4
 c00852e:	f7ff fe31 	bl	c008194 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 c008532:	4620      	mov	r0, r4
 c008534:	f7ff fd03 	bl	c007f3e <UART_SetConfig>
 c008538:	2801      	cmp	r0, #1
 c00853a:	d011      	beq.n	c008560 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c00853c:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 c00853e:	4620      	mov	r0, r4
}
 c008540:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c008544:	685a      	ldr	r2, [r3, #4]
 c008546:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 c00854a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 c00854c:	689a      	ldr	r2, [r3, #8]
 c00854e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 c008552:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 c008554:	681a      	ldr	r2, [r3, #0]
 c008556:	f042 0201 	orr.w	r2, r2, #1
 c00855a:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 c00855c:	f7ff bf77 	b.w	c00844e <UART_CheckIdleState>
}
 c008560:	2001      	movs	r0, #1
 c008562:	bd10      	pop	{r4, pc}

0c008564 <HAL_HalfDuplex_Init>:
{
 c008564:	b510      	push	{r4, lr}
  if (huart == NULL)
 c008566:	4604      	mov	r4, r0
 c008568:	b370      	cbz	r0, c0085c8 <HAL_HalfDuplex_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 c00856a:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 c00856e:	b91b      	cbnz	r3, c008578 <HAL_HalfDuplex_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 c008570:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 c008574:	f7fe fb39 	bl	c006bea <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 c008578:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 c00857a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c00857c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 c008580:	6813      	ldr	r3, [r2, #0]
 c008582:	f023 0301 	bic.w	r3, r3, #1
 c008586:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 c008588:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 c00858a:	b113      	cbz	r3, c008592 <HAL_HalfDuplex_Init+0x2e>
    UART_AdvFeatureConfig(huart);
 c00858c:	4620      	mov	r0, r4
 c00858e:	f7ff fe01 	bl	c008194 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 c008592:	4620      	mov	r0, r4
 c008594:	f7ff fcd3 	bl	c007f3e <UART_SetConfig>
 c008598:	2801      	cmp	r0, #1
 c00859a:	d015      	beq.n	c0085c8 <HAL_HalfDuplex_Init+0x64>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c00859c:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 c00859e:	4620      	mov	r0, r4
}
 c0085a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c0085a4:	685a      	ldr	r2, [r3, #4]
 c0085a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 c0085aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 c0085ac:	689a      	ldr	r2, [r3, #8]
 c0085ae:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 c0085b2:	609a      	str	r2, [r3, #8]
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 c0085b4:	689a      	ldr	r2, [r3, #8]
 c0085b6:	f042 0208 	orr.w	r2, r2, #8
 c0085ba:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 c0085bc:	681a      	ldr	r2, [r3, #0]
 c0085be:	f042 0201 	orr.w	r2, r2, #1
 c0085c2:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 c0085c4:	f7ff bf43 	b.w	c00844e <UART_CheckIdleState>
}
 c0085c8:	2001      	movs	r0, #1
 c0085ca:	bd10      	pop	{r4, pc}

0c0085cc <HAL_LIN_Init>:
{
 c0085cc:	b538      	push	{r3, r4, r5, lr}
 c0085ce:	460d      	mov	r5, r1
  if (huart == NULL)
 c0085d0:	4604      	mov	r4, r0
 c0085d2:	2800      	cmp	r0, #0
 c0085d4:	d03a      	beq.n	c00864c <HAL_LIN_Init+0x80>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 c0085d6:	69c3      	ldr	r3, [r0, #28]
 c0085d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 c0085dc:	d036      	beq.n	c00864c <HAL_LIN_Init+0x80>
  if (huart->Init.WordLength != UART_WORDLENGTH_8B)
 c0085de:	6883      	ldr	r3, [r0, #8]
 c0085e0:	2b00      	cmp	r3, #0
 c0085e2:	d133      	bne.n	c00864c <HAL_LIN_Init+0x80>
  if (huart->gState == HAL_UART_STATE_RESET)
 c0085e4:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 c0085e8:	b91b      	cbnz	r3, c0085f2 <HAL_LIN_Init+0x26>
    huart->Lock = HAL_UNLOCKED;
 c0085ea:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 c0085ee:	f7fe fafc 	bl	c006bea <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 c0085f2:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 c0085f4:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c0085f6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 c0085fa:	6813      	ldr	r3, [r2, #0]
 c0085fc:	f023 0301 	bic.w	r3, r3, #1
 c008600:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 c008602:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 c008604:	b113      	cbz	r3, c00860c <HAL_LIN_Init+0x40>
    UART_AdvFeatureConfig(huart);
 c008606:	4620      	mov	r0, r4
 c008608:	f7ff fdc4 	bl	c008194 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 c00860c:	4620      	mov	r0, r4
 c00860e:	f7ff fc96 	bl	c007f3e <UART_SetConfig>
 c008612:	2801      	cmp	r0, #1
 c008614:	d01a      	beq.n	c00864c <HAL_LIN_Init+0x80>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 c008616:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 c008618:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 c00861a:	685a      	ldr	r2, [r3, #4]
 c00861c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 c008620:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
 c008622:	689a      	ldr	r2, [r3, #8]
 c008624:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 c008628:	609a      	str	r2, [r3, #8]
  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
 c00862a:	685a      	ldr	r2, [r3, #4]
 c00862c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 c008630:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength);
 c008632:	685a      	ldr	r2, [r3, #4]
 c008634:	f022 0220 	bic.w	r2, r2, #32
 c008638:	432a      	orrs	r2, r5
 c00863a:	605a      	str	r2, [r3, #4]
  __HAL_UART_ENABLE(huart);
 c00863c:	681a      	ldr	r2, [r3, #0]
 c00863e:	f042 0201 	orr.w	r2, r2, #1
 c008642:	601a      	str	r2, [r3, #0]
}
 c008644:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return (UART_CheckIdleState(huart));
 c008648:	f7ff bf01 	b.w	c00844e <UART_CheckIdleState>
}
 c00864c:	2001      	movs	r0, #1
 c00864e:	bd38      	pop	{r3, r4, r5, pc}

0c008650 <HAL_MultiProcessor_Init>:
{
 c008650:	b570      	push	{r4, r5, r6, lr}
 c008652:	460e      	mov	r6, r1
 c008654:	4615      	mov	r5, r2
  if (huart == NULL)
 c008656:	4604      	mov	r4, r0
 c008658:	2800      	cmp	r0, #0
 c00865a:	d038      	beq.n	c0086ce <HAL_MultiProcessor_Init+0x7e>
  if (huart->gState == HAL_UART_STATE_RESET)
 c00865c:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 c008660:	b91b      	cbnz	r3, c00866a <HAL_MultiProcessor_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 c008662:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 c008666:	f7fe fac0 	bl	c006bea <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 c00866a:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 c00866c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c00866e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 c008672:	6813      	ldr	r3, [r2, #0]
 c008674:	f023 0301 	bic.w	r3, r3, #1
 c008678:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 c00867a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 c00867c:	b113      	cbz	r3, c008684 <HAL_MultiProcessor_Init+0x34>
    UART_AdvFeatureConfig(huart);
 c00867e:	4620      	mov	r0, r4
 c008680:	f7ff fd88 	bl	c008194 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 c008684:	4620      	mov	r0, r4
 c008686:	f7ff fc5a 	bl	c007f3e <UART_SetConfig>
 c00868a:	2801      	cmp	r0, #1
 c00868c:	d01f      	beq.n	c0086ce <HAL_MultiProcessor_Init+0x7e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c00868e:	6823      	ldr	r3, [r4, #0]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 c008690:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 c008694:	685a      	ldr	r2, [r3, #4]
 c008696:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 c00869a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 c00869c:	689a      	ldr	r2, [r3, #8]
 c00869e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 c0086a2:	609a      	str	r2, [r3, #8]
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 c0086a4:	bf01      	itttt	eq
 c0086a6:	6858      	ldreq	r0, [r3, #4]
 c0086a8:	f020 407f 	biceq.w	r0, r0, #4278190080	@ 0xff000000
 c0086ac:	ea40 6006 	orreq.w	r0, r0, r6, lsl #24
 c0086b0:	6058      	streq	r0, [r3, #4]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 c0086b2:	6819      	ldr	r1, [r3, #0]
  return (UART_CheckIdleState(huart));
 c0086b4:	4620      	mov	r0, r4
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 c0086b6:	f421 6100 	bic.w	r1, r1, #2048	@ 0x800
 c0086ba:	4329      	orrs	r1, r5
 c0086bc:	6019      	str	r1, [r3, #0]
  __HAL_UART_ENABLE(huart);
 c0086be:	681a      	ldr	r2, [r3, #0]
}
 c0086c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  __HAL_UART_ENABLE(huart);
 c0086c4:	f042 0201 	orr.w	r2, r2, #1
 c0086c8:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 c0086ca:	f7ff bec0 	b.w	c00844e <UART_CheckIdleState>
}
 c0086ce:	2001      	movs	r0, #1
 c0086d0:	bd70      	pop	{r4, r5, r6, pc}

0c0086d2 <HAL_MultiProcessor_EnableMuteMode>:
  __HAL_LOCK(huart);
 c0086d2:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 c0086d6:	2b01      	cmp	r3, #1
 c0086d8:	d013      	beq.n	c008702 <HAL_MultiProcessor_EnableMuteMode+0x30>
 c0086da:	2301      	movs	r3, #1
 c0086dc:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 c0086e0:	2324      	movs	r3, #36	@ 0x24
 c0086e2:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_MME);
 c0086e6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0086e8:	e852 3f00 	ldrex	r3, [r2]
 c0086ec:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0086f0:	e842 3100 	strex	r1, r3, [r2]
 c0086f4:	2900      	cmp	r1, #0
 c0086f6:	d1f6      	bne.n	c0086e6 <HAL_MultiProcessor_EnableMuteMode+0x14>
  huart->gState = HAL_UART_STATE_READY;
 c0086f8:	2320      	movs	r3, #32
 c0086fa:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  return (UART_CheckIdleState(huart));
 c0086fe:	f7ff bea6 	b.w	c00844e <UART_CheckIdleState>
}
 c008702:	2002      	movs	r0, #2
 c008704:	4770      	bx	lr

0c008706 <HAL_MultiProcessor_DisableMuteMode>:
  __HAL_LOCK(huart);
 c008706:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 c00870a:	2b01      	cmp	r3, #1
 c00870c:	d013      	beq.n	c008736 <HAL_MultiProcessor_DisableMuteMode+0x30>
 c00870e:	2301      	movs	r3, #1
 c008710:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 c008714:	2324      	movs	r3, #36	@ 0x24
 c008716:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_MME);
 c00871a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00871c:	e852 3f00 	ldrex	r3, [r2]
 c008720:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008724:	e842 3100 	strex	r1, r3, [r2]
 c008728:	2900      	cmp	r1, #0
 c00872a:	d1f6      	bne.n	c00871a <HAL_MultiProcessor_DisableMuteMode+0x14>
  huart->gState = HAL_UART_STATE_READY;
 c00872c:	2320      	movs	r3, #32
 c00872e:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  return (UART_CheckIdleState(huart));
 c008732:	f7ff be8c 	b.w	c00844e <UART_CheckIdleState>
}
 c008736:	2002      	movs	r0, #2
 c008738:	4770      	bx	lr

0c00873a <UART_Start_Receive_IT>:
  huart->RxISR       = NULL;
 c00873a:	2300      	movs	r3, #0
{
 c00873c:	b530      	push	{r4, r5, lr}
  huart->pRxBuffPtr  = pData;
 c00873e:	6581      	str	r1, [r0, #88]	@ 0x58
  UART_MASK_COMPUTATION(huart);
 c008740:	6881      	ldr	r1, [r0, #8]
  huart->RxXferSize  = Size;
 c008742:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  UART_MASK_COMPUTATION(huart);
 c008746:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
  huart->RxXferCount = Size;
 c00874a:	f8a0 205e 	strh.w	r2, [r0, #94]	@ 0x5e
  huart->RxISR       = NULL;
 c00874e:	6743      	str	r3, [r0, #116]	@ 0x74
  UART_MASK_COMPUTATION(huart);
 c008750:	d131      	bne.n	c0087b6 <UART_Start_Receive_IT+0x7c>
 c008752:	6903      	ldr	r3, [r0, #16]
 c008754:	2b00      	cmp	r3, #0
 c008756:	f240 13ff 	movw	r3, #511	@ 0x1ff
 c00875a:	bf18      	it	ne
 c00875c:	23ff      	movne	r3, #255	@ 0xff
 c00875e:	f8a0 3060 	strh.w	r3, [r0, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c008762:	2300      	movs	r3, #0
 c008764:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 c008768:	2322      	movs	r3, #34	@ 0x22
 c00876a:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c00876e:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008770:	f101 0308 	add.w	r3, r1, #8
 c008774:	e853 3f00 	ldrex	r3, [r3]
 c008778:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00877c:	3108      	adds	r1, #8
 c00877e:	e841 3400 	strex	r4, r3, [r1]
   return(result);
 c008782:	6803      	ldr	r3, [r0, #0]
 c008784:	2c00      	cmp	r4, #0
 c008786:	d1f2      	bne.n	c00876e <UART_Start_Receive_IT+0x34>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 c008788:	6e45      	ldr	r5, [r0, #100]	@ 0x64
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c00878a:	6884      	ldr	r4, [r0, #8]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 c00878c:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c008790:	6901      	ldr	r1, [r0, #16]
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 c008792:	d135      	bne.n	c008800 <UART_Start_Receive_IT+0xc6>
 c008794:	f8b0 5068 	ldrh.w	r5, [r0, #104]	@ 0x68
 c008798:	4295      	cmp	r5, r2
 c00879a:	d831      	bhi.n	c008800 <UART_Start_Receive_IT+0xc6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c00879c:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 c0087a0:	d129      	bne.n	c0087f6 <UART_Start_Receive_IT+0xbc>
 c0087a2:	b1c1      	cbz	r1, c0087d6 <UART_Start_Receive_IT+0x9c>
 c0087a4:	4a26      	ldr	r2, [pc, #152]	@ (c008840 <UART_Start_Receive_IT+0x106>)
 c0087a6:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0087a8:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c0087ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0087b0:	e843 2100 	strex	r1, r2, [r3]
   return(result);
 c0087b4:	e021      	b.n	c0087fa <UART_Start_Receive_IT+0xc0>
  UART_MASK_COMPUTATION(huart);
 c0087b6:	b929      	cbnz	r1, c0087c4 <UART_Start_Receive_IT+0x8a>
 c0087b8:	6903      	ldr	r3, [r0, #16]
 c0087ba:	2b00      	cmp	r3, #0
 c0087bc:	bf0c      	ite	eq
 c0087be:	23ff      	moveq	r3, #255	@ 0xff
 c0087c0:	237f      	movne	r3, #127	@ 0x7f
 c0087c2:	e7cc      	b.n	c00875e <UART_Start_Receive_IT+0x24>
 c0087c4:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 c0087c8:	d1c9      	bne.n	c00875e <UART_Start_Receive_IT+0x24>
 c0087ca:	6903      	ldr	r3, [r0, #16]
 c0087cc:	2b00      	cmp	r3, #0
 c0087ce:	bf0c      	ite	eq
 c0087d0:	237f      	moveq	r3, #127	@ 0x7f
 c0087d2:	233f      	movne	r3, #63	@ 0x3f
 c0087d4:	e7c3      	b.n	c00875e <UART_Start_Receive_IT+0x24>
 c0087d6:	4a1b      	ldr	r2, [pc, #108]	@ (c008844 <UART_Start_Receive_IT+0x10a>)
 c0087d8:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0087da:	f103 0208 	add.w	r2, r3, #8
 c0087de:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 c0087e2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0087e6:	f103 0008 	add.w	r0, r3, #8
 c0087ea:	e840 2100 	strex	r1, r2, [r0]
 c0087ee:	2900      	cmp	r1, #0
 c0087f0:	d1f3      	bne.n	c0087da <UART_Start_Receive_IT+0xa0>
}
 c0087f2:	2000      	movs	r0, #0
 c0087f4:	bd30      	pop	{r4, r5, pc}
 c0087f6:	4a12      	ldr	r2, [pc, #72]	@ (c008840 <UART_Start_Receive_IT+0x106>)
 c0087f8:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 c0087fa:	2900      	cmp	r1, #0
 c0087fc:	d1d4      	bne.n	c0087a8 <UART_Start_Receive_IT+0x6e>
 c0087fe:	e7ec      	b.n	c0087da <UART_Start_Receive_IT+0xa0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 c008800:	f5b4 5f80 	cmp.w	r4, #4096	@ 0x1000
 c008804:	d116      	bne.n	c008834 <UART_Start_Receive_IT+0xfa>
 c008806:	b151      	cbz	r1, c00881e <UART_Start_Receive_IT+0xe4>
 c008808:	4a0f      	ldr	r2, [pc, #60]	@ (c008848 <UART_Start_Receive_IT+0x10e>)
 c00880a:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00880c:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 c008810:	f442 7290 	orr.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008814:	e843 2100 	strex	r1, r2, [r3]
 c008818:	2900      	cmp	r1, #0
 c00881a:	d1f7      	bne.n	c00880c <UART_Start_Receive_IT+0xd2>
 c00881c:	e7e9      	b.n	c0087f2 <UART_Start_Receive_IT+0xb8>
 c00881e:	4a0b      	ldr	r2, [pc, #44]	@ (c00884c <UART_Start_Receive_IT+0x112>)
 c008820:	6742      	str	r2, [r0, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008822:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 c008826:	f042 0220 	orr.w	r2, r2, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00882a:	e843 2100 	strex	r1, r2, [r3]
 c00882e:	2900      	cmp	r1, #0
 c008830:	d1f7      	bne.n	c008822 <UART_Start_Receive_IT+0xe8>
 c008832:	e7de      	b.n	c0087f2 <UART_Start_Receive_IT+0xb8>
 c008834:	4a04      	ldr	r2, [pc, #16]	@ (c008848 <UART_Start_Receive_IT+0x10e>)
 c008836:	6742      	str	r2, [r0, #116]	@ 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 c008838:	2900      	cmp	r1, #0
 c00883a:	d0f2      	beq.n	c008822 <UART_Start_Receive_IT+0xe8>
 c00883c:	e7e6      	b.n	c00880c <UART_Start_Receive_IT+0xd2>
 c00883e:	bf00      	nop
 c008840:	0c0079c9 	.word	0x0c0079c9
 c008844:	0c007b71 	.word	0x0c007b71
 c008848:	0c007839 	.word	0x0c007839
 c00884c:	0c007905 	.word	0x0c007905

0c008850 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 c008850:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
{
 c008854:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 c008856:	2b20      	cmp	r3, #32
 c008858:	d115      	bne.n	c008886 <HAL_UART_Receive_IT+0x36>
    if ((pData == NULL) || (Size == 0U))
 c00885a:	b1b9      	cbz	r1, c00888c <HAL_UART_Receive_IT+0x3c>
 c00885c:	b1b2      	cbz	r2, c00888c <HAL_UART_Receive_IT+0x3c>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c00885e:	2300      	movs	r3, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c008860:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c008862:	66c3      	str	r3, [r0, #108]	@ 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c008864:	4b0a      	ldr	r3, [pc, #40]	@ (c008890 <HAL_UART_Receive_IT+0x40>)
 c008866:	429c      	cmp	r4, r3
 c008868:	d00a      	beq.n	c008880 <HAL_UART_Receive_IT+0x30>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 c00886a:	6863      	ldr	r3, [r4, #4]
 c00886c:	021b      	lsls	r3, r3, #8
 c00886e:	d507      	bpl.n	c008880 <HAL_UART_Receive_IT+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008870:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 c008874:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008878:	e844 3500 	strex	r5, r3, [r4]
 c00887c:	2d00      	cmp	r5, #0
 c00887e:	d1f7      	bne.n	c008870 <HAL_UART_Receive_IT+0x20>
}
 c008880:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_IT(huart, pData, Size));
 c008882:	f7ff bf5a 	b.w	c00873a <UART_Start_Receive_IT>
    return HAL_BUSY;
 c008886:	2002      	movs	r0, #2
}
 c008888:	bc30      	pop	{r4, r5}
 c00888a:	4770      	bx	lr
      return HAL_ERROR;
 c00888c:	2001      	movs	r0, #1
 c00888e:	e7fb      	b.n	c008888 <HAL_UART_Receive_IT+0x38>
 c008890:	50008000 	.word	0x50008000

0c008894 <UART_Start_Receive_DMA>:
{
 c008894:	b570      	push	{r4, r5, r6, lr}
 c008896:	4613      	mov	r3, r2
  huart->RxXferSize = Size;
 c008898:	f8a0 205c 	strh.w	r2, [r0, #92]	@ 0x5c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c00889c:	2200      	movs	r2, #0
{
 c00889e:	4604      	mov	r4, r0
  huart->pRxBuffPtr = pData;
 c0088a0:	6581      	str	r1, [r0, #88]	@ 0x58
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 c0088a2:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 c0088a6:	2022      	movs	r0, #34	@ 0x22
 c0088a8:	f8c4 008c 	str.w	r0, [r4, #140]	@ 0x8c
  if (huart->hdmarx != NULL)
 c0088ac:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 c0088b0:	6825      	ldr	r5, [r4, #0]
  if (huart->hdmarx != NULL)
 c0088b2:	b1a0      	cbz	r0, c0088de <UART_Start_Receive_DMA+0x4a>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 c0088b4:	4e1c      	ldr	r6, [pc, #112]	@ (c008928 <UART_Start_Receive_DMA+0x94>)
 c0088b6:	62c6      	str	r6, [r0, #44]	@ 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 c0088b8:	4e1c      	ldr	r6, [pc, #112]	@ (c00892c <UART_Start_Receive_DMA+0x98>)
 c0088ba:	6306      	str	r6, [r0, #48]	@ 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 c0088bc:	4e1c      	ldr	r6, [pc, #112]	@ (c008930 <UART_Start_Receive_DMA+0x9c>)
    huart->hdmarx->XferAbortCallback = NULL;
 c0088be:	e9c0 620f 	strd	r6, r2, [r0, #60]	@ 0x3c
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 c0088c2:	460a      	mov	r2, r1
 c0088c4:	f105 0124 	add.w	r1, r5, #36	@ 0x24
 c0088c8:	f7fa fb91 	bl	c002fee <HAL_DMA_Start_IT>
 c0088cc:	b138      	cbz	r0, c0088de <UART_Start_Receive_DMA+0x4a>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 c0088ce:	2310      	movs	r3, #16
 c0088d0:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
      huart->RxState = HAL_UART_STATE_READY;
 c0088d4:	2320      	movs	r3, #32
      return HAL_ERROR;
 c0088d6:	2001      	movs	r0, #1
      huart->RxState = HAL_UART_STATE_READY;
 c0088d8:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
}
 c0088dc:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->Init.Parity != UART_PARITY_NONE)
 c0088de:	6922      	ldr	r2, [r4, #16]
 c0088e0:	6823      	ldr	r3, [r4, #0]
 c0088e2:	b13a      	cbz	r2, c0088f4 <UART_Start_Receive_DMA+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0088e4:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 c0088e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c0088ec:	e843 2100 	strex	r1, r2, [r3]
 c0088f0:	2900      	cmp	r1, #0
 c0088f2:	d1f7      	bne.n	c0088e4 <UART_Start_Receive_DMA+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c0088f4:	f103 0208 	add.w	r2, r3, #8
 c0088f8:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 c0088fc:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008900:	f103 0008 	add.w	r0, r3, #8
 c008904:	e840 2100 	strex	r1, r2, [r0]
 c008908:	2900      	cmp	r1, #0
 c00890a:	d1f3      	bne.n	c0088f4 <UART_Start_Receive_DMA+0x60>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c00890c:	f103 0208 	add.w	r2, r3, #8
 c008910:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 c008914:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008918:	f103 0108 	add.w	r1, r3, #8
 c00891c:	e841 2000 	strex	r0, r2, [r1]
 c008920:	2800      	cmp	r0, #0
 c008922:	d1f3      	bne.n	c00890c <UART_Start_Receive_DMA+0x78>
 c008924:	e7da      	b.n	c0088dc <UART_Start_Receive_DMA+0x48>
 c008926:	bf00      	nop
 c008928:	0c007d35 	.word	0x0c007d35
 c00892c:	0c007d15 	.word	0x0c007d15
 c008930:	0c00717f 	.word	0x0c00717f

0c008934 <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 c008934:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
{
 c008938:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 c00893a:	2b20      	cmp	r3, #32
 c00893c:	d115      	bne.n	c00896a <HAL_UART_Receive_DMA+0x36>
    if ((pData == NULL) || (Size == 0U))
 c00893e:	b1b9      	cbz	r1, c008970 <HAL_UART_Receive_DMA+0x3c>
 c008940:	b1b2      	cbz	r2, c008970 <HAL_UART_Receive_DMA+0x3c>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c008942:	2300      	movs	r3, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c008944:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 c008946:	66c3      	str	r3, [r0, #108]	@ 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 c008948:	4b0a      	ldr	r3, [pc, #40]	@ (c008974 <HAL_UART_Receive_DMA+0x40>)
 c00894a:	429c      	cmp	r4, r3
 c00894c:	d00a      	beq.n	c008964 <HAL_UART_Receive_DMA+0x30>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 c00894e:	6863      	ldr	r3, [r4, #4]
 c008950:	021b      	lsls	r3, r3, #8
 c008952:	d507      	bpl.n	c008964 <HAL_UART_Receive_DMA+0x30>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008954:	e854 3f00 	ldrex	r3, [r4]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 c008958:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c00895c:	e844 3500 	strex	r5, r3, [r4]
 c008960:	2d00      	cmp	r5, #0
 c008962:	d1f7      	bne.n	c008954 <HAL_UART_Receive_DMA+0x20>
}
 c008964:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 c008966:	f7ff bf95 	b.w	c008894 <UART_Start_Receive_DMA>
    return HAL_BUSY;
 c00896a:	2002      	movs	r0, #2
}
 c00896c:	bc30      	pop	{r4, r5}
 c00896e:	4770      	bx	lr
      return HAL_ERROR;
 c008970:	2001      	movs	r0, #1
 c008972:	e7fb      	b.n	c00896c <HAL_UART_Receive_DMA+0x38>
 c008974:	50008000 	.word	0x50008000

0c008978 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 c008978:	6e43      	ldr	r3, [r0, #100]	@ 0x64
{
 c00897a:	b530      	push	{r4, r5, lr}
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 c00897c:	b92b      	cbnz	r3, c00898a <UARTEx_SetNbDataToProcess+0x12>
  {
    huart->NbTxDataToProcess = 1U;
 c00897e:	2301      	movs	r3, #1
 c008980:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 c008984:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 c008988:	bd30      	pop	{r4, r5, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 c00898a:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 c00898c:	4d09      	ldr	r5, [pc, #36]	@ (c0089b4 <UARTEx_SetNbDataToProcess+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 c00898e:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 c008990:	6899      	ldr	r1, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 c008992:	4c09      	ldr	r4, [pc, #36]	@ (c0089b8 <UARTEx_SetNbDataToProcess+0x40>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 c008994:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 c008996:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 c008998:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 c00899a:	00db      	lsls	r3, r3, #3
 c00899c:	fbb3 f3f1 	udiv	r3, r3, r1
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 c0089a0:	f3c2 6242 	ubfx	r2, r2, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 c0089a4:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 c0089a8:	5cab      	ldrb	r3, [r5, r2]
                               (uint16_t)denominator[rx_fifo_threshold];
 c0089aa:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 c0089ac:	00db      	lsls	r3, r3, #3
 c0089ae:	fbb3 f3f2 	udiv	r3, r3, r2
}
 c0089b2:	e7e7      	b.n	c008984 <UARTEx_SetNbDataToProcess+0xc>
 c0089b4:	0c00b3ec 	.word	0x0c00b3ec
 c0089b8:	0c00b3e4 	.word	0x0c00b3e4

0c0089bc <HAL_RS485Ex_Init>:
{
 c0089bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c0089be:	460f      	mov	r7, r1
 c0089c0:	4616      	mov	r6, r2
 c0089c2:	461d      	mov	r5, r3
  if (huart == NULL)
 c0089c4:	4604      	mov	r4, r0
 c0089c6:	2800      	cmp	r0, #0
 c0089c8:	d033      	beq.n	c008a32 <HAL_RS485Ex_Init+0x76>
  if (huart->gState == HAL_UART_STATE_RESET)
 c0089ca:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 c0089ce:	b91b      	cbnz	r3, c0089d8 <HAL_RS485Ex_Init+0x1c>
    huart->Lock = HAL_UNLOCKED;
 c0089d0:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 c0089d4:	f7fe f909 	bl	c006bea <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 c0089d8:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 c0089da:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c0089dc:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 c0089e0:	6813      	ldr	r3, [r2, #0]
 c0089e2:	f023 0301 	bic.w	r3, r3, #1
 c0089e6:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 c0089e8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 c0089ea:	b113      	cbz	r3, c0089f2 <HAL_RS485Ex_Init+0x36>
    UART_AdvFeatureConfig(huart);
 c0089ec:	4620      	mov	r0, r4
 c0089ee:	f7ff fbd1 	bl	c008194 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 c0089f2:	4620      	mov	r0, r4
 c0089f4:	f7ff faa3 	bl	c007f3e <UART_SetConfig>
 c0089f8:	2801      	cmp	r0, #1
 c0089fa:	d01a      	beq.n	c008a32 <HAL_RS485Ex_Init+0x76>
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 c0089fc:	6823      	ldr	r3, [r4, #0]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 c0089fe:	042d      	lsls	r5, r5, #16
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 c008a00:	689a      	ldr	r2, [r3, #8]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 c008a02:	ea45 5546 	orr.w	r5, r5, r6, lsl #21
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 c008a06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 c008a0a:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 c008a0c:	6898      	ldr	r0, [r3, #8]
 c008a0e:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 c008a12:	4338      	orrs	r0, r7
 c008a14:	6098      	str	r0, [r3, #8]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 c008a16:	681a      	ldr	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 c008a18:	4620      	mov	r0, r4
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 c008a1a:	f36f 4219 	bfc	r2, #16, #10
 c008a1e:	4315      	orrs	r5, r2
 c008a20:	601d      	str	r5, [r3, #0]
  __HAL_UART_ENABLE(huart);
 c008a22:	681a      	ldr	r2, [r3, #0]
 c008a24:	f042 0201 	orr.w	r2, r2, #1
 c008a28:	601a      	str	r2, [r3, #0]
}
 c008a2a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  return (UART_CheckIdleState(huart));
 c008a2e:	f7ff bd0e 	b.w	c00844e <UART_CheckIdleState>
}
 c008a32:	2001      	movs	r0, #1
 c008a34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0c008a36 <HAL_UARTEx_WakeupCallback>:
}
 c008a36:	4770      	bx	lr

0c008a38 <HAL_UARTEx_RxFifoFullCallback>:
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
 c008a38:	4770      	bx	lr

0c008a3a <HAL_UARTEx_TxFifoEmptyCallback>:
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
 c008a3a:	4770      	bx	lr

0c008a3c <HAL_MultiProcessorEx_AddressLength_Set>:
  if (huart == NULL)
 c008a3c:	b190      	cbz	r0, c008a64 <HAL_MultiProcessorEx_AddressLength_Set+0x28>
  huart->gState = HAL_UART_STATE_BUSY;
 c008a3e:	2224      	movs	r2, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 c008a40:	6803      	ldr	r3, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c008a42:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 c008a46:	681a      	ldr	r2, [r3, #0]
 c008a48:	f022 0201 	bic.w	r2, r2, #1
 c008a4c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, AddressLength);
 c008a4e:	685a      	ldr	r2, [r3, #4]
 c008a50:	f022 0210 	bic.w	r2, r2, #16
 c008a54:	4311      	orrs	r1, r2
 c008a56:	6059      	str	r1, [r3, #4]
  __HAL_UART_ENABLE(huart);
 c008a58:	681a      	ldr	r2, [r3, #0]
 c008a5a:	f042 0201 	orr.w	r2, r2, #1
 c008a5e:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 c008a60:	f7ff bcf5 	b.w	c00844e <UART_CheckIdleState>
}
 c008a64:	2001      	movs	r0, #1
 c008a66:	4770      	bx	lr

0c008a68 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
{
 c008a68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 c008a6a:	ab04      	add	r3, sp, #16
 c008a6c:	e903 0006 	stmdb	r3, {r1, r2}
  __HAL_LOCK(huart);
 c008a70:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 c008a74:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 c008a76:	2b01      	cmp	r3, #1
 c008a78:	d03a      	beq.n	c008af0 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x88>
 c008a7a:	2301      	movs	r3, #1
 c008a7c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 c008a80:	2324      	movs	r3, #36	@ 0x24
 c008a82:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 c008a86:	6803      	ldr	r3, [r0, #0]
 c008a88:	681a      	ldr	r2, [r3, #0]
 c008a8a:	f022 0201 	bic.w	r2, r2, #1
 c008a8e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 c008a90:	689a      	ldr	r2, [r3, #8]
 c008a92:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 c008a96:	430a      	orrs	r2, r1
 c008a98:	609a      	str	r2, [r3, #8]
  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 c008a9a:	b971      	cbnz	r1, c008aba <HAL_UARTEx_StopModeWakeUpSourceConfig+0x52>
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 c008a9c:	685a      	ldr	r2, [r3, #4]
 c008a9e:	f8bd 000c 	ldrh.w	r0, [sp, #12]
 c008aa2:	f022 0210 	bic.w	r2, r2, #16
 c008aa6:	4302      	orrs	r2, r0
 c008aa8:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 c008aaa:	685a      	ldr	r2, [r3, #4]
 c008aac:	f89d 100e 	ldrb.w	r1, [sp, #14]
 c008ab0:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 c008ab4:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 c008ab8:	605a      	str	r2, [r3, #4]
  __HAL_UART_ENABLE(huart);
 c008aba:	681a      	ldr	r2, [r3, #0]
 c008abc:	f042 0201 	orr.w	r2, r2, #1
 c008ac0:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 c008ac2:	f7f9 fe69 	bl	c002798 <HAL_GetTick>
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 c008ac6:	f06f 427e 	mvn.w	r2, #4261412864	@ 0xfe000000
  tickstart = HAL_GetTick();
 c008aca:	4603      	mov	r3, r0
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 c008acc:	9200      	str	r2, [sp, #0]
 c008ace:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 c008ad2:	2200      	movs	r2, #0
 c008ad4:	4620      	mov	r0, r4
 c008ad6:	f7ff fbb2 	bl	c00823e <UART_WaitOnFlagUntilTimeout>
 c008ada:	b938      	cbnz	r0, c008aec <HAL_UARTEx_StopModeWakeUpSourceConfig+0x84>
    huart->gState = HAL_UART_STATE_READY;
 c008adc:	2320      	movs	r3, #32
 c008ade:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 c008ae2:	2300      	movs	r3, #0
 c008ae4:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 c008ae8:	b004      	add	sp, #16
 c008aea:	bd10      	pop	{r4, pc}
    status = HAL_TIMEOUT;
 c008aec:	2003      	movs	r0, #3
 c008aee:	e7f8      	b.n	c008ae2 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7a>
  __HAL_LOCK(huart);
 c008af0:	2002      	movs	r0, #2
 c008af2:	e7f9      	b.n	c008ae8 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x80>

0c008af4 <HAL_UARTEx_EnableStopMode>:
  __HAL_LOCK(huart);
 c008af4:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 c008af8:	2b01      	cmp	r3, #1
 c008afa:	d00f      	beq.n	c008b1c <HAL_UARTEx_EnableStopMode+0x28>
 c008afc:	2301      	movs	r3, #1
 c008afe:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 c008b02:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008b04:	e851 2f00 	ldrex	r2, [r1]
 c008b08:	f042 0202 	orr.w	r2, r2, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008b0c:	e841 2300 	strex	r3, r2, [r1]
 c008b10:	2b00      	cmp	r3, #0
 c008b12:	d1f6      	bne.n	c008b02 <HAL_UARTEx_EnableStopMode+0xe>
  __HAL_UNLOCK(huart);
 c008b14:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 c008b18:	4618      	mov	r0, r3
 c008b1a:	4770      	bx	lr
  __HAL_LOCK(huart);
 c008b1c:	2002      	movs	r0, #2
}
 c008b1e:	4770      	bx	lr

0c008b20 <HAL_UARTEx_DisableStopMode>:
  __HAL_LOCK(huart);
 c008b20:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 c008b24:	2b01      	cmp	r3, #1
 c008b26:	d00f      	beq.n	c008b48 <HAL_UARTEx_DisableStopMode+0x28>
 c008b28:	2301      	movs	r3, #1
 c008b2a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_UESM);
 c008b2e:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008b30:	e851 2f00 	ldrex	r2, [r1]
 c008b34:	f022 0202 	bic.w	r2, r2, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008b38:	e841 2300 	strex	r3, r2, [r1]
 c008b3c:	2b00      	cmp	r3, #0
 c008b3e:	d1f6      	bne.n	c008b2e <HAL_UARTEx_DisableStopMode+0xe>
  __HAL_UNLOCK(huart);
 c008b40:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 c008b44:	4618      	mov	r0, r3
 c008b46:	4770      	bx	lr
  __HAL_LOCK(huart);
 c008b48:	2002      	movs	r0, #2
}
 c008b4a:	4770      	bx	lr

0c008b4c <HAL_UARTEx_EnableFifoMode>:
{
 c008b4c:	b510      	push	{r4, lr}
  __HAL_LOCK(huart);
 c008b4e:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 c008b52:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 c008b54:	2b01      	cmp	r3, #1
 c008b56:	d017      	beq.n	c008b88 <HAL_UARTEx_EnableFifoMode+0x3c>
  huart->gState = HAL_UART_STATE_BUSY;
 c008b58:	2324      	movs	r3, #36	@ 0x24
 c008b5a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c008b5e:	6803      	ldr	r3, [r0, #0]
 c008b60:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 c008b62:	6819      	ldr	r1, [r3, #0]
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 c008b64:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 c008b68:	f021 0101 	bic.w	r1, r1, #1
 c008b6c:	6019      	str	r1, [r3, #0]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 c008b6e:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
 c008b72:	6641      	str	r1, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c008b74:	601a      	str	r2, [r3, #0]
  UARTEx_SetNbDataToProcess(huart);
 c008b76:	f7ff feff 	bl	c008978 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 c008b7a:	2320      	movs	r3, #32
 c008b7c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 c008b80:	2000      	movs	r0, #0
 c008b82:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 c008b86:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 c008b88:	2002      	movs	r0, #2
 c008b8a:	e7fc      	b.n	c008b86 <HAL_UARTEx_EnableFifoMode+0x3a>

0c008b8c <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 c008b8c:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 c008b90:	2b01      	cmp	r3, #1
 c008b92:	d014      	beq.n	c008bbe <HAL_UARTEx_DisableFifoMode+0x32>
  huart->gState = HAL_UART_STATE_BUSY;
 c008b94:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c008b96:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c008b98:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c008b9c:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 c008b9e:	6813      	ldr	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 c008ba0:	f021 5100 	bic.w	r1, r1, #536870912	@ 0x20000000
  __HAL_UART_DISABLE(huart);
 c008ba4:	f023 0301 	bic.w	r3, r3, #1
 c008ba8:	6013      	str	r3, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 c008baa:	2300      	movs	r3, #0
 c008bac:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c008bae:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 c008bb0:	2220      	movs	r2, #32
  __HAL_UNLOCK(huart);
 c008bb2:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_READY;
 c008bb6:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  return HAL_OK;
 c008bba:	4618      	mov	r0, r3
 c008bbc:	4770      	bx	lr
  __HAL_LOCK(huart);
 c008bbe:	2002      	movs	r0, #2
}
 c008bc0:	4770      	bx	lr

0c008bc2 <HAL_UARTEx_SetTxFifoThreshold>:
{
 c008bc2:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 c008bc4:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 c008bc8:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 c008bca:	2b01      	cmp	r3, #1
 c008bcc:	d017      	beq.n	c008bfe <HAL_UARTEx_SetTxFifoThreshold+0x3c>
  huart->gState = HAL_UART_STATE_BUSY;
 c008bce:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c008bd0:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c008bd2:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c008bd6:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 c008bd8:	682b      	ldr	r3, [r5, #0]
 c008bda:	f023 0301 	bic.w	r3, r3, #1
 c008bde:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 c008be0:	68ab      	ldr	r3, [r5, #8]
 c008be2:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 c008be6:	4319      	orrs	r1, r3
 c008be8:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 c008bea:	f7ff fec5 	bl	c008978 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 c008bee:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c008bf0:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 c008bf2:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 c008bf6:	2000      	movs	r0, #0
 c008bf8:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 c008bfc:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 c008bfe:	2002      	movs	r0, #2
 c008c00:	e7fc      	b.n	c008bfc <HAL_UARTEx_SetTxFifoThreshold+0x3a>

0c008c02 <HAL_UARTEx_SetRxFifoThreshold>:
{
 c008c02:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 c008c04:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
{
 c008c08:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 c008c0a:	2b01      	cmp	r3, #1
 c008c0c:	d017      	beq.n	c008c3e <HAL_UARTEx_SetRxFifoThreshold+0x3c>
  huart->gState = HAL_UART_STATE_BUSY;
 c008c0e:	2324      	movs	r3, #36	@ 0x24
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c008c10:	6805      	ldr	r5, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 c008c12:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 c008c16:	682e      	ldr	r6, [r5, #0]
  __HAL_UART_DISABLE(huart);
 c008c18:	682b      	ldr	r3, [r5, #0]
 c008c1a:	f023 0301 	bic.w	r3, r3, #1
 c008c1e:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 c008c20:	68ab      	ldr	r3, [r5, #8]
 c008c22:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 c008c26:	4319      	orrs	r1, r3
 c008c28:	60a9      	str	r1, [r5, #8]
  UARTEx_SetNbDataToProcess(huart);
 c008c2a:	f7ff fea5 	bl	c008978 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 c008c2e:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 c008c30:	602e      	str	r6, [r5, #0]
  huart->gState = HAL_UART_STATE_READY;
 c008c32:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 c008c36:	2000      	movs	r0, #0
 c008c38:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 c008c3c:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 c008c3e:	2002      	movs	r0, #2
 c008c40:	e7fc      	b.n	c008c3c <HAL_UARTEx_SetRxFifoThreshold+0x3a>

0c008c42 <HAL_UARTEx_ReceiveToIdle>:
{
 c008c42:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c008c46:	4698      	mov	r8, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 c008c48:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
{
 c008c4c:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 c008c4e:	2b20      	cmp	r3, #32
{
 c008c50:	460f      	mov	r7, r1
 c008c52:	4616      	mov	r6, r2
 c008c54:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
  if (huart->RxState == HAL_UART_STATE_READY)
 c008c58:	d17f      	bne.n	c008d5a <HAL_UARTEx_ReceiveToIdle+0x118>
    if ((pData == NULL) || (Size == 0U))
 c008c5a:	2900      	cmp	r1, #0
 c008c5c:	d07f      	beq.n	c008d5e <HAL_UARTEx_ReceiveToIdle+0x11c>
 c008c5e:	2a00      	cmp	r2, #0
 c008c60:	d07d      	beq.n	c008d5e <HAL_UARTEx_ReceiveToIdle+0x11c>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c008c62:	2500      	movs	r5, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 c008c64:	2322      	movs	r3, #34	@ 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 c008c66:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 c008c6a:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 c008c6e:	2301      	movs	r3, #1
 c008c70:	66c3      	str	r3, [r0, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 c008c72:	6705      	str	r5, [r0, #112]	@ 0x70
    tickstart = HAL_GetTick();
 c008c74:	f7f9 fd90 	bl	c002798 <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 c008c78:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 c008c7a:	4682      	mov	sl, r0
    UART_MASK_COMPUTATION(huart);
 c008c7c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->RxXferSize  = Size;
 c008c80:	f8a4 605c 	strh.w	r6, [r4, #92]	@ 0x5c
    huart->RxXferCount = Size;
 c008c84:	f8a4 605e 	strh.w	r6, [r4, #94]	@ 0x5e
    UART_MASK_COMPUTATION(huart);
 c008c88:	d116      	bne.n	c008cb8 <HAL_UARTEx_ReceiveToIdle+0x76>
 c008c8a:	6923      	ldr	r3, [r4, #16]
 c008c8c:	b323      	cbz	r3, c008cd8 <HAL_UARTEx_ReceiveToIdle+0x96>
 c008c8e:	22ff      	movs	r2, #255	@ 0xff
    uhMask = huart->Mask;
 c008c90:	4616      	mov	r6, r2
    *RxLen = 0U;
 c008c92:	2300      	movs	r3, #0
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c008c94:	f04f 0b10 	mov.w	fp, #16
    UART_MASK_COMPUTATION(huart);
 c008c98:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
    *RxLen = 0U;
 c008c9c:	f8a8 3000 	strh.w	r3, [r8]
    while (huart->RxXferCount > 0U)
 c008ca0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c008ca4:	b29b      	uxth	r3, r3
 c008ca6:	bb03      	cbnz	r3, c008cea <HAL_UARTEx_ReceiveToIdle+0xa8>
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 c008ca8:	f8b4 205e 	ldrh.w	r2, [r4, #94]	@ 0x5e
 c008cac:	f8b4 305c 	ldrh.w	r3, [r4, #92]	@ 0x5c
 c008cb0:	1a9b      	subs	r3, r3, r2
 c008cb2:	f8a8 3000 	strh.w	r3, [r8]
    huart->RxState = HAL_UART_STATE_READY;
 c008cb6:	e023      	b.n	c008d00 <HAL_UARTEx_ReceiveToIdle+0xbe>
    UART_MASK_COMPUTATION(huart);
 c008cb8:	b933      	cbnz	r3, c008cc8 <HAL_UARTEx_ReceiveToIdle+0x86>
 c008cba:	6925      	ldr	r5, [r4, #16]
 c008cbc:	2d00      	cmp	r5, #0
 c008cbe:	d0e6      	beq.n	c008c8e <HAL_UARTEx_ReceiveToIdle+0x4c>
 c008cc0:	227f      	movs	r2, #127	@ 0x7f
      pdata16bits = NULL;
 c008cc2:	461d      	mov	r5, r3
    uhMask = huart->Mask;
 c008cc4:	4616      	mov	r6, r2
 c008cc6:	e7e4      	b.n	c008c92 <HAL_UARTEx_ReceiveToIdle+0x50>
    UART_MASK_COMPUTATION(huart);
 c008cc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 c008ccc:	d10a      	bne.n	c008ce4 <HAL_UARTEx_ReceiveToIdle+0xa2>
 c008cce:	6923      	ldr	r3, [r4, #16]
 c008cd0:	2b00      	cmp	r3, #0
 c008cd2:	d0f5      	beq.n	c008cc0 <HAL_UARTEx_ReceiveToIdle+0x7e>
 c008cd4:	223f      	movs	r2, #63	@ 0x3f
 c008cd6:	e7db      	b.n	c008c90 <HAL_UARTEx_ReceiveToIdle+0x4e>
 c008cd8:	f240 12ff 	movw	r2, #511	@ 0x1ff
      pdata16bits = (uint16_t *) pData;
 c008cdc:	463d      	mov	r5, r7
    uhMask = huart->Mask;
 c008cde:	4616      	mov	r6, r2
      pdata8bits  = NULL;
 c008ce0:	461f      	mov	r7, r3
 c008ce2:	e7d6      	b.n	c008c92 <HAL_UARTEx_ReceiveToIdle+0x50>
 c008ce4:	462a      	mov	r2, r5
    uhMask = huart->Mask;
 c008ce6:	462e      	mov	r6, r5
 c008ce8:	e7d3      	b.n	c008c92 <HAL_UARTEx_ReceiveToIdle+0x50>
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 c008cea:	6823      	ldr	r3, [r4, #0]
 c008cec:	69da      	ldr	r2, [r3, #28]
 c008cee:	06d1      	lsls	r1, r2, #27
 c008cf0:	d50c      	bpl.n	c008d0c <HAL_UARTEx_ReceiveToIdle+0xca>
        if (*RxLen > 0U)
 c008cf2:	f8b8 2000 	ldrh.w	r2, [r8]
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c008cf6:	f8c3 b020 	str.w	fp, [r3, #32]
        if (*RxLen > 0U)
 c008cfa:	b13a      	cbz	r2, c008d0c <HAL_UARTEx_ReceiveToIdle+0xca>
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 c008cfc:	2302      	movs	r3, #2
 c008cfe:	6723      	str	r3, [r4, #112]	@ 0x70
          huart->RxState = HAL_UART_STATE_READY;
 c008d00:	2320      	movs	r3, #32
          return HAL_OK;
 c008d02:	2000      	movs	r0, #0
          huart->RxState = HAL_UART_STATE_READY;
 c008d04:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
}
 c008d08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 c008d0c:	69da      	ldr	r2, [r3, #28]
 c008d0e:	0692      	lsls	r2, r2, #26
 c008d10:	d50f      	bpl.n	c008d32 <HAL_UARTEx_ReceiveToIdle+0xf0>
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 c008d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 c008d14:	4033      	ands	r3, r6
        if (pdata8bits == NULL)
 c008d16:	b9ef      	cbnz	r7, c008d54 <HAL_UARTEx_ReceiveToIdle+0x112>
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 c008d18:	f825 3b02 	strh.w	r3, [r5], #2
        *RxLen += 1U;
 c008d1c:	f8b8 3000 	ldrh.w	r3, [r8]
 c008d20:	3301      	adds	r3, #1
 c008d22:	f8a8 3000 	strh.w	r3, [r8]
        huart->RxXferCount--;
 c008d26:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 c008d2a:	3b01      	subs	r3, #1
 c008d2c:	b29b      	uxth	r3, r3
 c008d2e:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
      if (Timeout != HAL_MAX_DELAY)
 c008d32:	f1b9 3fff 	cmp.w	r9, #4294967295
 c008d36:	d0b3      	beq.n	c008ca0 <HAL_UARTEx_ReceiveToIdle+0x5e>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 c008d38:	f7f9 fd2e 	bl	c002798 <HAL_GetTick>
 c008d3c:	eba0 000a 	sub.w	r0, r0, sl
 c008d40:	4548      	cmp	r0, r9
 c008d42:	d802      	bhi.n	c008d4a <HAL_UARTEx_ReceiveToIdle+0x108>
 c008d44:	f1b9 0f00 	cmp.w	r9, #0
 c008d48:	d1aa      	bne.n	c008ca0 <HAL_UARTEx_ReceiveToIdle+0x5e>
          huart->RxState = HAL_UART_STATE_READY;
 c008d4a:	2320      	movs	r3, #32
          return HAL_TIMEOUT;
 c008d4c:	2003      	movs	r0, #3
          huart->RxState = HAL_UART_STATE_READY;
 c008d4e:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
          return HAL_TIMEOUT;
 c008d52:	e7d9      	b.n	c008d08 <HAL_UARTEx_ReceiveToIdle+0xc6>
          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 c008d54:	f807 3b01 	strb.w	r3, [r7], #1
          pdata8bits++;
 c008d58:	e7e0      	b.n	c008d1c <HAL_UARTEx_ReceiveToIdle+0xda>
    return HAL_BUSY;
 c008d5a:	2002      	movs	r0, #2
 c008d5c:	e7d4      	b.n	c008d08 <HAL_UARTEx_ReceiveToIdle+0xc6>
      return  HAL_ERROR;
 c008d5e:	2001      	movs	r0, #1
 c008d60:	e7d2      	b.n	c008d08 <HAL_UARTEx_ReceiveToIdle+0xc6>

0c008d62 <HAL_UARTEx_ReceiveToIdle_IT>:
{
 c008d62:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 c008d64:	f8d0 608c 	ldr.w	r6, [r0, #140]	@ 0x8c
{
 c008d68:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 c008d6a:	2e20      	cmp	r6, #32
 c008d6c:	d11a      	bne.n	c008da4 <HAL_UARTEx_ReceiveToIdle_IT+0x42>
    if ((pData == NULL) || (Size == 0U))
 c008d6e:	b909      	cbnz	r1, c008d74 <HAL_UARTEx_ReceiveToIdle_IT+0x12>
      return HAL_ERROR;
 c008d70:	2001      	movs	r0, #1
}
 c008d72:	bd70      	pop	{r4, r5, r6, pc}
    if ((pData == NULL) || (Size == 0U))
 c008d74:	2a00      	cmp	r2, #0
 c008d76:	d0fb      	beq.n	c008d70 <HAL_UARTEx_ReceiveToIdle_IT+0xe>
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 c008d78:	2301      	movs	r3, #1
 c008d7a:	66c3      	str	r3, [r0, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 c008d7c:	2300      	movs	r3, #0
 c008d7e:	6703      	str	r3, [r0, #112]	@ 0x70
    (void)UART_Start_Receive_IT(huart, pData, Size);
 c008d80:	f7ff fcdb 	bl	c00873a <UART_Start_Receive_IT>
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c008d84:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 c008d86:	2b01      	cmp	r3, #1
 c008d88:	d1f2      	bne.n	c008d70 <HAL_UARTEx_ReceiveToIdle_IT+0xe>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c008d8a:	2210      	movs	r2, #16
 c008d8c:	6823      	ldr	r3, [r4, #0]
 c008d8e:	621a      	str	r2, [r3, #32]
 c008d90:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008d92:	e852 3f00 	ldrex	r3, [r2]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c008d96:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008d9a:	e842 3000 	strex	r0, r3, [r2]
 c008d9e:	2800      	cmp	r0, #0
 c008da0:	d1f7      	bne.n	c008d92 <HAL_UARTEx_ReceiveToIdle_IT+0x30>
 c008da2:	e7e6      	b.n	c008d72 <HAL_UARTEx_ReceiveToIdle_IT+0x10>
    return HAL_BUSY;
 c008da4:	2002      	movs	r0, #2
 c008da6:	e7e4      	b.n	c008d72 <HAL_UARTEx_ReceiveToIdle_IT+0x10>

0c008da8 <HAL_UARTEx_ReceiveToIdle_DMA>:
{
 c008da8:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 c008daa:	f8d0 608c 	ldr.w	r6, [r0, #140]	@ 0x8c
{
 c008dae:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 c008db0:	2e20      	cmp	r6, #32
 c008db2:	d11c      	bne.n	c008dee <HAL_UARTEx_ReceiveToIdle_DMA+0x46>
    if ((pData == NULL) || (Size == 0U))
 c008db4:	b909      	cbnz	r1, c008dba <HAL_UARTEx_ReceiveToIdle_DMA+0x12>
      return HAL_ERROR;
 c008db6:	2001      	movs	r0, #1
}
 c008db8:	bd70      	pop	{r4, r5, r6, pc}
    if ((pData == NULL) || (Size == 0U))
 c008dba:	2a00      	cmp	r2, #0
 c008dbc:	d0fb      	beq.n	c008db6 <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 c008dbe:	2301      	movs	r3, #1
 c008dc0:	66c3      	str	r3, [r0, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 c008dc2:	2300      	movs	r3, #0
 c008dc4:	6703      	str	r3, [r0, #112]	@ 0x70
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 c008dc6:	f7ff fd65 	bl	c008894 <UART_Start_Receive_DMA>
    if (status == HAL_OK)
 c008dca:	2800      	cmp	r0, #0
 c008dcc:	d1f4      	bne.n	c008db8 <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 c008dce:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 c008dd0:	2b01      	cmp	r3, #1
 c008dd2:	d1f0      	bne.n	c008db6 <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 c008dd4:	2210      	movs	r2, #16
 c008dd6:	6823      	ldr	r3, [r4, #0]
 c008dd8:	621a      	str	r2, [r3, #32]
 c008dda:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 c008ddc:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 c008de0:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 c008de4:	e842 3100 	strex	r1, r3, [r2]
 c008de8:	2900      	cmp	r1, #0
 c008dea:	d1f7      	bne.n	c008ddc <HAL_UARTEx_ReceiveToIdle_DMA+0x34>
 c008dec:	e7e4      	b.n	c008db8 <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
    return HAL_BUSY;
 c008dee:	2002      	movs	r0, #2
 c008df0:	e7e2      	b.n	c008db8 <HAL_UARTEx_ReceiveToIdle_DMA+0x10>

0c008df2 <HAL_UARTEx_GetRxEventType>:
  return (huart->RxEventType);
 c008df2:	6f00      	ldr	r0, [r0, #112]	@ 0x70
}
 c008df4:	4770      	bx	lr
 c008df6:	bf00      	nop

0c008df8 <__acle_se_SecureContext_Init>:
secureportNON_SECURE_CALLABLE void SecureContext_Init( void )
{
	uint32_t ulIPSR;

	/* Read the Interrupt Program Status Register (IPSR) value. */
	secureportREAD_IPSR( ulIPSR );
 c008df8:	f3ef 8305 	mrs	r3, IPSR

	/* Do nothing if the processor is running in the Thread Mode. IPSR is zero
	 * when the processor is running in the Thread Mode. */
	if( ulIPSR != 0 )
 c008dfc:	b13b      	cbz	r3, c008e0e <__acle_se_SecureContext_Init+0x16>
	{
		/* No stack for thread mode until a task's context is loaded. */
		secureportSET_PSPLIM( securecontextNO_STACK );
 c008dfe:	2300      	movs	r3, #0
 c008e00:	f383 880b 	msr	PSPLIM, r3
		secureportSET_PSP( securecontextNO_STACK );
 c008e04:	f383 8809 	msr	PSP, r3
			secureportSET_CONTROL( securecontextCONTROL_VALUE_UNPRIVILEGED );
		}
		#else /* configENABLE_MPU */
		{
			/* Configure thread mode to use PSP and to be privileged.. */
			secureportSET_CONTROL( securecontextCONTROL_VALUE_PRIVILEGED );
 c008e08:	2302      	movs	r3, #2
 c008e0a:	f383 8814 	msr	CONTROL, r3
		}
		#endif /* configENABLE_MPU */
	}
}
 c008e0e:	4670      	mov	r0, lr
 c008e10:	4671      	mov	r1, lr
 c008e12:	4672      	mov	r2, lr
 c008e14:	4673      	mov	r3, lr
 c008e16:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c008e1a:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c008e1e:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c008e22:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c008e26:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c008e2a:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c008e2e:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c008e32:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c008e36:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c008e3a:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c008e3e:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c008e42:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c008e46:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c008e4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c008e4e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c008e52:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c008e56:	f38e 8c00 	msr	CPSR_fs, lr
 c008e5a:	b410      	push	{r4}
 c008e5c:	eef1 ca10 	vmrs	ip, fpscr
 c008e60:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c008e64:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c008e68:	ea0c 0c04 	and.w	ip, ip, r4
 c008e6c:	eee1 ca10 	vmsr	fpscr, ip
 c008e70:	bc10      	pop	{r4}
 c008e72:	46f4      	mov	ip, lr
 c008e74:	4774      	bxns	lr

0c008e76 <__acle_se_SecureContext_AllocateContext>:
#if( configENABLE_MPU == 1 )
	secureportNON_SECURE_CALLABLE SecureContextHandle_t SecureContext_AllocateContext( uint32_t ulSecureStackSize, uint32_t ulIsTaskPrivileged )
#else /* configENABLE_MPU */
	secureportNON_SECURE_CALLABLE SecureContextHandle_t SecureContext_AllocateContext( uint32_t ulSecureStackSize )
#endif /* configENABLE_MPU */
{
 c008e76:	b538      	push	{r3, r4, r5, lr}
 c008e78:	4605      	mov	r5, r0
	#if( configENABLE_MPU == 1 )
		uint32_t *pulCurrentStackPointer = NULL;
	#endif /* configENABLE_MPU */

	/* Read the Interrupt Program Status Register (IPSR) value. */
	secureportREAD_IPSR( ulIPSR );
 c008e7a:	f3ef 8305 	mrs	r3, IPSR

	/* Do nothing if the processor is running in the Thread Mode. IPSR is zero
	 * when the processor is running in the Thread Mode. */
	if( ulIPSR != 0 )
 c008e7e:	2b00      	cmp	r3, #0
 c008e80:	d046      	beq.n	c008f10 <__acle_se_SecureContext_AllocateContext+0x9a>
	{
		/* Allocate the context structure. */
		xSecureContextHandle = ( SecureContextHandle_t ) pvPortMalloc( sizeof( SecureContext_t ) );
 c008e82:	200c      	movs	r0, #12
 c008e84:	f000 f932 	bl	c0090ec <pvPortMalloc>

		if( xSecureContextHandle != NULL )
 c008e88:	4604      	mov	r4, r0
 c008e8a:	2800      	cmp	r0, #0
 c008e8c:	d040      	beq.n	c008f10 <__acle_se_SecureContext_AllocateContext+0x9a>
		{
			/* Allocate the stack space. */
			pucStackMemory = pvPortMalloc( ulSecureStackSize );
 c008e8e:	4628      	mov	r0, r5
 c008e90:	f000 f92c 	bl	c0090ec <pvPortMalloc>

			if( pucStackMemory != NULL )
 c008e94:	b3c8      	cbz	r0, c008f0a <__acle_se_SecureContext_AllocateContext+0x94>
				 * location. Note that this location is next to the last
				 * allocated byte because the hardware decrements the stack
				 * pointer before writing i.e. if stack pointer is 0x2, a push
				 * operation will decrement the stack pointer to 0x1 and then
				 * write at 0x1. */
				xSecureContextHandle->pucStackStart = pucStackMemory + ulSecureStackSize;
 c008e96:	4405      	add	r5, r0

				/* The stack cannot go beyond this location. This value is
				 * programmed in the PSPLIM register on context switch.*/
				xSecureContextHandle->pucStackLimit = pucStackMemory;
 c008e98:	e9c4 0501 	strd	r0, r5, [r4, #4]
				}
				#else /* configENABLE_MPU */
				{
					/* Current SP is set to the starting of the stack. This
					 * value programmed in the PSP register on context switch. */
					xSecureContextHandle->pucCurrentStackPointer = xSecureContextHandle->pucStackStart;
 c008e9c:	6025      	str	r5, [r4, #0]
			}
		}
	}

	return xSecureContextHandle;
}
 c008e9e:	4620      	mov	r0, r4
 c008ea0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 c008ea4:	4671      	mov	r1, lr
 c008ea6:	4672      	mov	r2, lr
 c008ea8:	4673      	mov	r3, lr
 c008eaa:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c008eae:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c008eb2:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c008eb6:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c008eba:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c008ebe:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c008ec2:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c008ec6:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c008eca:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c008ece:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c008ed2:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c008ed6:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c008eda:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c008ede:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c008ee2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c008ee6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c008eea:	f38e 8c00 	msr	CPSR_fs, lr
 c008eee:	b410      	push	{r4}
 c008ef0:	eef1 ca10 	vmrs	ip, fpscr
 c008ef4:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c008ef8:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c008efc:	ea0c 0c04 	and.w	ip, ip, r4
 c008f00:	eee1 ca10 	vmsr	fpscr, ip
 c008f04:	bc10      	pop	{r4}
 c008f06:	46f4      	mov	ip, lr
 c008f08:	4774      	bxns	lr
				vPortFree( xSecureContextHandle );
 c008f0a:	4620      	mov	r0, r4
 c008f0c:	f000 f970 	bl	c0091f0 <vPortFree>
	SecureContextHandle_t xSecureContextHandle = NULL;
 c008f10:	2400      	movs	r4, #0
	return xSecureContextHandle;
 c008f12:	e7c4      	b.n	c008e9e <__acle_se_SecureContext_AllocateContext+0x28>

0c008f14 <__acle_se_SecureContext_FreeContext>:
/*-----------------------------------------------------------*/

secureportNON_SECURE_CALLABLE void SecureContext_FreeContext( SecureContextHandle_t xSecureContextHandle )
{
 c008f14:	b510      	push	{r4, lr}
 c008f16:	4604      	mov	r4, r0
	uint32_t ulIPSR;

	/* Read the Interrupt Program Status Register (IPSR) value. */
	secureportREAD_IPSR( ulIPSR );
 c008f18:	f3ef 8305 	mrs	r3, IPSR

	/* Do nothing if the processor is running in the Thread Mode. IPSR is zero
	 * when the processor is running in the Thread Mode. */
	if( ulIPSR != 0 )
 c008f1c:	b163      	cbz	r3, c008f38 <__acle_se_SecureContext_FreeContext+0x24>
	{
		/* Ensure that valid parameters are passed. */
		secureportASSERT( xSecureContextHandle != NULL );
 c008f1e:	b928      	cbnz	r0, c008f2c <__acle_se_SecureContext_FreeContext+0x18>
 c008f20:	2301      	movs	r3, #1
 c008f22:	f383 8810 	msr	PRIMASK, r3
 c008f26:	f383 8890 	msr	PRIMASK_NS, r3
 c008f2a:	e7fe      	b.n	c008f2a <__acle_se_SecureContext_FreeContext+0x16>

		/* Free the stack space. */
		vPortFree( xSecureContextHandle->pucStackLimit );
 c008f2c:	6840      	ldr	r0, [r0, #4]
 c008f2e:	f000 f95f 	bl	c0091f0 <vPortFree>

		/* Free the context itself. */
		vPortFree( xSecureContextHandle );
 c008f32:	4620      	mov	r0, r4
 c008f34:	f000 f95c 	bl	c0091f0 <vPortFree>
	}
}
 c008f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c008f3c:	4670      	mov	r0, lr
 c008f3e:	4671      	mov	r1, lr
 c008f40:	4672      	mov	r2, lr
 c008f42:	4673      	mov	r3, lr
 c008f44:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c008f48:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c008f4c:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c008f50:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c008f54:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c008f58:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c008f5c:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c008f60:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c008f64:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c008f68:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c008f6c:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c008f70:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c008f74:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c008f78:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c008f7c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c008f80:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c008f84:	f38e 8c00 	msr	CPSR_fs, lr
 c008f88:	b410      	push	{r4}
 c008f8a:	eef1 ca10 	vmrs	ip, fpscr
 c008f8e:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c008f92:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c008f96:	ea0c 0c04 	and.w	ip, ip, r4
 c008f9a:	eee1 ca10 	vmsr	fpscr, ip
 c008f9e:	bc10      	pop	{r4}
 c008fa0:	46f4      	mov	ip, lr
 c008fa2:	4774      	bxns	lr

0c008fa4 <__acle_se_SecureContext_LoadContext>:
#include "secure_port_macros.h"

secureportNON_SECURE_CALLABLE void SecureContext_LoadContext( SecureContextHandle_t xSecureContextHandle )
{
	/* xSecureContextHandle value is in r0. */
	__asm volatile
 c008fa4:	f3ef 8105 	mrs	r1, IPSR
 c008fa8:	b121      	cbz	r1, c008fb4 <load_ctx_therad_mode>
 c008faa:	c806      	ldmia	r0!, {r1, r2}
 c008fac:	f382 880b 	msr	PSPLIM, r2
 c008fb0:	f381 8809 	msr	PSP, r1

0c008fb4 <load_ctx_therad_mode>:
 c008fb4:	bf00      	nop
	" load_ctx_therad_mode:						\n"
	"	nop										\n"
	"											\n"
	:::"r0", "r1", "r2"
	);
}
 c008fb6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c008fba:	4670      	mov	r0, lr
 c008fbc:	4671      	mov	r1, lr
 c008fbe:	4672      	mov	r2, lr
 c008fc0:	4673      	mov	r3, lr
 c008fc2:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c008fc6:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c008fca:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c008fce:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c008fd2:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c008fd6:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c008fda:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c008fde:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c008fe2:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c008fe6:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c008fea:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c008fee:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c008ff2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c008ff6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c008ffa:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c008ffe:	f38e 8c00 	msr	CPSR_fs, lr
 c009002:	b410      	push	{r4}
 c009004:	eef1 ca10 	vmrs	ip, fpscr
 c009008:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c00900c:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c009010:	ea0c 0c04 	and.w	ip, ip, r4
 c009014:	eee1 ca10 	vmsr	fpscr, ip
 c009018:	bc10      	pop	{r4}
 c00901a:	46f4      	mov	ip, lr
 c00901c:	4774      	bxns	lr

0c00901e <__acle_se_SecureContext_SaveContext>:
/*-----------------------------------------------------------*/

secureportNON_SECURE_CALLABLE void SecureContext_SaveContext( SecureContextHandle_t xSecureContextHandle )
{
	/* xSecureContextHandle value is in r0. */
	__asm volatile
 c00901e:	f3ef 8105 	mrs	r1, IPSR
 c009022:	b139      	cbz	r1, c009034 <save_ctx_therad_mode>
 c009024:	f3ef 8109 	mrs	r1, PSP
 c009028:	6001      	str	r1, [r0, #0]
 c00902a:	2100      	movs	r1, #0
 c00902c:	f381 880b 	msr	PSPLIM, r1
 c009030:	f381 8809 	msr	PSP, r1

0c009034 <save_ctx_therad_mode>:
 c009034:	bf00      	nop
	" save_ctx_therad_mode:						\n"
	"	nop										\n"
	"											\n"
	:: "i" ( securecontextNO_STACK ) : "r1", "memory"
	);
}
 c009036:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c00903a:	4670      	mov	r0, lr
 c00903c:	4671      	mov	r1, lr
 c00903e:	4672      	mov	r2, lr
 c009040:	4673      	mov	r3, lr
 c009042:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c009046:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c00904a:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c00904e:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c009052:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c009056:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c00905a:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c00905e:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c009062:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c009066:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c00906a:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c00906e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c009072:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c009076:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c00907a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c00907e:	f38e 8c00 	msr	CPSR_fs, lr
 c009082:	b410      	push	{r4}
 c009084:	eef1 ca10 	vmrs	ip, fpscr
 c009088:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c00908c:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c009090:	ea0c 0c04 	and.w	ip, ip, r4
 c009094:	eee1 ca10 	vmsr	fpscr, ip
 c009098:	bc10      	pop	{r4}
 c00909a:	46f4      	mov	ip, lr
 c00909c:	4774      	bxns	lr
	...

0c0090a0 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * secureheapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 c0090a0:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	 * than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 c0090a2:	4b10      	ldr	r3, [pc, #64]	@ (c0090e4 <prvInsertBlockIntoFreeList+0x44>)
 c0090a4:	461a      	mov	r2, r3
 c0090a6:	681b      	ldr	r3, [r3, #0]
 c0090a8:	4283      	cmp	r3, r0
 c0090aa:	d3fb      	bcc.n	c0090a4 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	 * make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 c0090ac:	6854      	ldr	r4, [r2, #4]
 c0090ae:	1911      	adds	r1, r2, r4
 c0090b0:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 c0090b2:	bf01      	itttt	eq
 c0090b4:	6841      	ldreq	r1, [r0, #4]
		pxBlockToInsert = pxIterator;
 c0090b6:	4610      	moveq	r0, r2
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 c0090b8:	1909      	addeq	r1, r1, r4
 c0090ba:	6051      	streq	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	 * make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 c0090bc:	6844      	ldr	r4, [r0, #4]
 c0090be:	1901      	adds	r1, r0, r4
 c0090c0:	428b      	cmp	r3, r1
 c0090c2:	d10c      	bne.n	c0090de <prvInsertBlockIntoFreeList+0x3e>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 c0090c4:	4908      	ldr	r1, [pc, #32]	@ (c0090e8 <prvInsertBlockIntoFreeList+0x48>)
 c0090c6:	6809      	ldr	r1, [r1, #0]
 c0090c8:	428b      	cmp	r3, r1
 c0090ca:	d003      	beq.n	c0090d4 <prvInsertBlockIntoFreeList+0x34>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 c0090cc:	6859      	ldr	r1, [r3, #4]
 c0090ce:	4421      	add	r1, r4
 c0090d0:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 c0090d2:	6819      	ldr	r1, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	 * before and the block after, then it's pxNextFreeBlock pointer will have
	 * already been set, and should not be set here as that would make it point
	 * to itself. */
	if( pxIterator != pxBlockToInsert )
 c0090d4:	4290      	cmp	r0, r2
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 c0090d6:	6001      	str	r1, [r0, #0]
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 c0090d8:	bf18      	it	ne
 c0090da:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 c0090dc:	bd10      	pop	{r4, pc}
 c0090de:	4619      	mov	r1, r3
 c0090e0:	e7f8      	b.n	c0090d4 <prvInsertBlockIntoFreeList+0x34>
 c0090e2:	bf00      	nop
 c0090e4:	300023ec 	.word	0x300023ec
 c0090e8:	300023e8 	.word	0x300023e8

0c0090ec <pvPortMalloc>:
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	/* If this is the first call to malloc then the heap will require
	 * initialisation to setup the list of free blocks. */
	if( pxEnd == NULL )
 c0090ec:	493a      	ldr	r1, [pc, #232]	@ (c0091d8 <pvPortMalloc+0xec>)
{
 c0090ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if( pxEnd == NULL )
 c0090f2:	680b      	ldr	r3, [r1, #0]
 c0090f4:	4d39      	ldr	r5, [pc, #228]	@ (c0091dc <pvPortMalloc+0xf0>)
 c0090f6:	bb0b      	cbnz	r3, c00913c <pvPortMalloc+0x50>
	uxAddress = ( size_t ) ucHeap;
 c0090f8:	4a39      	ldr	r2, [pc, #228]	@ (c0091e0 <pvPortMalloc+0xf4>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 c0090fa:	4e3a      	ldr	r6, [pc, #232]	@ (c0091e4 <pvPortMalloc+0xf8>)
	if( ( uxAddress & secureportBYTE_ALIGNMENT_MASK ) != 0 )
 c0090fc:	0754      	lsls	r4, r2, #29
		uxAddress += ( secureportBYTE_ALIGNMENT - 1 );
 c0090fe:	bf1f      	itttt	ne
 c009100:	1dd4      	addne	r4, r2, #7
		uxAddress &= ~( ( size_t ) secureportBYTE_ALIGNMENT_MASK );
 c009102:	f024 0407 	bicne.w	r4, r4, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 c009106:	f502 5220 	addne.w	r2, r2, #10240	@ 0x2800
 c00910a:	1b13      	subne	r3, r2, r4
size_t xTotalHeapSize = secureconfigTOTAL_HEAP_SIZE;
 c00910c:	bf0c      	ite	eq
 c00910e:	f44f 5320 	moveq.w	r3, #10240	@ 0x2800
		uxAddress &= ~( ( size_t ) secureportBYTE_ALIGNMENT_MASK );
 c009112:	4622      	movne	r2, r4
	xStart.xBlockSize = ( size_t ) 0;
 c009114:	2400      	movs	r4, #0
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 c009116:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 c009118:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) secureportBYTE_ALIGNMENT_MASK );
 c00911a:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 c00911e:	6074      	str	r4, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 c009120:	6032      	str	r2, [r6, #0]
	pxEnd->pxNextFreeBlock = NULL;
 c009122:	e9c3 4400 	strd	r4, r4, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 c009126:	1a9c      	subs	r4, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 c009128:	e9c2 3400 	strd	r3, r4, [r2]
	pxEnd = ( void * ) uxAddress;
 c00912c:	600b      	str	r3, [r1, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 c00912e:	4b2e      	ldr	r3, [pc, #184]	@ (c0091e8 <pvPortMalloc+0xfc>)
 c009130:	601c      	str	r4, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 c009132:	4b2e      	ldr	r3, [pc, #184]	@ (c0091ec <pvPortMalloc+0x100>)
 c009134:	601c      	str	r4, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * secureheapBITS_PER_BYTE ) - 1 );
 c009136:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 c00913a:	602b      	str	r3, [r5, #0]

	/* Check the requested block size is not so large that the top bit is set.
	 * The top bit of the block size member of the BlockLink_t structure is used
	 * to determine who owns the block - the application or the kernel, so it
	 * must be free. */
	if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 c00913c:	682e      	ldr	r6, [r5, #0]
 c00913e:	4206      	tst	r6, r0
 c009140:	d147      	bne.n	c0091d2 <pvPortMalloc+0xe6>
	{
		/* The wanted size is increased so it can contain a BlockLink_t
		 * structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
 c009142:	2800      	cmp	r0, #0
 c009144:	d046      	beq.n	c0091d4 <pvPortMalloc+0xe8>
		{
			xWantedSize += xHeapStructSize;
 c009146:	f100 0308 	add.w	r3, r0, #8

			/* Ensure that blocks are always aligned to the required number of
			 * bytes. */
			if( ( xWantedSize & secureportBYTE_ALIGNMENT_MASK ) != 0x00 )
 c00914a:	0740      	lsls	r0, r0, #29
			{
				/* Byte alignment required. */
				xWantedSize += ( secureportBYTE_ALIGNMENT - ( xWantedSize & secureportBYTE_ALIGNMENT_MASK ) );
 c00914c:	bf1c      	itt	ne
 c00914e:	f023 0307 	bicne.w	r3, r3, #7
 c009152:	3308      	addne	r3, #8
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 c009154:	2b00      	cmp	r3, #0
 c009156:	d03c      	beq.n	c0091d2 <pvPortMalloc+0xe6>
 c009158:	f8df 8090 	ldr.w	r8, [pc, #144]	@ c0091ec <pvPortMalloc+0x100>
 c00915c:	f8d8 5000 	ldr.w	r5, [r8]
 c009160:	429d      	cmp	r5, r3
 c009162:	d336      	bcc.n	c0091d2 <pvPortMalloc+0xe6>
		{
			/* Traverse the list from the start (lowest address) block until
			 * one of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
 c009164:	4a1f      	ldr	r2, [pc, #124]	@ (c0091e4 <pvPortMalloc+0xf8>)
 c009166:	6814      	ldr	r4, [r2, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 c009168:	6860      	ldr	r0, [r4, #4]
 c00916a:	4298      	cmp	r0, r3
 c00916c:	d201      	bcs.n	c009172 <pvPortMalloc+0x86>
 c00916e:	6827      	ldr	r7, [r4, #0]
 c009170:	b98f      	cbnz	r7, c009196 <pvPortMalloc+0xaa>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			 * not found. */
			if( pxBlock != pxEnd )
 c009172:	6809      	ldr	r1, [r1, #0]
 c009174:	42a1      	cmp	r1, r4
 c009176:	d02c      	beq.n	c0091d2 <pvPortMalloc+0xe6>
				 * BlockLink_t structure at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );

				/* This block is being returned for use so must be taken out
				 * of the list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 c009178:	6821      	ldr	r1, [r4, #0]
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 c00917a:	6817      	ldr	r7, [r2, #0]
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 c00917c:	6011      	str	r1, [r2, #0]

				/* If the block is larger than required it can be split into
				 * two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > secureheapMINIMUM_BLOCK_SIZE )
 c00917e:	1ac2      	subs	r2, r0, r3
 c009180:	2a10      	cmp	r2, #16
 c009182:	d90f      	bls.n	c0091a4 <pvPortMalloc+0xb8>
				{
					/* This block is to be split into two.  Create a new
					 * block following the number of bytes requested. The void
					 * cast is used to prevent byte alignment warnings from the
					 * compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 c009184:	18e0      	adds	r0, r4, r3
					secureportASSERT( ( ( ( size_t ) pxNewBlockLink ) & secureportBYTE_ALIGNMENT_MASK ) == 0 );
 c009186:	0741      	lsls	r1, r0, #29
 c009188:	d008      	beq.n	c00919c <pvPortMalloc+0xb0>
 c00918a:	2301      	movs	r3, #1
 c00918c:	f383 8810 	msr	PRIMASK, r3
 c009190:	f383 8890 	msr	PRIMASK_NS, r3
 c009194:	e7fe      	b.n	c009194 <pvPortMalloc+0xa8>
				pxPreviousBlock = pxBlock;
 c009196:	4622      	mov	r2, r4
				pxBlock = pxBlock->pxNextFreeBlock;
 c009198:	463c      	mov	r4, r7
 c00919a:	e7e5      	b.n	c009168 <pvPortMalloc+0x7c>

					/* Calculate the sizes of two blocks split from the single
					 * block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 c00919c:	6042      	str	r2, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
 c00919e:	6063      	str	r3, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( pxNewBlockLink );
 c0091a0:	f7ff ff7e 	bl	c0090a0 <prvInsertBlockIntoFreeList>
				}

				/* The block is being returned - it is allocated and owned by
				 * the application and has no "next" block. */
				pxBlock->xBlockSize |= xBlockAllocatedBit;
				pxBlock->pxNextFreeBlock = NULL;
 c0091a4:	2300      	movs	r3, #0
				if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 c0091a6:	4910      	ldr	r1, [pc, #64]	@ (c0091e8 <pvPortMalloc+0xfc>)
				xFreeBytesRemaining -= pxBlock->xBlockSize;
 c0091a8:	6862      	ldr	r2, [r4, #4]
				if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 c0091aa:	6808      	ldr	r0, [r1, #0]
				xFreeBytesRemaining -= pxBlock->xBlockSize;
 c0091ac:	1aad      	subs	r5, r5, r2
				if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 c0091ae:	4285      	cmp	r5, r0
					xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 c0091b0:	bf38      	it	cc
 c0091b2:	600d      	strcc	r5, [r1, #0]
				pxBlock->xBlockSize |= xBlockAllocatedBit;
 c0091b4:	4316      	orrs	r6, r2
				pxBlock->pxNextFreeBlock = NULL;
 c0091b6:	6023      	str	r3, [r4, #0]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	secureportASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) secureportBYTE_ALIGNMENT_MASK ) == 0 );
 c0091b8:	077b      	lsls	r3, r7, #29
				xFreeBytesRemaining -= pxBlock->xBlockSize;
 c0091ba:	f8c8 5000 	str.w	r5, [r8]
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 c0091be:	f107 0008 	add.w	r0, r7, #8
				pxBlock->xBlockSize |= xBlockAllocatedBit;
 c0091c2:	6066      	str	r6, [r4, #4]
	secureportASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) secureportBYTE_ALIGNMENT_MASK ) == 0 );
 c0091c4:	d006      	beq.n	c0091d4 <pvPortMalloc+0xe8>
 c0091c6:	2301      	movs	r3, #1
 c0091c8:	f383 8810 	msr	PRIMASK, r3
 c0091cc:	f383 8890 	msr	PRIMASK_NS, r3
 c0091d0:	e7fe      	b.n	c0091d0 <pvPortMalloc+0xe4>
void *pvReturn = NULL;
 c0091d2:	2000      	movs	r0, #0
	return pvReturn;
}
 c0091d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 c0091d8:	300023e8 	.word	0x300023e8
 c0091dc:	300023dc 	.word	0x300023dc
 c0091e0:	300023f4 	.word	0x300023f4
 c0091e4:	300023ec 	.word	0x300023ec
 c0091e8:	300023e0 	.word	0x300023e0
 c0091ec:	300023e4 	.word	0x300023e4

0c0091f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 c0091f0:	b510      	push	{r4, lr}
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
 c0091f2:	b320      	cbz	r0, c00923e <vPortFree+0x4e>

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		secureportASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 c0091f4:	4b12      	ldr	r3, [pc, #72]	@ (c009240 <vPortFree+0x50>)
 c0091f6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 c0091fa:	6819      	ldr	r1, [r3, #0]
 c0091fc:	2301      	movs	r3, #1
 c0091fe:	420a      	tst	r2, r1
 c009200:	d104      	bne.n	c00920c <vPortFree+0x1c>
 c009202:	f383 8810 	msr	PRIMASK, r3
 c009206:	f383 8890 	msr	PRIMASK_NS, r3
 c00920a:	e7fe      	b.n	c00920a <vPortFree+0x1a>
		secureportASSERT( pxLink->pxNextFreeBlock == NULL );
 c00920c:	f850 4c08 	ldr.w	r4, [r0, #-8]
 c009210:	b124      	cbz	r4, c00921c <vPortFree+0x2c>
 c009212:	f383 8810 	msr	PRIMASK, r3
 c009216:	f383 8890 	msr	PRIMASK_NS, r3
 c00921a:	e7fe      	b.n	c00921a <vPortFree+0x2a>
		{
			if( pxLink->pxNextFreeBlock == NULL )
			{
				/* The block is being returned to the heap - it is no longer
				 * allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 c00921c:	ea22 0201 	bic.w	r2, r2, r1
 c009220:	f840 2c04 	str.w	r2, [r0, #-4]

				secureportDISABLE_NON_SECURE_INTERRUPTS();
 c009224:	f383 8890 	msr	PRIMASK_NS, r3
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 c009228:	4a06      	ldr	r2, [pc, #24]	@ (c009244 <vPortFree+0x54>)
 c00922a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 c00922e:	6811      	ldr	r1, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 c009230:	3808      	subs	r0, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 c009232:	440b      	add	r3, r1
 c009234:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 c009236:	f7ff ff33 	bl	c0090a0 <prvInsertBlockIntoFreeList>
				}
				secureportENABLE_NON_SECURE_INTERRUPTS();
 c00923a:	f384 8890 	msr	PRIMASK_NS, r4
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 c00923e:	bd10      	pop	{r4, pc}
 c009240:	300023dc 	.word	0x300023dc
 c009244:	300023e4 	.word	0x300023e4

0c009248 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
	return xFreeBytesRemaining;
}
 c009248:	4b01      	ldr	r3, [pc, #4]	@ (c009250 <xPortGetFreeHeapSize+0x8>)
 c00924a:	6818      	ldr	r0, [r3, #0]
 c00924c:	4770      	bx	lr
 c00924e:	bf00      	nop
 c009250:	300023e4 	.word	0x300023e4

0c009254 <xPortGetMinimumEverFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetMinimumEverFreeHeapSize( void )
{
	return xMinimumEverFreeBytesRemaining;
}
 c009254:	4b01      	ldr	r3, [pc, #4]	@ (c00925c <xPortGetMinimumEverFreeHeapSize+0x8>)
 c009256:	6818      	ldr	r0, [r3, #0]
 c009258:	4770      	bx	lr
 c00925a:	bf00      	nop
 c00925c:	300023e0 	.word	0x300023e0

0c009260 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
	/* This just exists to keep the linker quiet. */
}
 c009260:	4770      	bx	lr
 c009262:	bf00      	nop

0c009264 <__acle_se_SecureInit_DePrioritizeNSExceptions>:
secureportNON_SECURE_CALLABLE void SecureInit_DePrioritizeNSExceptions( void )
{
	uint32_t ulIPSR;

	 /* Read the Interrupt Program Status Register (IPSR) value. */
	secureportREAD_IPSR( ulIPSR );
 c009264:	f3ef 8305 	mrs	r3, IPSR

	/* Do nothing if the processor is running in the Thread Mode. IPSR is zero
	 * when the processor is running in the Thread Mode. */
	if( ulIPSR != 0 )
 c009268:	b153      	cbz	r3, c009280 <__acle_se_SecureInit_DePrioritizeNSExceptions+0x1c>
	{
		*( secureinitSCB_AIRCR ) =	( *( secureinitSCB_AIRCR ) & ~( secureinitSCB_AIRCR_VECTKEY_MASK | secureinitSCB_AIRCR_PRIS_MASK ) ) |
 c00926a:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 c00926e:	f8d2 3d0c 	ldr.w	r3, [r2, #3340]	@ 0xd0c
									( ( 0x05FAUL << secureinitSCB_AIRCR_VECTKEY_POS ) & secureinitSCB_AIRCR_VECTKEY_MASK ) |
 c009272:	b29b      	uxth	r3, r3
 c009274:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 c009278:	f443 3310 	orr.w	r3, r3, #147456	@ 0x24000
		*( secureinitSCB_AIRCR ) =	( *( secureinitSCB_AIRCR ) & ~( secureinitSCB_AIRCR_VECTKEY_MASK | secureinitSCB_AIRCR_PRIS_MASK ) ) |
 c00927c:	f8c2 3d0c 	str.w	r3, [r2, #3340]	@ 0xd0c
									( ( 0x1UL	<< secureinitSCB_AIRCR_PRIS_POS )	& secureinitSCB_AIRCR_PRIS_MASK );
	}
}
 c009280:	4670      	mov	r0, lr
 c009282:	4671      	mov	r1, lr
 c009284:	4672      	mov	r2, lr
 c009286:	4673      	mov	r3, lr
 c009288:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c00928c:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c009290:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c009294:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c009298:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c00929c:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c0092a0:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c0092a4:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c0092a8:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c0092ac:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c0092b0:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c0092b4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c0092b8:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c0092bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c0092c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c0092c4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c0092c8:	f38e 8c00 	msr	CPSR_fs, lr
 c0092cc:	b410      	push	{r4}
 c0092ce:	eef1 ca10 	vmrs	ip, fpscr
 c0092d2:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c0092d6:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c0092da:	ea0c 0c04 	and.w	ip, ip, r4
 c0092de:	eee1 ca10 	vmsr	fpscr, ip
 c0092e2:	bc10      	pop	{r4}
 c0092e4:	46f4      	mov	ip, lr
 c0092e6:	4774      	bxns	lr

0c0092e8 <__acle_se_SecureInit_EnableNSFPUAccess>:
secureportNON_SECURE_CALLABLE void SecureInit_EnableNSFPUAccess( void )
{
	uint32_t ulIPSR;

	 /* Read the Interrupt Program Status Register (IPSR) value. */
	secureportREAD_IPSR( ulIPSR );
 c0092e8:	f3ef 8305 	mrs	r3, IPSR

	/* Do nothing if the processor is running in the Thread Mode. IPSR is zero
	 * when the processor is running in the Thread Mode. */
	if( ulIPSR != 0 )
 c0092ec:	b19b      	cbz	r3, c009316 <__acle_se_SecureInit_EnableNSFPUAccess+0x2e>
	{
		/* CP10 = 1 ==> Non-secure access to the Floating Point Unit is
		 * permitted. CP11 should be programmed to the same value as CP10. */
		*( secureinitNSACR ) |= ( secureinitNSACR_CP10_MASK | secureinitNSACR_CP11_MASK );
 c0092ee:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 c0092f2:	f8d3 2d8c 	ldr.w	r2, [r3, #3468]	@ 0xd8c
 c0092f6:	f442 6240 	orr.w	r2, r2, #3072	@ 0xc00
 c0092fa:	f8c3 2d8c 	str.w	r2, [r3, #3468]	@ 0xd8c

		/* LSPENS = 0 ==> LSPEN is writable fron non-secure state. This ensures
		 * that we can enable/disable lazy stacking in port.c file. */
		*( secureinitFPCCR ) &= ~ ( secureinitFPCCR_LSPENS_MASK );
 c0092fe:	f8d3 2f34 	ldr.w	r2, [r3, #3892]	@ 0xf34
 c009302:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 c009306:	f8c3 2f34 	str.w	r2, [r3, #3892]	@ 0xf34

		/* TS = 1 ==> Treat FP registers as secure i.e. callee saved FP
		 * registers (S16-S31) are also pushed to stack on exception entry and
		 * restored on exception return. */
		*( secureinitFPCCR ) |= ( secureinitFPCCR_TS_MASK );
 c00930a:	f8d3 2f34 	ldr.w	r2, [r3, #3892]	@ 0xf34
 c00930e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 c009312:	f8c3 2f34 	str.w	r2, [r3, #3892]	@ 0xf34
	}
}
 c009316:	4670      	mov	r0, lr
 c009318:	4671      	mov	r1, lr
 c00931a:	4672      	mov	r2, lr
 c00931c:	4673      	mov	r3, lr
 c00931e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c009322:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c009326:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c00932a:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c00932e:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c009332:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c009336:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c00933a:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c00933e:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c009342:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c009346:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c00934a:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c00934e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c009352:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c009356:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c00935a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c00935e:	f38e 8c00 	msr	CPSR_fs, lr
 c009362:	b410      	push	{r4}
 c009364:	eef1 ca10 	vmrs	ip, fpscr
 c009368:	f64f 7460 	movw	r4, #65376	@ 0xff60
 c00936c:	f6c0 74ff 	movt	r4, #4095	@ 0xfff
 c009370:	ea0c 0c04 	and.w	ip, ip, r4
 c009374:	eee1 ca10 	vmsr	fpscr, ip
 c009378:	bc10      	pop	{r4}
 c00937a:	46f4      	mov	ip, lr
 c00937c:	4774      	bxns	lr

0c00937e <strlen>:
 c00937e:	4603      	mov	r3, r0
 c009380:	f813 2b01 	ldrb.w	r2, [r3], #1
 c009384:	2a00      	cmp	r2, #0
 c009386:	d1fb      	bne.n	c009380 <strlen+0x2>
 c009388:	1a18      	subs	r0, r3, r0
 c00938a:	3801      	subs	r0, #1
 c00938c:	4770      	bx	lr

0c00938e <__gnu_cmse_nonsecure_call>:
 c00938e:	e92d 4fe0 	stmdb	sp!, {r5, r6, r7, r8, r9, sl, fp, lr}
 c009392:	4627      	mov	r7, r4
 c009394:	46a0      	mov	r8, r4
 c009396:	46a1      	mov	r9, r4
 c009398:	46a2      	mov	sl, r4
 c00939a:	46a3      	mov	fp, r4
 c00939c:	46a4      	mov	ip, r4
 c00939e:	ed2d 8b10 	vpush	{d8-d15}
 c0093a2:	f04f 0500 	mov.w	r5, #0
 c0093a6:	ec45 5b18 	vmov	d8, r5, r5
 c0093aa:	ec45 5a19 	vmov	s18, s19, r5, r5
 c0093ae:	ec45 5a1a 	vmov	s20, s21, r5, r5
 c0093b2:	ec45 5a1b 	vmov	s22, s23, r5, r5
 c0093b6:	ec45 5a1c 	vmov	s24, s25, r5, r5
 c0093ba:	ec45 5a1d 	vmov	s26, s27, r5, r5
 c0093be:	ec45 5a1e 	vmov	s28, s29, r5, r5
 c0093c2:	ec45 5a1f 	vmov	s30, s31, r5, r5
 c0093c6:	eef1 5a10 	vmrs	r5, fpscr
 c0093ca:	f64f 7660 	movw	r6, #65376	@ 0xff60
 c0093ce:	f6c0 76ff 	movt	r6, #4095	@ 0xfff
 c0093d2:	4035      	ands	r5, r6
 c0093d4:	eee1 5a10 	vmsr	fpscr, r5
 c0093d8:	f384 8800 	msr	CPSR_f, r4
 c0093dc:	4625      	mov	r5, r4
 c0093de:	4626      	mov	r6, r4
 c0093e0:	47a4      	blxns	r4
 c0093e2:	ecbd 8b10 	vpop	{d8-d15}
 c0093e6:	e8bd 8fe0 	ldmia.w	sp!, {r5, r6, r7, r8, r9, sl, fp, pc}
	...

0c0093ec <__aeabi_uldivmod>:
 c0093ec:	b953      	cbnz	r3, c009404 <__aeabi_uldivmod+0x18>
 c0093ee:	b94a      	cbnz	r2, c009404 <__aeabi_uldivmod+0x18>
 c0093f0:	2900      	cmp	r1, #0
 c0093f2:	bf08      	it	eq
 c0093f4:	2800      	cmpeq	r0, #0
 c0093f6:	bf1c      	itt	ne
 c0093f8:	f04f 31ff 	movne.w	r1, #4294967295
 c0093fc:	f04f 30ff 	movne.w	r0, #4294967295
 c009400:	f000 b9b0 	b.w	c009764 <__aeabi_idiv0>
 c009404:	f1ad 0c08 	sub.w	ip, sp, #8
 c009408:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 c00940c:	f000 f806 	bl	c00941c <__udivmoddi4>
 c009410:	f8dd e004 	ldr.w	lr, [sp, #4]
 c009414:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 c009418:	b004      	add	sp, #16
 c00941a:	4770      	bx	lr

0c00941c <__udivmoddi4>:
 c00941c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c009420:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 c009422:	4688      	mov	r8, r1
 c009424:	4604      	mov	r4, r0
 c009426:	468e      	mov	lr, r1
 c009428:	2b00      	cmp	r3, #0
 c00942a:	d14a      	bne.n	c0094c2 <__udivmoddi4+0xa6>
 c00942c:	428a      	cmp	r2, r1
 c00942e:	4617      	mov	r7, r2
 c009430:	d95f      	bls.n	c0094f2 <__udivmoddi4+0xd6>
 c009432:	fab2 f682 	clz	r6, r2
 c009436:	b14e      	cbz	r6, c00944c <__udivmoddi4+0x30>
 c009438:	f1c6 0320 	rsb	r3, r6, #32
 c00943c:	fa01 fe06 	lsl.w	lr, r1, r6
 c009440:	40b7      	lsls	r7, r6
 c009442:	40b4      	lsls	r4, r6
 c009444:	fa20 f303 	lsr.w	r3, r0, r3
 c009448:	ea43 0e0e 	orr.w	lr, r3, lr
 c00944c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 c009450:	fa1f fc87 	uxth.w	ip, r7
 c009454:	0c23      	lsrs	r3, r4, #16
 c009456:	fbbe f1f8 	udiv	r1, lr, r8
 c00945a:	fb08 ee11 	mls	lr, r8, r1, lr
 c00945e:	fb01 f20c 	mul.w	r2, r1, ip
 c009462:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 c009466:	429a      	cmp	r2, r3
 c009468:	d907      	bls.n	c00947a <__udivmoddi4+0x5e>
 c00946a:	18fb      	adds	r3, r7, r3
 c00946c:	f101 30ff 	add.w	r0, r1, #4294967295
 c009470:	d202      	bcs.n	c009478 <__udivmoddi4+0x5c>
 c009472:	429a      	cmp	r2, r3
 c009474:	f200 8154 	bhi.w	c009720 <__udivmoddi4+0x304>
 c009478:	4601      	mov	r1, r0
 c00947a:	1a9b      	subs	r3, r3, r2
 c00947c:	b2a2      	uxth	r2, r4
 c00947e:	fbb3 f0f8 	udiv	r0, r3, r8
 c009482:	fb08 3310 	mls	r3, r8, r0, r3
 c009486:	fb00 fc0c 	mul.w	ip, r0, ip
 c00948a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 c00948e:	4594      	cmp	ip, r2
 c009490:	d90b      	bls.n	c0094aa <__udivmoddi4+0x8e>
 c009492:	18ba      	adds	r2, r7, r2
 c009494:	f100 33ff 	add.w	r3, r0, #4294967295
 c009498:	bf2c      	ite	cs
 c00949a:	2401      	movcs	r4, #1
 c00949c:	2400      	movcc	r4, #0
 c00949e:	4594      	cmp	ip, r2
 c0094a0:	d902      	bls.n	c0094a8 <__udivmoddi4+0x8c>
 c0094a2:	2c00      	cmp	r4, #0
 c0094a4:	f000 813f 	beq.w	c009726 <__udivmoddi4+0x30a>
 c0094a8:	4618      	mov	r0, r3
 c0094aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 c0094ae:	eba2 020c 	sub.w	r2, r2, ip
 c0094b2:	2100      	movs	r1, #0
 c0094b4:	b11d      	cbz	r5, c0094be <__udivmoddi4+0xa2>
 c0094b6:	40f2      	lsrs	r2, r6
 c0094b8:	2300      	movs	r3, #0
 c0094ba:	e9c5 2300 	strd	r2, r3, [r5]
 c0094be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c0094c2:	428b      	cmp	r3, r1
 c0094c4:	d905      	bls.n	c0094d2 <__udivmoddi4+0xb6>
 c0094c6:	b10d      	cbz	r5, c0094cc <__udivmoddi4+0xb0>
 c0094c8:	e9c5 0100 	strd	r0, r1, [r5]
 c0094cc:	2100      	movs	r1, #0
 c0094ce:	4608      	mov	r0, r1
 c0094d0:	e7f5      	b.n	c0094be <__udivmoddi4+0xa2>
 c0094d2:	fab3 f183 	clz	r1, r3
 c0094d6:	2900      	cmp	r1, #0
 c0094d8:	d14e      	bne.n	c009578 <__udivmoddi4+0x15c>
 c0094da:	4543      	cmp	r3, r8
 c0094dc:	f0c0 8112 	bcc.w	c009704 <__udivmoddi4+0x2e8>
 c0094e0:	4282      	cmp	r2, r0
 c0094e2:	f240 810f 	bls.w	c009704 <__udivmoddi4+0x2e8>
 c0094e6:	4608      	mov	r0, r1
 c0094e8:	2d00      	cmp	r5, #0
 c0094ea:	d0e8      	beq.n	c0094be <__udivmoddi4+0xa2>
 c0094ec:	e9c5 4e00 	strd	r4, lr, [r5]
 c0094f0:	e7e5      	b.n	c0094be <__udivmoddi4+0xa2>
 c0094f2:	2a00      	cmp	r2, #0
 c0094f4:	f000 80ac 	beq.w	c009650 <__udivmoddi4+0x234>
 c0094f8:	fab2 f682 	clz	r6, r2
 c0094fc:	2e00      	cmp	r6, #0
 c0094fe:	f040 80bb 	bne.w	c009678 <__udivmoddi4+0x25c>
 c009502:	1a8b      	subs	r3, r1, r2
 c009504:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 c009508:	b2bc      	uxth	r4, r7
 c00950a:	2101      	movs	r1, #1
 c00950c:	0c02      	lsrs	r2, r0, #16
 c00950e:	b280      	uxth	r0, r0
 c009510:	fbb3 fcfe 	udiv	ip, r3, lr
 c009514:	fb0e 331c 	mls	r3, lr, ip, r3
 c009518:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 c00951c:	fb04 f20c 	mul.w	r2, r4, ip
 c009520:	429a      	cmp	r2, r3
 c009522:	d90e      	bls.n	c009542 <__udivmoddi4+0x126>
 c009524:	18fb      	adds	r3, r7, r3
 c009526:	f10c 38ff 	add.w	r8, ip, #4294967295
 c00952a:	bf2c      	ite	cs
 c00952c:	f04f 0901 	movcs.w	r9, #1
 c009530:	f04f 0900 	movcc.w	r9, #0
 c009534:	429a      	cmp	r2, r3
 c009536:	d903      	bls.n	c009540 <__udivmoddi4+0x124>
 c009538:	f1b9 0f00 	cmp.w	r9, #0
 c00953c:	f000 80ec 	beq.w	c009718 <__udivmoddi4+0x2fc>
 c009540:	46c4      	mov	ip, r8
 c009542:	1a9b      	subs	r3, r3, r2
 c009544:	fbb3 f8fe 	udiv	r8, r3, lr
 c009548:	fb0e 3318 	mls	r3, lr, r8, r3
 c00954c:	fb04 f408 	mul.w	r4, r4, r8
 c009550:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 c009554:	4294      	cmp	r4, r2
 c009556:	d90b      	bls.n	c009570 <__udivmoddi4+0x154>
 c009558:	18ba      	adds	r2, r7, r2
 c00955a:	f108 33ff 	add.w	r3, r8, #4294967295
 c00955e:	bf2c      	ite	cs
 c009560:	2001      	movcs	r0, #1
 c009562:	2000      	movcc	r0, #0
 c009564:	4294      	cmp	r4, r2
 c009566:	d902      	bls.n	c00956e <__udivmoddi4+0x152>
 c009568:	2800      	cmp	r0, #0
 c00956a:	f000 80d1 	beq.w	c009710 <__udivmoddi4+0x2f4>
 c00956e:	4698      	mov	r8, r3
 c009570:	1b12      	subs	r2, r2, r4
 c009572:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 c009576:	e79d      	b.n	c0094b4 <__udivmoddi4+0x98>
 c009578:	f1c1 0620 	rsb	r6, r1, #32
 c00957c:	408b      	lsls	r3, r1
 c00957e:	fa08 f401 	lsl.w	r4, r8, r1
 c009582:	fa00 f901 	lsl.w	r9, r0, r1
 c009586:	fa22 f706 	lsr.w	r7, r2, r6
 c00958a:	fa28 f806 	lsr.w	r8, r8, r6
 c00958e:	408a      	lsls	r2, r1
 c009590:	431f      	orrs	r7, r3
 c009592:	fa20 f306 	lsr.w	r3, r0, r6
 c009596:	0c38      	lsrs	r0, r7, #16
 c009598:	4323      	orrs	r3, r4
 c00959a:	fa1f fc87 	uxth.w	ip, r7
 c00959e:	0c1c      	lsrs	r4, r3, #16
 c0095a0:	fbb8 fef0 	udiv	lr, r8, r0
 c0095a4:	fb00 881e 	mls	r8, r0, lr, r8
 c0095a8:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 c0095ac:	fb0e f80c 	mul.w	r8, lr, ip
 c0095b0:	45a0      	cmp	r8, r4
 c0095b2:	d90e      	bls.n	c0095d2 <__udivmoddi4+0x1b6>
 c0095b4:	193c      	adds	r4, r7, r4
 c0095b6:	f10e 3aff 	add.w	sl, lr, #4294967295
 c0095ba:	bf2c      	ite	cs
 c0095bc:	f04f 0b01 	movcs.w	fp, #1
 c0095c0:	f04f 0b00 	movcc.w	fp, #0
 c0095c4:	45a0      	cmp	r8, r4
 c0095c6:	d903      	bls.n	c0095d0 <__udivmoddi4+0x1b4>
 c0095c8:	f1bb 0f00 	cmp.w	fp, #0
 c0095cc:	f000 80b8 	beq.w	c009740 <__udivmoddi4+0x324>
 c0095d0:	46d6      	mov	lr, sl
 c0095d2:	eba4 0408 	sub.w	r4, r4, r8
 c0095d6:	fa1f f883 	uxth.w	r8, r3
 c0095da:	fbb4 f3f0 	udiv	r3, r4, r0
 c0095de:	fb00 4413 	mls	r4, r0, r3, r4
 c0095e2:	fb03 fc0c 	mul.w	ip, r3, ip
 c0095e6:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 c0095ea:	45a4      	cmp	ip, r4
 c0095ec:	d90e      	bls.n	c00960c <__udivmoddi4+0x1f0>
 c0095ee:	193c      	adds	r4, r7, r4
 c0095f0:	f103 30ff 	add.w	r0, r3, #4294967295
 c0095f4:	bf2c      	ite	cs
 c0095f6:	f04f 0801 	movcs.w	r8, #1
 c0095fa:	f04f 0800 	movcc.w	r8, #0
 c0095fe:	45a4      	cmp	ip, r4
 c009600:	d903      	bls.n	c00960a <__udivmoddi4+0x1ee>
 c009602:	f1b8 0f00 	cmp.w	r8, #0
 c009606:	f000 809f 	beq.w	c009748 <__udivmoddi4+0x32c>
 c00960a:	4603      	mov	r3, r0
 c00960c:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 c009610:	eba4 040c 	sub.w	r4, r4, ip
 c009614:	fba0 ec02 	umull	lr, ip, r0, r2
 c009618:	4564      	cmp	r4, ip
 c00961a:	4673      	mov	r3, lr
 c00961c:	46e0      	mov	r8, ip
 c00961e:	d302      	bcc.n	c009626 <__udivmoddi4+0x20a>
 c009620:	d107      	bne.n	c009632 <__udivmoddi4+0x216>
 c009622:	45f1      	cmp	r9, lr
 c009624:	d205      	bcs.n	c009632 <__udivmoddi4+0x216>
 c009626:	ebbe 0302 	subs.w	r3, lr, r2
 c00962a:	eb6c 0c07 	sbc.w	ip, ip, r7
 c00962e:	3801      	subs	r0, #1
 c009630:	46e0      	mov	r8, ip
 c009632:	b15d      	cbz	r5, c00964c <__udivmoddi4+0x230>
 c009634:	ebb9 0203 	subs.w	r2, r9, r3
 c009638:	eb64 0408 	sbc.w	r4, r4, r8
 c00963c:	fa04 f606 	lsl.w	r6, r4, r6
 c009640:	fa22 f301 	lsr.w	r3, r2, r1
 c009644:	40cc      	lsrs	r4, r1
 c009646:	431e      	orrs	r6, r3
 c009648:	e9c5 6400 	strd	r6, r4, [r5]
 c00964c:	2100      	movs	r1, #0
 c00964e:	e736      	b.n	c0094be <__udivmoddi4+0xa2>
 c009650:	fbb1 fcf2 	udiv	ip, r1, r2
 c009654:	0c01      	lsrs	r1, r0, #16
 c009656:	4614      	mov	r4, r2
 c009658:	b280      	uxth	r0, r0
 c00965a:	4696      	mov	lr, r2
 c00965c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 c009660:	2620      	movs	r6, #32
 c009662:	4690      	mov	r8, r2
 c009664:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 c009668:	4610      	mov	r0, r2
 c00966a:	fbb1 f1f2 	udiv	r1, r1, r2
 c00966e:	eba3 0308 	sub.w	r3, r3, r8
 c009672:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 c009676:	e74b      	b.n	c009510 <__udivmoddi4+0xf4>
 c009678:	40b7      	lsls	r7, r6
 c00967a:	f1c6 0320 	rsb	r3, r6, #32
 c00967e:	fa01 f206 	lsl.w	r2, r1, r6
 c009682:	fa21 f803 	lsr.w	r8, r1, r3
 c009686:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 c00968a:	fa20 f303 	lsr.w	r3, r0, r3
 c00968e:	b2bc      	uxth	r4, r7
 c009690:	40b0      	lsls	r0, r6
 c009692:	4313      	orrs	r3, r2
 c009694:	0c02      	lsrs	r2, r0, #16
 c009696:	0c19      	lsrs	r1, r3, #16
 c009698:	b280      	uxth	r0, r0
 c00969a:	fbb8 f9fe 	udiv	r9, r8, lr
 c00969e:	fb0e 8819 	mls	r8, lr, r9, r8
 c0096a2:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 c0096a6:	fb09 f804 	mul.w	r8, r9, r4
 c0096aa:	4588      	cmp	r8, r1
 c0096ac:	d951      	bls.n	c009752 <__udivmoddi4+0x336>
 c0096ae:	1879      	adds	r1, r7, r1
 c0096b0:	f109 3cff 	add.w	ip, r9, #4294967295
 c0096b4:	bf2c      	ite	cs
 c0096b6:	f04f 0a01 	movcs.w	sl, #1
 c0096ba:	f04f 0a00 	movcc.w	sl, #0
 c0096be:	4588      	cmp	r8, r1
 c0096c0:	d902      	bls.n	c0096c8 <__udivmoddi4+0x2ac>
 c0096c2:	f1ba 0f00 	cmp.w	sl, #0
 c0096c6:	d031      	beq.n	c00972c <__udivmoddi4+0x310>
 c0096c8:	eba1 0108 	sub.w	r1, r1, r8
 c0096cc:	fbb1 f9fe 	udiv	r9, r1, lr
 c0096d0:	fb09 f804 	mul.w	r8, r9, r4
 c0096d4:	fb0e 1119 	mls	r1, lr, r9, r1
 c0096d8:	b29b      	uxth	r3, r3
 c0096da:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 c0096de:	4543      	cmp	r3, r8
 c0096e0:	d235      	bcs.n	c00974e <__udivmoddi4+0x332>
 c0096e2:	18fb      	adds	r3, r7, r3
 c0096e4:	f109 31ff 	add.w	r1, r9, #4294967295
 c0096e8:	bf2c      	ite	cs
 c0096ea:	f04f 0a01 	movcs.w	sl, #1
 c0096ee:	f04f 0a00 	movcc.w	sl, #0
 c0096f2:	4543      	cmp	r3, r8
 c0096f4:	d2bb      	bcs.n	c00966e <__udivmoddi4+0x252>
 c0096f6:	f1ba 0f00 	cmp.w	sl, #0
 c0096fa:	d1b8      	bne.n	c00966e <__udivmoddi4+0x252>
 c0096fc:	f1a9 0102 	sub.w	r1, r9, #2
 c009700:	443b      	add	r3, r7
 c009702:	e7b4      	b.n	c00966e <__udivmoddi4+0x252>
 c009704:	1a84      	subs	r4, r0, r2
 c009706:	eb68 0203 	sbc.w	r2, r8, r3
 c00970a:	2001      	movs	r0, #1
 c00970c:	4696      	mov	lr, r2
 c00970e:	e6eb      	b.n	c0094e8 <__udivmoddi4+0xcc>
 c009710:	443a      	add	r2, r7
 c009712:	f1a8 0802 	sub.w	r8, r8, #2
 c009716:	e72b      	b.n	c009570 <__udivmoddi4+0x154>
 c009718:	f1ac 0c02 	sub.w	ip, ip, #2
 c00971c:	443b      	add	r3, r7
 c00971e:	e710      	b.n	c009542 <__udivmoddi4+0x126>
 c009720:	3902      	subs	r1, #2
 c009722:	443b      	add	r3, r7
 c009724:	e6a9      	b.n	c00947a <__udivmoddi4+0x5e>
 c009726:	443a      	add	r2, r7
 c009728:	3802      	subs	r0, #2
 c00972a:	e6be      	b.n	c0094aa <__udivmoddi4+0x8e>
 c00972c:	eba7 0808 	sub.w	r8, r7, r8
 c009730:	f1a9 0c02 	sub.w	ip, r9, #2
 c009734:	4441      	add	r1, r8
 c009736:	fbb1 f9fe 	udiv	r9, r1, lr
 c00973a:	fb09 f804 	mul.w	r8, r9, r4
 c00973e:	e7c9      	b.n	c0096d4 <__udivmoddi4+0x2b8>
 c009740:	f1ae 0e02 	sub.w	lr, lr, #2
 c009744:	443c      	add	r4, r7
 c009746:	e744      	b.n	c0095d2 <__udivmoddi4+0x1b6>
 c009748:	3b02      	subs	r3, #2
 c00974a:	443c      	add	r4, r7
 c00974c:	e75e      	b.n	c00960c <__udivmoddi4+0x1f0>
 c00974e:	4649      	mov	r1, r9
 c009750:	e78d      	b.n	c00966e <__udivmoddi4+0x252>
 c009752:	eba1 0108 	sub.w	r1, r1, r8
 c009756:	46cc      	mov	ip, r9
 c009758:	fbb1 f9fe 	udiv	r9, r1, lr
 c00975c:	fb09 f804 	mul.w	r8, r9, r4
 c009760:	e7b8      	b.n	c0096d4 <__udivmoddi4+0x2b8>
 c009762:	bf00      	nop

0c009764 <__aeabi_idiv0>:
 c009764:	4770      	bx	lr
 c009766:	bf00      	nop

0c009768 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
Reset_Handler:

  ldr   sp, =_estack    /* set stack pointer */
 c009768:	f8df d034 	ldr.w	sp, [pc, #52]	@ c0097a0 <LoopForever+0x2>
	.type	Reset_Handler, %function

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 c00976c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 c00976e:	e003      	b.n	c009778 <LoopCopyDataInit>

0c009770 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 c009770:	4b0c      	ldr	r3, [pc, #48]	@ (c0097a4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 c009772:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 c009774:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 c009776:	3104      	adds	r1, #4

0c009778 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 c009778:	480b      	ldr	r0, [pc, #44]	@ (c0097a8 <LoopForever+0xa>)
	ldr	r3, =_edata
 c00977a:	4b0c      	ldr	r3, [pc, #48]	@ (c0097ac <LoopForever+0xe>)
	adds	r2, r0, r1
 c00977c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 c00977e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 c009780:	d3f6      	bcc.n	c009770 <CopyDataInit>
	ldr	r2, =_sbss
 c009782:	4a0b      	ldr	r2, [pc, #44]	@ (c0097b0 <LoopForever+0x12>)
	b	LoopFillZerobss
 c009784:	e002      	b.n	c00978c <LoopFillZerobss>

0c009786 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 c009786:	2300      	movs	r3, #0
	str	r3, [r2], #4
 c009788:	f842 3b04 	str.w	r3, [r2], #4

0c00978c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 c00978c:	4b09      	ldr	r3, [pc, #36]	@ (c0097b4 <LoopForever+0x16>)
	cmp	r2, r3
 c00978e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 c009790:	d3f9      	bcc.n	c009786 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 c009792:	f7f8 fe9d 	bl	c0024d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 c009796:	f000 fccb 	bl	c00a130 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 c00979a:	f000 f80f 	bl	c0097bc <main>

0c00979e <LoopForever>:

LoopForever:
    b LoopForever
 c00979e:	e7fe      	b.n	c00979e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 c0097a0:	30018000 	.word	0x30018000
	ldr	r3, =_sidata
 c0097a4:	0c00b410 	.word	0x0c00b410
	ldr	r0, =_sdata
 c0097a8:	30000000 	.word	0x30000000
	ldr	r3, =_edata
 c0097ac:	30000088 	.word	0x30000088
	ldr	r2, =_sbss
 c0097b0:	30000088 	.word	0x30000088
	ldr	r3, = _ebss
 c0097b4:	30004d40 	.word	0x30004d40

0c0097b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 c0097b8:	e7fe      	b.n	c0097b8 <ADC1_2_IRQHandler>
	...

0c0097bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 c0097bc:	b500      	push	{lr}
  /* SAU/IDAU, FPU and interrupts secure/non-secure allocation setup done */
  /* in SystemInit() based on partition_stm32l552xx.h file's definitions. */

  /* USER CODE BEGIN 1 */
  /* Enable SecureFault handler (HardFault is default) */
  SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
 c0097be:	4a7d      	ldr	r2, [pc, #500]	@ (c0099b4 <main+0x1f8>)
{
 c0097c0:	b0a5      	sub	sp, #148	@ 0x94
  SCB->SHCSR |= SCB_SHCSR_SECUREFAULTENA_Msk;
 c0097c2:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 c0097c4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 c0097c8:	6253      	str	r3, [r2, #36]	@ 0x24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 c0097ca:	f7f8 ffc9 	bl	c002760 <HAL_Init>

  /* USER CODE BEGIN GTZC_S_Init 0 */

  /* USER CODE END GTZC_S_Init 0 */

  MPCBB_ConfigTypeDef MPCBB_NonSecureArea_Desc = {0};
 c0097ce:	2100      	movs	r1, #0
 c0097d0:	226c      	movs	r2, #108	@ 0x6c
 c0097d2:	a809      	add	r0, sp, #36	@ 0x24
 c0097d4:	f000 fc34 	bl	c00a040 <memset>
  /* USER CODE BEGIN GTZC_S_Init 1 */

  /* USER CODE END GTZC_S_Init 1 */
  MPCBB_NonSecureArea_Desc.SecureRWIllegalMode = GTZC_MPCBB_SRWILADIS_ENABLE;
  MPCBB_NonSecureArea_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0xFFFFFFFF;
 c0097d8:	f04f 33ff 	mov.w	r3, #4294967295
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[20] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[21] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[22] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[23] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c0097dc:	f04f 5040 	mov.w	r0, #805306368	@ 0x30000000
 c0097e0:	a909      	add	r1, sp, #36	@ 0x24
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0xFFFFFFFF;
 c0097e2:	e9cd 330b 	strd	r3, r3, [sp, #44]	@ 0x2c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0xFFFFFFFF;
 c0097e6:	e9cd 330d 	strd	r3, r3, [sp, #52]	@ 0x34
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0xFFFFFFFF;
 c0097ea:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0xFFFFFFFF;
 c0097ee:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[9] =   0xFFFFFFFF;
 c0097f2:	e9cd 3313 	strd	r3, r3, [sp, #76]	@ 0x4c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[11] =   0xFFFFFFFF;
 c0097f6:	e9cd 3315 	strd	r3, r3, [sp, #84]	@ 0x54
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c0097fa:	f7fb f81c 	bl	c004836 <HAL_GTZC_MPCBB_ConfigMem>
 c0097fe:	b100      	cbz	r0, c009802 <main+0x46>
 c009800:	e7fe      	b.n	c009800 <main+0x44>
  {
    Error_Handler();
  }
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0x00000000;
 c009802:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0x00000000;
 c009806:	e9cd 000d 	strd	r0, r0, [sp, #52]	@ 0x34
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0x00000000;
 c00980a:	e9cd 000f 	strd	r0, r0, [sp, #60]	@ 0x3c
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0x00000000;
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0x00000000;
 c00980e:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 c009812:	9023      	str	r0, [sp, #140]	@ 0x8c
  if (HAL_GTZC_MPCBB_ConfigMem(SRAM2_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 c009814:	a909      	add	r1, sp, #36	@ 0x24
 c009816:	4868      	ldr	r0, [pc, #416]	@ (c0099b8 <main+0x1fc>)
 c009818:	f7fb f80d 	bl	c004836 <HAL_GTZC_MPCBB_ConfigMem>
 c00981c:	4605      	mov	r5, r0
 c00981e:	b100      	cbz	r0, c009822 <main+0x66>
 c009820:	e7fe      	b.n	c009820 <main+0x64>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 c009822:	4c66      	ldr	r4, [pc, #408]	@ (c0099bc <main+0x200>)
 c009824:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c009826:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c00982a:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c00982c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c00982e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 c009832:	9309      	str	r3, [sp, #36]	@ 0x24
 c009834:	9b09      	ldr	r3, [sp, #36]	@ 0x24
  HAL_PWREx_EnableVddIO2();
 c009836:	f7fb fd9d 	bl	c005374 <HAL_PWREx_EnableVddIO2>

  /*IO attributes management functions */
  HAL_GPIO_ConfigPinAttributes(GPIOG, GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_NSEC);
 c00983a:	4861      	ldr	r0, [pc, #388]	@ (c0099c0 <main+0x204>)
 c00983c:	462a      	mov	r2, r5
 c00983e:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 c009842:	f7fa fe5f 	bl	c004504 <HAL_GPIO_ConfigPinAttributes>
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 c009846:	4628      	mov	r0, r5
 c009848:	f7fb fb1e 	bl	c004e88 <HAL_ICACHE_ConfigAssociativityMode>
 c00984c:	b100      	cbz	r0, c009850 <main+0x94>
 c00984e:	e7fe      	b.n	c00984e <main+0x92>
  if (HAL_ICACHE_Enable() != HAL_OK)
 c009850:	f7fb fb4a 	bl	c004ee8 <HAL_ICACHE_Enable>
 c009854:	4605      	mov	r5, r0
 c009856:	b100      	cbz	r0, c00985a <main+0x9e>
 c009858:	e7fe      	b.n	c009858 <main+0x9c>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 c00985a:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
  HAL_GPIO_ConfigPinAttributes(GPIOA, GPIO_PIN_All, GPIO_PIN_NSEC);
 c00985c:	4602      	mov	r2, r0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 c00985e:	f043 0301 	orr.w	r3, r3, #1
 c009862:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c009864:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
  HAL_GPIO_ConfigPinAttributes(GPIOA, GPIO_PIN_All, GPIO_PIN_NSEC);
 c009866:	f64f 71ff 	movw	r1, #65535	@ 0xffff
  __HAL_RCC_GPIOA_CLK_ENABLE();
 c00986a:	f003 0301 	and.w	r3, r3, #1
 c00986e:	9301      	str	r3, [sp, #4]
 c009870:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 c009872:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
  HAL_GPIO_ConfigPinAttributes(GPIOA, GPIO_PIN_All, GPIO_PIN_NSEC);
 c009874:	4853      	ldr	r0, [pc, #332]	@ (c0099c4 <main+0x208>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 c009876:	f043 0302 	orr.w	r3, r3, #2
 c00987a:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c00987c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c00987e:	f003 0302 	and.w	r3, r3, #2
 c009882:	9302      	str	r3, [sp, #8]
 c009884:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 c009886:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c009888:	f043 0304 	orr.w	r3, r3, #4
 c00988c:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c00988e:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c009890:	f003 0304 	and.w	r3, r3, #4
 c009894:	9303      	str	r3, [sp, #12]
 c009896:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 c009898:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c00989a:	f043 0308 	orr.w	r3, r3, #8
 c00989e:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c0098a0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0098a2:	f003 0308 	and.w	r3, r3, #8
 c0098a6:	9304      	str	r3, [sp, #16]
 c0098a8:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 c0098aa:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0098ac:	f043 0310 	orr.w	r3, r3, #16
 c0098b0:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c0098b2:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0098b4:	f003 0310 	and.w	r3, r3, #16
 c0098b8:	9305      	str	r3, [sp, #20]
 c0098ba:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 c0098bc:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0098be:	f043 0320 	orr.w	r3, r3, #32
 c0098c2:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c0098c4:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0098c6:	f003 0320 	and.w	r3, r3, #32
 c0098ca:	9306      	str	r3, [sp, #24]
 c0098cc:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 c0098ce:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0098d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c0098d4:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c0098d6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0098d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 c0098dc:	9307      	str	r3, [sp, #28]
 c0098de:	9b07      	ldr	r3, [sp, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 c0098e0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0098e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c0098e6:	64e3      	str	r3, [r4, #76]	@ 0x4c
 c0098e8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 c0098ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 c0098ee:	9308      	str	r3, [sp, #32]
 c0098f0:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_ConfigPinAttributes(GPIOA, GPIO_PIN_All, GPIO_PIN_NSEC);
 c0098f2:	f7fa fe07 	bl	c004504 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOB, GPIO_PIN_All, GPIO_PIN_NSEC);
 c0098f6:	462a      	mov	r2, r5
 c0098f8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c0098fc:	4832      	ldr	r0, [pc, #200]	@ (c0099c8 <main+0x20c>)
 c0098fe:	f7fa fe01 	bl	c004504 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOC, (GPIO_PIN_All & ~(GPIO_PIN_7)), GPIO_PIN_NSEC);
 c009902:	462a      	mov	r2, r5
 c009904:	f64f 717f 	movw	r1, #65407	@ 0xff7f
 c009908:	4830      	ldr	r0, [pc, #192]	@ (c0099cc <main+0x210>)
 c00990a:	f7fa fdfb 	bl	c004504 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOD, GPIO_PIN_All, GPIO_PIN_NSEC);
 c00990e:	462a      	mov	r2, r5
 c009910:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c009914:	482e      	ldr	r0, [pc, #184]	@ (c0099d0 <main+0x214>)
 c009916:	f7fa fdf5 	bl	c004504 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOE, GPIO_PIN_All, GPIO_PIN_NSEC);
 c00991a:	462a      	mov	r2, r5
 c00991c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c009920:	482c      	ldr	r0, [pc, #176]	@ (c0099d4 <main+0x218>)
 c009922:	f7fa fdef 	bl	c004504 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOF, GPIO_PIN_All, GPIO_PIN_NSEC);
 c009926:	462a      	mov	r2, r5
 c009928:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c00992c:	482a      	ldr	r0, [pc, #168]	@ (c0099d8 <main+0x21c>)
 c00992e:	f7fa fde9 	bl	c004504 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOG, GPIO_PIN_All, GPIO_PIN_NSEC);
 c009932:	462a      	mov	r2, r5
 c009934:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c009938:	4821      	ldr	r0, [pc, #132]	@ (c0099c0 <main+0x204>)
 c00993a:	f7fa fde3 	bl	c004504 <HAL_GPIO_ConfigPinAttributes>
  HAL_GPIO_ConfigPinAttributes(GPIOH, GPIO_PIN_All, GPIO_PIN_NSEC);
 c00993e:	462a      	mov	r2, r5
 c009940:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 c009944:	4825      	ldr	r0, [pc, #148]	@ (c0099dc <main+0x220>)
 c009946:	f7fa fddd 	bl	c004504 <HAL_GPIO_ConfigPinAttributes>
  BSP_LED_Init(LED1);
 c00994a:	4628      	mov	r0, r5
 c00994c:	f7f8 fb9a 	bl	c002084 <BSP_LED_Init>
  HAL_SuspendTick();
 c009950:	f7f8 ff5a 	bl	c002808 <HAL_SuspendTick>
  SCB_NS->VTOR = VTOR_TABLE_NS_START_ADDR;
 c009954:	4b22      	ldr	r3, [pc, #136]	@ (c0099e0 <main+0x224>)
 c009956:	4a23      	ldr	r2, [pc, #140]	@ (c0099e4 <main+0x228>)
 c009958:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 c00995a:	681a      	ldr	r2, [r3, #0]
 c00995c:	f382 8888 	msr	MSP_NS, r2
  NonSecure_ResetHandler();
 c009960:	685c      	ldr	r4, [r3, #4]
 c009962:	0864      	lsrs	r4, r4, #1
 c009964:	0064      	lsls	r4, r4, #1
 c009966:	4620      	mov	r0, r4
 c009968:	4621      	mov	r1, r4
 c00996a:	4622      	mov	r2, r4
 c00996c:	4623      	mov	r3, r4
 c00996e:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 c009972:	eef7 0a00 	vmov.f32	s1, #112	@ 0x3f800000  1.0
 c009976:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 c00997a:	eef7 1a00 	vmov.f32	s3, #112	@ 0x3f800000  1.0
 c00997e:	eeb7 2a00 	vmov.f32	s4, #112	@ 0x3f800000  1.0
 c009982:	eef7 2a00 	vmov.f32	s5, #112	@ 0x3f800000  1.0
 c009986:	eeb7 3a00 	vmov.f32	s6, #112	@ 0x3f800000  1.0
 c00998a:	eef7 3a00 	vmov.f32	s7, #112	@ 0x3f800000  1.0
 c00998e:	eeb7 4a00 	vmov.f32	s8, #112	@ 0x3f800000  1.0
 c009992:	eef7 4a00 	vmov.f32	s9, #112	@ 0x3f800000  1.0
 c009996:	eeb7 5a00 	vmov.f32	s10, #112	@ 0x3f800000  1.0
 c00999a:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 c00999e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 c0099a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 c0099a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 c0099aa:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 c0099ae:	f7ff fcee 	bl	c00938e <__gnu_cmse_nonsecure_call>
  while (1)
 c0099b2:	e7fe      	b.n	c0099b2 <main+0x1f6>
 c0099b4:	e000ed00 	.word	0xe000ed00
 c0099b8:	30030000 	.word	0x30030000
 c0099bc:	50021000 	.word	0x50021000
 c0099c0:	52021800 	.word	0x52021800
 c0099c4:	52020000 	.word	0x52020000
 c0099c8:	52020400 	.word	0x52020400
 c0099cc:	52020800 	.word	0x52020800
 c0099d0:	52020c00 	.word	0x52020c00
 c0099d4:	52021000 	.word	0x52021000
 c0099d8:	52021400 	.word	0x52021400
 c0099dc:	52021c00 	.word	0x52021c00
 c0099e0:	08040000 	.word	0x08040000
 c0099e4:	e002ed00 	.word	0xe002ed00

0c0099e8 <malloc>:
 c0099e8:	4b02      	ldr	r3, [pc, #8]	@ (c0099f4 <malloc+0xc>)
 c0099ea:	4601      	mov	r1, r0
 c0099ec:	6818      	ldr	r0, [r3, #0]
 c0099ee:	f000 b825 	b.w	c009a3c <_malloc_r>
 c0099f2:	bf00      	nop
 c0099f4:	30000038 	.word	0x30000038

0c0099f8 <sbrk_aligned>:
 c0099f8:	b570      	push	{r4, r5, r6, lr}
 c0099fa:	4e0f      	ldr	r6, [pc, #60]	@ (c009a38 <sbrk_aligned+0x40>)
 c0099fc:	460c      	mov	r4, r1
 c0099fe:	4605      	mov	r5, r0
 c009a00:	6831      	ldr	r1, [r6, #0]
 c009a02:	b911      	cbnz	r1, c009a0a <sbrk_aligned+0x12>
 c009a04:	f000 fb6c 	bl	c00a0e0 <_sbrk_r>
 c009a08:	6030      	str	r0, [r6, #0]
 c009a0a:	4621      	mov	r1, r4
 c009a0c:	4628      	mov	r0, r5
 c009a0e:	f000 fb67 	bl	c00a0e0 <_sbrk_r>
 c009a12:	1c43      	adds	r3, r0, #1
 c009a14:	d103      	bne.n	c009a1e <sbrk_aligned+0x26>
 c009a16:	f04f 34ff 	mov.w	r4, #4294967295
 c009a1a:	4620      	mov	r0, r4
 c009a1c:	bd70      	pop	{r4, r5, r6, pc}
 c009a1e:	1cc4      	adds	r4, r0, #3
 c009a20:	f024 0403 	bic.w	r4, r4, #3
 c009a24:	42a0      	cmp	r0, r4
 c009a26:	d0f8      	beq.n	c009a1a <sbrk_aligned+0x22>
 c009a28:	1a21      	subs	r1, r4, r0
 c009a2a:	4628      	mov	r0, r5
 c009a2c:	f000 fb58 	bl	c00a0e0 <_sbrk_r>
 c009a30:	3001      	adds	r0, #1
 c009a32:	d1f2      	bne.n	c009a1a <sbrk_aligned+0x22>
 c009a34:	e7ef      	b.n	c009a16 <sbrk_aligned+0x1e>
 c009a36:	bf00      	nop
 c009a38:	30004bf4 	.word	0x30004bf4

0c009a3c <_malloc_r>:
 c009a3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c009a40:	1ccd      	adds	r5, r1, #3
 c009a42:	4606      	mov	r6, r0
 c009a44:	f025 0503 	bic.w	r5, r5, #3
 c009a48:	3508      	adds	r5, #8
 c009a4a:	2d0c      	cmp	r5, #12
 c009a4c:	bf38      	it	cc
 c009a4e:	250c      	movcc	r5, #12
 c009a50:	2d00      	cmp	r5, #0
 c009a52:	db01      	blt.n	c009a58 <_malloc_r+0x1c>
 c009a54:	42a9      	cmp	r1, r5
 c009a56:	d904      	bls.n	c009a62 <_malloc_r+0x26>
 c009a58:	230c      	movs	r3, #12
 c009a5a:	6033      	str	r3, [r6, #0]
 c009a5c:	2000      	movs	r0, #0
 c009a5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 c009a62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ c009b38 <_malloc_r+0xfc>
 c009a66:	f000 f869 	bl	c009b3c <__malloc_lock>
 c009a6a:	f8d8 3000 	ldr.w	r3, [r8]
 c009a6e:	461c      	mov	r4, r3
 c009a70:	bb44      	cbnz	r4, c009ac4 <_malloc_r+0x88>
 c009a72:	4629      	mov	r1, r5
 c009a74:	4630      	mov	r0, r6
 c009a76:	f7ff ffbf 	bl	c0099f8 <sbrk_aligned>
 c009a7a:	1c43      	adds	r3, r0, #1
 c009a7c:	4604      	mov	r4, r0
 c009a7e:	d158      	bne.n	c009b32 <_malloc_r+0xf6>
 c009a80:	f8d8 4000 	ldr.w	r4, [r8]
 c009a84:	4627      	mov	r7, r4
 c009a86:	2f00      	cmp	r7, #0
 c009a88:	d143      	bne.n	c009b12 <_malloc_r+0xd6>
 c009a8a:	2c00      	cmp	r4, #0
 c009a8c:	d04b      	beq.n	c009b26 <_malloc_r+0xea>
 c009a8e:	6823      	ldr	r3, [r4, #0]
 c009a90:	4639      	mov	r1, r7
 c009a92:	4630      	mov	r0, r6
 c009a94:	eb04 0903 	add.w	r9, r4, r3
 c009a98:	f000 fb22 	bl	c00a0e0 <_sbrk_r>
 c009a9c:	4581      	cmp	r9, r0
 c009a9e:	d142      	bne.n	c009b26 <_malloc_r+0xea>
 c009aa0:	6821      	ldr	r1, [r4, #0]
 c009aa2:	4630      	mov	r0, r6
 c009aa4:	1a6d      	subs	r5, r5, r1
 c009aa6:	4629      	mov	r1, r5
 c009aa8:	f7ff ffa6 	bl	c0099f8 <sbrk_aligned>
 c009aac:	3001      	adds	r0, #1
 c009aae:	d03a      	beq.n	c009b26 <_malloc_r+0xea>
 c009ab0:	6823      	ldr	r3, [r4, #0]
 c009ab2:	442b      	add	r3, r5
 c009ab4:	6023      	str	r3, [r4, #0]
 c009ab6:	f8d8 3000 	ldr.w	r3, [r8]
 c009aba:	685a      	ldr	r2, [r3, #4]
 c009abc:	bb62      	cbnz	r2, c009b18 <_malloc_r+0xdc>
 c009abe:	f8c8 7000 	str.w	r7, [r8]
 c009ac2:	e00f      	b.n	c009ae4 <_malloc_r+0xa8>
 c009ac4:	6822      	ldr	r2, [r4, #0]
 c009ac6:	1b52      	subs	r2, r2, r5
 c009ac8:	d420      	bmi.n	c009b0c <_malloc_r+0xd0>
 c009aca:	2a0b      	cmp	r2, #11
 c009acc:	d917      	bls.n	c009afe <_malloc_r+0xc2>
 c009ace:	1961      	adds	r1, r4, r5
 c009ad0:	42a3      	cmp	r3, r4
 c009ad2:	6025      	str	r5, [r4, #0]
 c009ad4:	bf18      	it	ne
 c009ad6:	6059      	strne	r1, [r3, #4]
 c009ad8:	6863      	ldr	r3, [r4, #4]
 c009ada:	bf08      	it	eq
 c009adc:	f8c8 1000 	streq.w	r1, [r8]
 c009ae0:	5162      	str	r2, [r4, r5]
 c009ae2:	604b      	str	r3, [r1, #4]
 c009ae4:	4630      	mov	r0, r6
 c009ae6:	f000 f82f 	bl	c009b48 <__malloc_unlock>
 c009aea:	f104 000b 	add.w	r0, r4, #11
 c009aee:	1d23      	adds	r3, r4, #4
 c009af0:	f020 0007 	bic.w	r0, r0, #7
 c009af4:	1ac2      	subs	r2, r0, r3
 c009af6:	bf1c      	itt	ne
 c009af8:	1a1b      	subne	r3, r3, r0
 c009afa:	50a3      	strne	r3, [r4, r2]
 c009afc:	e7af      	b.n	c009a5e <_malloc_r+0x22>
 c009afe:	6862      	ldr	r2, [r4, #4]
 c009b00:	42a3      	cmp	r3, r4
 c009b02:	bf0c      	ite	eq
 c009b04:	f8c8 2000 	streq.w	r2, [r8]
 c009b08:	605a      	strne	r2, [r3, #4]
 c009b0a:	e7eb      	b.n	c009ae4 <_malloc_r+0xa8>
 c009b0c:	4623      	mov	r3, r4
 c009b0e:	6864      	ldr	r4, [r4, #4]
 c009b10:	e7ae      	b.n	c009a70 <_malloc_r+0x34>
 c009b12:	463c      	mov	r4, r7
 c009b14:	687f      	ldr	r7, [r7, #4]
 c009b16:	e7b6      	b.n	c009a86 <_malloc_r+0x4a>
 c009b18:	461a      	mov	r2, r3
 c009b1a:	685b      	ldr	r3, [r3, #4]
 c009b1c:	42a3      	cmp	r3, r4
 c009b1e:	d1fb      	bne.n	c009b18 <_malloc_r+0xdc>
 c009b20:	2300      	movs	r3, #0
 c009b22:	6053      	str	r3, [r2, #4]
 c009b24:	e7de      	b.n	c009ae4 <_malloc_r+0xa8>
 c009b26:	230c      	movs	r3, #12
 c009b28:	4630      	mov	r0, r6
 c009b2a:	6033      	str	r3, [r6, #0]
 c009b2c:	f000 f80c 	bl	c009b48 <__malloc_unlock>
 c009b30:	e794      	b.n	c009a5c <_malloc_r+0x20>
 c009b32:	6005      	str	r5, [r0, #0]
 c009b34:	e7d6      	b.n	c009ae4 <_malloc_r+0xa8>
 c009b36:	bf00      	nop
 c009b38:	30004bf8 	.word	0x30004bf8

0c009b3c <__malloc_lock>:
 c009b3c:	4801      	ldr	r0, [pc, #4]	@ (c009b44 <__malloc_lock+0x8>)
 c009b3e:	f000 bb1c 	b.w	c00a17a <__retarget_lock_acquire_recursive>
 c009b42:	bf00      	nop
 c009b44:	30004d3c 	.word	0x30004d3c

0c009b48 <__malloc_unlock>:
 c009b48:	4801      	ldr	r0, [pc, #4]	@ (c009b50 <__malloc_unlock+0x8>)
 c009b4a:	f000 bb17 	b.w	c00a17c <__retarget_lock_release_recursive>
 c009b4e:	bf00      	nop
 c009b50:	30004d3c 	.word	0x30004d3c

0c009b54 <srand>:
 c009b54:	b538      	push	{r3, r4, r5, lr}
 c009b56:	4b10      	ldr	r3, [pc, #64]	@ (c009b98 <srand+0x44>)
 c009b58:	4604      	mov	r4, r0
 c009b5a:	681d      	ldr	r5, [r3, #0]
 c009b5c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 c009b5e:	b9b3      	cbnz	r3, c009b8e <srand+0x3a>
 c009b60:	2018      	movs	r0, #24
 c009b62:	f7ff ff41 	bl	c0099e8 <malloc>
 c009b66:	4602      	mov	r2, r0
 c009b68:	6328      	str	r0, [r5, #48]	@ 0x30
 c009b6a:	b920      	cbnz	r0, c009b76 <srand+0x22>
 c009b6c:	4b0b      	ldr	r3, [pc, #44]	@ (c009b9c <srand+0x48>)
 c009b6e:	2146      	movs	r1, #70	@ 0x46
 c009b70:	480b      	ldr	r0, [pc, #44]	@ (c009ba0 <srand+0x4c>)
 c009b72:	f000 fb11 	bl	c00a198 <__assert_func>
 c009b76:	490b      	ldr	r1, [pc, #44]	@ (c009ba4 <srand+0x50>)
 c009b78:	4b0b      	ldr	r3, [pc, #44]	@ (c009ba8 <srand+0x54>)
 c009b7a:	e9c0 1300 	strd	r1, r3, [r0]
 c009b7e:	4b0b      	ldr	r3, [pc, #44]	@ (c009bac <srand+0x58>)
 c009b80:	2100      	movs	r1, #0
 c009b82:	6083      	str	r3, [r0, #8]
 c009b84:	230b      	movs	r3, #11
 c009b86:	8183      	strh	r3, [r0, #12]
 c009b88:	2001      	movs	r0, #1
 c009b8a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 c009b8e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 c009b90:	2200      	movs	r2, #0
 c009b92:	611c      	str	r4, [r3, #16]
 c009b94:	615a      	str	r2, [r3, #20]
 c009b96:	bd38      	pop	{r3, r4, r5, pc}
 c009b98:	30000038 	.word	0x30000038
 c009b9c:	0c00b25e 	.word	0x0c00b25e
 c009ba0:	0c00b275 	.word	0x0c00b275
 c009ba4:	abcd330e 	.word	0xabcd330e
 c009ba8:	e66d1234 	.word	0xe66d1234
 c009bac:	0005deec 	.word	0x0005deec

0c009bb0 <rand>:
 c009bb0:	4b16      	ldr	r3, [pc, #88]	@ (c009c0c <rand+0x5c>)
 c009bb2:	b510      	push	{r4, lr}
 c009bb4:	681c      	ldr	r4, [r3, #0]
 c009bb6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 c009bb8:	b9b3      	cbnz	r3, c009be8 <rand+0x38>
 c009bba:	2018      	movs	r0, #24
 c009bbc:	f7ff ff14 	bl	c0099e8 <malloc>
 c009bc0:	4602      	mov	r2, r0
 c009bc2:	6320      	str	r0, [r4, #48]	@ 0x30
 c009bc4:	b920      	cbnz	r0, c009bd0 <rand+0x20>
 c009bc6:	4b12      	ldr	r3, [pc, #72]	@ (c009c10 <rand+0x60>)
 c009bc8:	2152      	movs	r1, #82	@ 0x52
 c009bca:	4812      	ldr	r0, [pc, #72]	@ (c009c14 <rand+0x64>)
 c009bcc:	f000 fae4 	bl	c00a198 <__assert_func>
 c009bd0:	4911      	ldr	r1, [pc, #68]	@ (c009c18 <rand+0x68>)
 c009bd2:	4b12      	ldr	r3, [pc, #72]	@ (c009c1c <rand+0x6c>)
 c009bd4:	e9c0 1300 	strd	r1, r3, [r0]
 c009bd8:	4b11      	ldr	r3, [pc, #68]	@ (c009c20 <rand+0x70>)
 c009bda:	2100      	movs	r1, #0
 c009bdc:	6083      	str	r3, [r0, #8]
 c009bde:	230b      	movs	r3, #11
 c009be0:	8183      	strh	r3, [r0, #12]
 c009be2:	2001      	movs	r0, #1
 c009be4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 c009be8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 c009bea:	480e      	ldr	r0, [pc, #56]	@ (c009c24 <rand+0x74>)
 c009bec:	690b      	ldr	r3, [r1, #16]
 c009bee:	694c      	ldr	r4, [r1, #20]
 c009bf0:	4a0d      	ldr	r2, [pc, #52]	@ (c009c28 <rand+0x78>)
 c009bf2:	4358      	muls	r0, r3
 c009bf4:	fb02 0004 	mla	r0, r2, r4, r0
 c009bf8:	fba3 3202 	umull	r3, r2, r3, r2
 c009bfc:	3301      	adds	r3, #1
 c009bfe:	eb40 0002 	adc.w	r0, r0, r2
 c009c02:	e9c1 3004 	strd	r3, r0, [r1, #16]
 c009c06:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 c009c0a:	bd10      	pop	{r4, pc}
 c009c0c:	30000038 	.word	0x30000038
 c009c10:	0c00b25e 	.word	0x0c00b25e
 c009c14:	0c00b275 	.word	0x0c00b275
 c009c18:	abcd330e 	.word	0xabcd330e
 c009c1c:	e66d1234 	.word	0xe66d1234
 c009c20:	0005deec 	.word	0x0005deec
 c009c24:	5851f42d 	.word	0x5851f42d
 c009c28:	4c957f2d 	.word	0x4c957f2d

0c009c2c <std>:
 c009c2c:	2300      	movs	r3, #0
 c009c2e:	b510      	push	{r4, lr}
 c009c30:	4604      	mov	r4, r0
 c009c32:	6083      	str	r3, [r0, #8]
 c009c34:	8181      	strh	r1, [r0, #12]
 c009c36:	4619      	mov	r1, r3
 c009c38:	6643      	str	r3, [r0, #100]	@ 0x64
 c009c3a:	81c2      	strh	r2, [r0, #14]
 c009c3c:	2208      	movs	r2, #8
 c009c3e:	6183      	str	r3, [r0, #24]
 c009c40:	e9c0 3300 	strd	r3, r3, [r0]
 c009c44:	e9c0 3304 	strd	r3, r3, [r0, #16]
 c009c48:	305c      	adds	r0, #92	@ 0x5c
 c009c4a:	f000 f9f9 	bl	c00a040 <memset>
 c009c4e:	4b0d      	ldr	r3, [pc, #52]	@ (c009c84 <std+0x58>)
 c009c50:	6224      	str	r4, [r4, #32]
 c009c52:	6263      	str	r3, [r4, #36]	@ 0x24
 c009c54:	4b0c      	ldr	r3, [pc, #48]	@ (c009c88 <std+0x5c>)
 c009c56:	62a3      	str	r3, [r4, #40]	@ 0x28
 c009c58:	4b0c      	ldr	r3, [pc, #48]	@ (c009c8c <std+0x60>)
 c009c5a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 c009c5c:	4b0c      	ldr	r3, [pc, #48]	@ (c009c90 <std+0x64>)
 c009c5e:	6323      	str	r3, [r4, #48]	@ 0x30
 c009c60:	4b0c      	ldr	r3, [pc, #48]	@ (c009c94 <std+0x68>)
 c009c62:	429c      	cmp	r4, r3
 c009c64:	d006      	beq.n	c009c74 <std+0x48>
 c009c66:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 c009c6a:	4294      	cmp	r4, r2
 c009c6c:	d002      	beq.n	c009c74 <std+0x48>
 c009c6e:	33d0      	adds	r3, #208	@ 0xd0
 c009c70:	429c      	cmp	r4, r3
 c009c72:	d105      	bne.n	c009c80 <std+0x54>
 c009c74:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 c009c78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c009c7c:	f000 ba7c 	b.w	c00a178 <__retarget_lock_init_recursive>
 c009c80:	bd10      	pop	{r4, pc}
 c009c82:	bf00      	nop
 c009c84:	0c009e91 	.word	0x0c009e91
 c009c88:	0c009eb3 	.word	0x0c009eb3
 c009c8c:	0c009eeb 	.word	0x0c009eeb
 c009c90:	0c009f0f 	.word	0x0c009f0f
 c009c94:	30004bfc 	.word	0x30004bfc

0c009c98 <stdio_exit_handler>:
 c009c98:	4a02      	ldr	r2, [pc, #8]	@ (c009ca4 <stdio_exit_handler+0xc>)
 c009c9a:	4903      	ldr	r1, [pc, #12]	@ (c009ca8 <stdio_exit_handler+0x10>)
 c009c9c:	4803      	ldr	r0, [pc, #12]	@ (c009cac <stdio_exit_handler+0x14>)
 c009c9e:	f000 b869 	b.w	c009d74 <_fwalk_sglue>
 c009ca2:	bf00      	nop
 c009ca4:	3000002c 	.word	0x3000002c
 c009ca8:	0c00a915 	.word	0x0c00a915
 c009cac:	3000003c 	.word	0x3000003c

0c009cb0 <cleanup_stdio>:
 c009cb0:	6841      	ldr	r1, [r0, #4]
 c009cb2:	4b0c      	ldr	r3, [pc, #48]	@ (c009ce4 <cleanup_stdio+0x34>)
 c009cb4:	4299      	cmp	r1, r3
 c009cb6:	b510      	push	{r4, lr}
 c009cb8:	4604      	mov	r4, r0
 c009cba:	d001      	beq.n	c009cc0 <cleanup_stdio+0x10>
 c009cbc:	f000 fe2a 	bl	c00a914 <_fflush_r>
 c009cc0:	68a1      	ldr	r1, [r4, #8]
 c009cc2:	4b09      	ldr	r3, [pc, #36]	@ (c009ce8 <cleanup_stdio+0x38>)
 c009cc4:	4299      	cmp	r1, r3
 c009cc6:	d002      	beq.n	c009cce <cleanup_stdio+0x1e>
 c009cc8:	4620      	mov	r0, r4
 c009cca:	f000 fe23 	bl	c00a914 <_fflush_r>
 c009cce:	68e1      	ldr	r1, [r4, #12]
 c009cd0:	4b06      	ldr	r3, [pc, #24]	@ (c009cec <cleanup_stdio+0x3c>)
 c009cd2:	4299      	cmp	r1, r3
 c009cd4:	d004      	beq.n	c009ce0 <cleanup_stdio+0x30>
 c009cd6:	4620      	mov	r0, r4
 c009cd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c009cdc:	f000 be1a 	b.w	c00a914 <_fflush_r>
 c009ce0:	bd10      	pop	{r4, pc}
 c009ce2:	bf00      	nop
 c009ce4:	30004bfc 	.word	0x30004bfc
 c009ce8:	30004c64 	.word	0x30004c64
 c009cec:	30004ccc 	.word	0x30004ccc

0c009cf0 <global_stdio_init.part.0>:
 c009cf0:	b510      	push	{r4, lr}
 c009cf2:	4b0b      	ldr	r3, [pc, #44]	@ (c009d20 <global_stdio_init.part.0+0x30>)
 c009cf4:	2104      	movs	r1, #4
 c009cf6:	4c0b      	ldr	r4, [pc, #44]	@ (c009d24 <global_stdio_init.part.0+0x34>)
 c009cf8:	4a0b      	ldr	r2, [pc, #44]	@ (c009d28 <global_stdio_init.part.0+0x38>)
 c009cfa:	4620      	mov	r0, r4
 c009cfc:	601a      	str	r2, [r3, #0]
 c009cfe:	2200      	movs	r2, #0
 c009d00:	f7ff ff94 	bl	c009c2c <std>
 c009d04:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 c009d08:	2201      	movs	r2, #1
 c009d0a:	2109      	movs	r1, #9
 c009d0c:	f7ff ff8e 	bl	c009c2c <std>
 c009d10:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 c009d14:	2202      	movs	r2, #2
 c009d16:	2112      	movs	r1, #18
 c009d18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c009d1c:	f7ff bf86 	b.w	c009c2c <std>
 c009d20:	30004d34 	.word	0x30004d34
 c009d24:	30004bfc 	.word	0x30004bfc
 c009d28:	0c009c99 	.word	0x0c009c99

0c009d2c <__sfp_lock_acquire>:
 c009d2c:	4801      	ldr	r0, [pc, #4]	@ (c009d34 <__sfp_lock_acquire+0x8>)
 c009d2e:	f000 ba24 	b.w	c00a17a <__retarget_lock_acquire_recursive>
 c009d32:	bf00      	nop
 c009d34:	30004d3d 	.word	0x30004d3d

0c009d38 <__sfp_lock_release>:
 c009d38:	4801      	ldr	r0, [pc, #4]	@ (c009d40 <__sfp_lock_release+0x8>)
 c009d3a:	f000 ba1f 	b.w	c00a17c <__retarget_lock_release_recursive>
 c009d3e:	bf00      	nop
 c009d40:	30004d3d 	.word	0x30004d3d

0c009d44 <__sinit>:
 c009d44:	b510      	push	{r4, lr}
 c009d46:	4604      	mov	r4, r0
 c009d48:	f7ff fff0 	bl	c009d2c <__sfp_lock_acquire>
 c009d4c:	6a23      	ldr	r3, [r4, #32]
 c009d4e:	b11b      	cbz	r3, c009d58 <__sinit+0x14>
 c009d50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 c009d54:	f7ff bff0 	b.w	c009d38 <__sfp_lock_release>
 c009d58:	4b04      	ldr	r3, [pc, #16]	@ (c009d6c <__sinit+0x28>)
 c009d5a:	6223      	str	r3, [r4, #32]
 c009d5c:	4b04      	ldr	r3, [pc, #16]	@ (c009d70 <__sinit+0x2c>)
 c009d5e:	681b      	ldr	r3, [r3, #0]
 c009d60:	2b00      	cmp	r3, #0
 c009d62:	d1f5      	bne.n	c009d50 <__sinit+0xc>
 c009d64:	f7ff ffc4 	bl	c009cf0 <global_stdio_init.part.0>
 c009d68:	e7f2      	b.n	c009d50 <__sinit+0xc>
 c009d6a:	bf00      	nop
 c009d6c:	0c009cb1 	.word	0x0c009cb1
 c009d70:	30004d34 	.word	0x30004d34

0c009d74 <_fwalk_sglue>:
 c009d74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 c009d78:	4607      	mov	r7, r0
 c009d7a:	4688      	mov	r8, r1
 c009d7c:	4614      	mov	r4, r2
 c009d7e:	2600      	movs	r6, #0
 c009d80:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 c009d84:	f1b9 0901 	subs.w	r9, r9, #1
 c009d88:	d505      	bpl.n	c009d96 <_fwalk_sglue+0x22>
 c009d8a:	6824      	ldr	r4, [r4, #0]
 c009d8c:	2c00      	cmp	r4, #0
 c009d8e:	d1f7      	bne.n	c009d80 <_fwalk_sglue+0xc>
 c009d90:	4630      	mov	r0, r6
 c009d92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 c009d96:	89ab      	ldrh	r3, [r5, #12]
 c009d98:	2b01      	cmp	r3, #1
 c009d9a:	d907      	bls.n	c009dac <_fwalk_sglue+0x38>
 c009d9c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 c009da0:	3301      	adds	r3, #1
 c009da2:	d003      	beq.n	c009dac <_fwalk_sglue+0x38>
 c009da4:	4629      	mov	r1, r5
 c009da6:	4638      	mov	r0, r7
 c009da8:	47c0      	blx	r8
 c009daa:	4306      	orrs	r6, r0
 c009dac:	3568      	adds	r5, #104	@ 0x68
 c009dae:	e7e9      	b.n	c009d84 <_fwalk_sglue+0x10>

0c009db0 <iprintf>:
 c009db0:	b40f      	push	{r0, r1, r2, r3}
 c009db2:	b507      	push	{r0, r1, r2, lr}
 c009db4:	4906      	ldr	r1, [pc, #24]	@ (c009dd0 <iprintf+0x20>)
 c009db6:	ab04      	add	r3, sp, #16
 c009db8:	6808      	ldr	r0, [r1, #0]
 c009dba:	f853 2b04 	ldr.w	r2, [r3], #4
 c009dbe:	6881      	ldr	r1, [r0, #8]
 c009dc0:	9301      	str	r3, [sp, #4]
 c009dc2:	f000 fa7b 	bl	c00a2bc <_vfiprintf_r>
 c009dc6:	b003      	add	sp, #12
 c009dc8:	f85d eb04 	ldr.w	lr, [sp], #4
 c009dcc:	b004      	add	sp, #16
 c009dce:	4770      	bx	lr
 c009dd0:	30000038 	.word	0x30000038

0c009dd4 <_puts_r>:
 c009dd4:	6a03      	ldr	r3, [r0, #32]
 c009dd6:	b570      	push	{r4, r5, r6, lr}
 c009dd8:	4605      	mov	r5, r0
 c009dda:	460e      	mov	r6, r1
 c009ddc:	6884      	ldr	r4, [r0, #8]
 c009dde:	b90b      	cbnz	r3, c009de4 <_puts_r+0x10>
 c009de0:	f7ff ffb0 	bl	c009d44 <__sinit>
 c009de4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 c009de6:	07db      	lsls	r3, r3, #31
 c009de8:	d405      	bmi.n	c009df6 <_puts_r+0x22>
 c009dea:	89a3      	ldrh	r3, [r4, #12]
 c009dec:	0598      	lsls	r0, r3, #22
 c009dee:	d402      	bmi.n	c009df6 <_puts_r+0x22>
 c009df0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 c009df2:	f000 f9c2 	bl	c00a17a <__retarget_lock_acquire_recursive>
 c009df6:	89a3      	ldrh	r3, [r4, #12]
 c009df8:	0719      	lsls	r1, r3, #28
 c009dfa:	d502      	bpl.n	c009e02 <_puts_r+0x2e>
 c009dfc:	6923      	ldr	r3, [r4, #16]
 c009dfe:	2b00      	cmp	r3, #0
 c009e00:	d135      	bne.n	c009e6e <_puts_r+0x9a>
 c009e02:	4621      	mov	r1, r4
 c009e04:	4628      	mov	r0, r5
 c009e06:	f000 f8c5 	bl	c009f94 <__swsetup_r>
 c009e0a:	b380      	cbz	r0, c009e6e <_puts_r+0x9a>
 c009e0c:	f04f 35ff 	mov.w	r5, #4294967295
 c009e10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 c009e12:	07da      	lsls	r2, r3, #31
 c009e14:	d405      	bmi.n	c009e22 <_puts_r+0x4e>
 c009e16:	89a3      	ldrh	r3, [r4, #12]
 c009e18:	059b      	lsls	r3, r3, #22
 c009e1a:	d402      	bmi.n	c009e22 <_puts_r+0x4e>
 c009e1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 c009e1e:	f000 f9ad 	bl	c00a17c <__retarget_lock_release_recursive>
 c009e22:	4628      	mov	r0, r5
 c009e24:	bd70      	pop	{r4, r5, r6, pc}
 c009e26:	2b00      	cmp	r3, #0
 c009e28:	da04      	bge.n	c009e34 <_puts_r+0x60>
 c009e2a:	69a2      	ldr	r2, [r4, #24]
 c009e2c:	429a      	cmp	r2, r3
 c009e2e:	dc17      	bgt.n	c009e60 <_puts_r+0x8c>
 c009e30:	290a      	cmp	r1, #10
 c009e32:	d015      	beq.n	c009e60 <_puts_r+0x8c>
 c009e34:	6823      	ldr	r3, [r4, #0]
 c009e36:	1c5a      	adds	r2, r3, #1
 c009e38:	6022      	str	r2, [r4, #0]
 c009e3a:	7019      	strb	r1, [r3, #0]
 c009e3c:	68a3      	ldr	r3, [r4, #8]
 c009e3e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 c009e42:	3b01      	subs	r3, #1
 c009e44:	60a3      	str	r3, [r4, #8]
 c009e46:	2900      	cmp	r1, #0
 c009e48:	d1ed      	bne.n	c009e26 <_puts_r+0x52>
 c009e4a:	2b00      	cmp	r3, #0
 c009e4c:	da11      	bge.n	c009e72 <_puts_r+0x9e>
 c009e4e:	4622      	mov	r2, r4
 c009e50:	210a      	movs	r1, #10
 c009e52:	4628      	mov	r0, r5
 c009e54:	f000 f85f 	bl	c009f16 <__swbuf_r>
 c009e58:	3001      	adds	r0, #1
 c009e5a:	d0d7      	beq.n	c009e0c <_puts_r+0x38>
 c009e5c:	250a      	movs	r5, #10
 c009e5e:	e7d7      	b.n	c009e10 <_puts_r+0x3c>
 c009e60:	4622      	mov	r2, r4
 c009e62:	4628      	mov	r0, r5
 c009e64:	f000 f857 	bl	c009f16 <__swbuf_r>
 c009e68:	3001      	adds	r0, #1
 c009e6a:	d1e7      	bne.n	c009e3c <_puts_r+0x68>
 c009e6c:	e7ce      	b.n	c009e0c <_puts_r+0x38>
 c009e6e:	3e01      	subs	r6, #1
 c009e70:	e7e4      	b.n	c009e3c <_puts_r+0x68>
 c009e72:	6823      	ldr	r3, [r4, #0]
 c009e74:	1c5a      	adds	r2, r3, #1
 c009e76:	6022      	str	r2, [r4, #0]
 c009e78:	220a      	movs	r2, #10
 c009e7a:	701a      	strb	r2, [r3, #0]
 c009e7c:	e7ee      	b.n	c009e5c <_puts_r+0x88>
	...

0c009e80 <puts>:
 c009e80:	4b02      	ldr	r3, [pc, #8]	@ (c009e8c <puts+0xc>)
 c009e82:	4601      	mov	r1, r0
 c009e84:	6818      	ldr	r0, [r3, #0]
 c009e86:	f7ff bfa5 	b.w	c009dd4 <_puts_r>
 c009e8a:	bf00      	nop
 c009e8c:	30000038 	.word	0x30000038

0c009e90 <__sread>:
 c009e90:	b510      	push	{r4, lr}
 c009e92:	460c      	mov	r4, r1
 c009e94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c009e98:	f000 f910 	bl	c00a0bc <_read_r>
 c009e9c:	2800      	cmp	r0, #0
 c009e9e:	bfab      	itete	ge
 c009ea0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 c009ea2:	89a3      	ldrhlt	r3, [r4, #12]
 c009ea4:	181b      	addge	r3, r3, r0
 c009ea6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 c009eaa:	bfac      	ite	ge
 c009eac:	6563      	strge	r3, [r4, #84]	@ 0x54
 c009eae:	81a3      	strhlt	r3, [r4, #12]
 c009eb0:	bd10      	pop	{r4, pc}

0c009eb2 <__swrite>:
 c009eb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c009eb6:	461f      	mov	r7, r3
 c009eb8:	898b      	ldrh	r3, [r1, #12]
 c009eba:	4605      	mov	r5, r0
 c009ebc:	460c      	mov	r4, r1
 c009ebe:	05db      	lsls	r3, r3, #23
 c009ec0:	4616      	mov	r6, r2
 c009ec2:	d505      	bpl.n	c009ed0 <__swrite+0x1e>
 c009ec4:	2302      	movs	r3, #2
 c009ec6:	2200      	movs	r2, #0
 c009ec8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c009ecc:	f000 f8e4 	bl	c00a098 <_lseek_r>
 c009ed0:	89a3      	ldrh	r3, [r4, #12]
 c009ed2:	4632      	mov	r2, r6
 c009ed4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 c009ed8:	4628      	mov	r0, r5
 c009eda:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 c009ede:	81a3      	strh	r3, [r4, #12]
 c009ee0:	463b      	mov	r3, r7
 c009ee2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 c009ee6:	f000 b90b 	b.w	c00a100 <_write_r>

0c009eea <__sseek>:
 c009eea:	b510      	push	{r4, lr}
 c009eec:	460c      	mov	r4, r1
 c009eee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c009ef2:	f000 f8d1 	bl	c00a098 <_lseek_r>
 c009ef6:	1c43      	adds	r3, r0, #1
 c009ef8:	89a3      	ldrh	r3, [r4, #12]
 c009efa:	bf15      	itete	ne
 c009efc:	6560      	strne	r0, [r4, #84]	@ 0x54
 c009efe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 c009f02:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 c009f06:	81a3      	strheq	r3, [r4, #12]
 c009f08:	bf18      	it	ne
 c009f0a:	81a3      	strhne	r3, [r4, #12]
 c009f0c:	bd10      	pop	{r4, pc}

0c009f0e <__sclose>:
 c009f0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c009f12:	f000 b8b1 	b.w	c00a078 <_close_r>

0c009f16 <__swbuf_r>:
 c009f16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c009f18:	460e      	mov	r6, r1
 c009f1a:	4614      	mov	r4, r2
 c009f1c:	4605      	mov	r5, r0
 c009f1e:	b118      	cbz	r0, c009f28 <__swbuf_r+0x12>
 c009f20:	6a03      	ldr	r3, [r0, #32]
 c009f22:	b90b      	cbnz	r3, c009f28 <__swbuf_r+0x12>
 c009f24:	f7ff ff0e 	bl	c009d44 <__sinit>
 c009f28:	69a3      	ldr	r3, [r4, #24]
 c009f2a:	60a3      	str	r3, [r4, #8]
 c009f2c:	89a3      	ldrh	r3, [r4, #12]
 c009f2e:	071a      	lsls	r2, r3, #28
 c009f30:	d501      	bpl.n	c009f36 <__swbuf_r+0x20>
 c009f32:	6923      	ldr	r3, [r4, #16]
 c009f34:	b943      	cbnz	r3, c009f48 <__swbuf_r+0x32>
 c009f36:	4621      	mov	r1, r4
 c009f38:	4628      	mov	r0, r5
 c009f3a:	f000 f82b 	bl	c009f94 <__swsetup_r>
 c009f3e:	b118      	cbz	r0, c009f48 <__swbuf_r+0x32>
 c009f40:	f04f 37ff 	mov.w	r7, #4294967295
 c009f44:	4638      	mov	r0, r7
 c009f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 c009f48:	6823      	ldr	r3, [r4, #0]
 c009f4a:	b2f6      	uxtb	r6, r6
 c009f4c:	6922      	ldr	r2, [r4, #16]
 c009f4e:	4637      	mov	r7, r6
 c009f50:	1a98      	subs	r0, r3, r2
 c009f52:	6963      	ldr	r3, [r4, #20]
 c009f54:	4283      	cmp	r3, r0
 c009f56:	dc05      	bgt.n	c009f64 <__swbuf_r+0x4e>
 c009f58:	4621      	mov	r1, r4
 c009f5a:	4628      	mov	r0, r5
 c009f5c:	f000 fcda 	bl	c00a914 <_fflush_r>
 c009f60:	2800      	cmp	r0, #0
 c009f62:	d1ed      	bne.n	c009f40 <__swbuf_r+0x2a>
 c009f64:	68a3      	ldr	r3, [r4, #8]
 c009f66:	3b01      	subs	r3, #1
 c009f68:	60a3      	str	r3, [r4, #8]
 c009f6a:	6823      	ldr	r3, [r4, #0]
 c009f6c:	1c5a      	adds	r2, r3, #1
 c009f6e:	6022      	str	r2, [r4, #0]
 c009f70:	701e      	strb	r6, [r3, #0]
 c009f72:	1c43      	adds	r3, r0, #1
 c009f74:	6962      	ldr	r2, [r4, #20]
 c009f76:	429a      	cmp	r2, r3
 c009f78:	d004      	beq.n	c009f84 <__swbuf_r+0x6e>
 c009f7a:	89a3      	ldrh	r3, [r4, #12]
 c009f7c:	07db      	lsls	r3, r3, #31
 c009f7e:	d5e1      	bpl.n	c009f44 <__swbuf_r+0x2e>
 c009f80:	2e0a      	cmp	r6, #10
 c009f82:	d1df      	bne.n	c009f44 <__swbuf_r+0x2e>
 c009f84:	4621      	mov	r1, r4
 c009f86:	4628      	mov	r0, r5
 c009f88:	f000 fcc4 	bl	c00a914 <_fflush_r>
 c009f8c:	2800      	cmp	r0, #0
 c009f8e:	d0d9      	beq.n	c009f44 <__swbuf_r+0x2e>
 c009f90:	e7d6      	b.n	c009f40 <__swbuf_r+0x2a>
	...

0c009f94 <__swsetup_r>:
 c009f94:	b538      	push	{r3, r4, r5, lr}
 c009f96:	4b29      	ldr	r3, [pc, #164]	@ (c00a03c <__swsetup_r+0xa8>)
 c009f98:	4605      	mov	r5, r0
 c009f9a:	460c      	mov	r4, r1
 c009f9c:	6818      	ldr	r0, [r3, #0]
 c009f9e:	b118      	cbz	r0, c009fa8 <__swsetup_r+0x14>
 c009fa0:	6a03      	ldr	r3, [r0, #32]
 c009fa2:	b90b      	cbnz	r3, c009fa8 <__swsetup_r+0x14>
 c009fa4:	f7ff fece 	bl	c009d44 <__sinit>
 c009fa8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c009fac:	0719      	lsls	r1, r3, #28
 c009fae:	d422      	bmi.n	c009ff6 <__swsetup_r+0x62>
 c009fb0:	06da      	lsls	r2, r3, #27
 c009fb2:	d407      	bmi.n	c009fc4 <__swsetup_r+0x30>
 c009fb4:	2209      	movs	r2, #9
 c009fb6:	602a      	str	r2, [r5, #0]
 c009fb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c009fbc:	f04f 30ff 	mov.w	r0, #4294967295
 c009fc0:	81a3      	strh	r3, [r4, #12]
 c009fc2:	e033      	b.n	c00a02c <__swsetup_r+0x98>
 c009fc4:	0758      	lsls	r0, r3, #29
 c009fc6:	d512      	bpl.n	c009fee <__swsetup_r+0x5a>
 c009fc8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 c009fca:	b141      	cbz	r1, c009fde <__swsetup_r+0x4a>
 c009fcc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 c009fd0:	4299      	cmp	r1, r3
 c009fd2:	d002      	beq.n	c009fda <__swsetup_r+0x46>
 c009fd4:	4628      	mov	r0, r5
 c009fd6:	f000 f8fd 	bl	c00a1d4 <_free_r>
 c009fda:	2300      	movs	r3, #0
 c009fdc:	6363      	str	r3, [r4, #52]	@ 0x34
 c009fde:	89a3      	ldrh	r3, [r4, #12]
 c009fe0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 c009fe4:	81a3      	strh	r3, [r4, #12]
 c009fe6:	2300      	movs	r3, #0
 c009fe8:	6063      	str	r3, [r4, #4]
 c009fea:	6923      	ldr	r3, [r4, #16]
 c009fec:	6023      	str	r3, [r4, #0]
 c009fee:	89a3      	ldrh	r3, [r4, #12]
 c009ff0:	f043 0308 	orr.w	r3, r3, #8
 c009ff4:	81a3      	strh	r3, [r4, #12]
 c009ff6:	6923      	ldr	r3, [r4, #16]
 c009ff8:	b94b      	cbnz	r3, c00a00e <__swsetup_r+0x7a>
 c009ffa:	89a3      	ldrh	r3, [r4, #12]
 c009ffc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 c00a000:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 c00a004:	d003      	beq.n	c00a00e <__swsetup_r+0x7a>
 c00a006:	4621      	mov	r1, r4
 c00a008:	4628      	mov	r0, r5
 c00a00a:	f000 fce2 	bl	c00a9d2 <__smakebuf_r>
 c00a00e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c00a012:	f013 0201 	ands.w	r2, r3, #1
 c00a016:	d00a      	beq.n	c00a02e <__swsetup_r+0x9a>
 c00a018:	2200      	movs	r2, #0
 c00a01a:	60a2      	str	r2, [r4, #8]
 c00a01c:	6962      	ldr	r2, [r4, #20]
 c00a01e:	4252      	negs	r2, r2
 c00a020:	61a2      	str	r2, [r4, #24]
 c00a022:	6922      	ldr	r2, [r4, #16]
 c00a024:	b942      	cbnz	r2, c00a038 <__swsetup_r+0xa4>
 c00a026:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 c00a02a:	d1c5      	bne.n	c009fb8 <__swsetup_r+0x24>
 c00a02c:	bd38      	pop	{r3, r4, r5, pc}
 c00a02e:	0799      	lsls	r1, r3, #30
 c00a030:	bf58      	it	pl
 c00a032:	6962      	ldrpl	r2, [r4, #20]
 c00a034:	60a2      	str	r2, [r4, #8]
 c00a036:	e7f4      	b.n	c00a022 <__swsetup_r+0x8e>
 c00a038:	2000      	movs	r0, #0
 c00a03a:	e7f7      	b.n	c00a02c <__swsetup_r+0x98>
 c00a03c:	30000038 	.word	0x30000038

0c00a040 <memset>:
 c00a040:	4402      	add	r2, r0
 c00a042:	4603      	mov	r3, r0
 c00a044:	4293      	cmp	r3, r2
 c00a046:	d100      	bne.n	c00a04a <memset+0xa>
 c00a048:	4770      	bx	lr
 c00a04a:	f803 1b01 	strb.w	r1, [r3], #1
 c00a04e:	e7f9      	b.n	c00a044 <memset+0x4>

0c00a050 <strncpy>:
 c00a050:	3901      	subs	r1, #1
 c00a052:	4603      	mov	r3, r0
 c00a054:	b510      	push	{r4, lr}
 c00a056:	b132      	cbz	r2, c00a066 <strncpy+0x16>
 c00a058:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 c00a05c:	3a01      	subs	r2, #1
 c00a05e:	f803 4b01 	strb.w	r4, [r3], #1
 c00a062:	2c00      	cmp	r4, #0
 c00a064:	d1f7      	bne.n	c00a056 <strncpy+0x6>
 c00a066:	441a      	add	r2, r3
 c00a068:	2100      	movs	r1, #0
 c00a06a:	4293      	cmp	r3, r2
 c00a06c:	d100      	bne.n	c00a070 <strncpy+0x20>
 c00a06e:	bd10      	pop	{r4, pc}
 c00a070:	f803 1b01 	strb.w	r1, [r3], #1
 c00a074:	e7f9      	b.n	c00a06a <strncpy+0x1a>
	...

0c00a078 <_close_r>:
 c00a078:	b538      	push	{r3, r4, r5, lr}
 c00a07a:	2300      	movs	r3, #0
 c00a07c:	4d05      	ldr	r5, [pc, #20]	@ (c00a094 <_close_r+0x1c>)
 c00a07e:	4604      	mov	r4, r0
 c00a080:	4608      	mov	r0, r1
 c00a082:	602b      	str	r3, [r5, #0]
 c00a084:	f7f7 ff8f 	bl	c001fa6 <_close>
 c00a088:	1c43      	adds	r3, r0, #1
 c00a08a:	d102      	bne.n	c00a092 <_close_r+0x1a>
 c00a08c:	682b      	ldr	r3, [r5, #0]
 c00a08e:	b103      	cbz	r3, c00a092 <_close_r+0x1a>
 c00a090:	6023      	str	r3, [r4, #0]
 c00a092:	bd38      	pop	{r3, r4, r5, pc}
 c00a094:	30004d38 	.word	0x30004d38

0c00a098 <_lseek_r>:
 c00a098:	b538      	push	{r3, r4, r5, lr}
 c00a09a:	4604      	mov	r4, r0
 c00a09c:	4d06      	ldr	r5, [pc, #24]	@ (c00a0b8 <_lseek_r+0x20>)
 c00a09e:	4608      	mov	r0, r1
 c00a0a0:	4611      	mov	r1, r2
 c00a0a2:	2200      	movs	r2, #0
 c00a0a4:	602a      	str	r2, [r5, #0]
 c00a0a6:	461a      	mov	r2, r3
 c00a0a8:	f7f7 ff87 	bl	c001fba <_lseek>
 c00a0ac:	1c43      	adds	r3, r0, #1
 c00a0ae:	d102      	bne.n	c00a0b6 <_lseek_r+0x1e>
 c00a0b0:	682b      	ldr	r3, [r5, #0]
 c00a0b2:	b103      	cbz	r3, c00a0b6 <_lseek_r+0x1e>
 c00a0b4:	6023      	str	r3, [r4, #0]
 c00a0b6:	bd38      	pop	{r3, r4, r5, pc}
 c00a0b8:	30004d38 	.word	0x30004d38

0c00a0bc <_read_r>:
 c00a0bc:	b538      	push	{r3, r4, r5, lr}
 c00a0be:	4604      	mov	r4, r0
 c00a0c0:	4d06      	ldr	r5, [pc, #24]	@ (c00a0dc <_read_r+0x20>)
 c00a0c2:	4608      	mov	r0, r1
 c00a0c4:	4611      	mov	r1, r2
 c00a0c6:	2200      	movs	r2, #0
 c00a0c8:	602a      	str	r2, [r5, #0]
 c00a0ca:	461a      	mov	r2, r3
 c00a0cc:	f7f7 ff4f 	bl	c001f6e <_read>
 c00a0d0:	1c43      	adds	r3, r0, #1
 c00a0d2:	d102      	bne.n	c00a0da <_read_r+0x1e>
 c00a0d4:	682b      	ldr	r3, [r5, #0]
 c00a0d6:	b103      	cbz	r3, c00a0da <_read_r+0x1e>
 c00a0d8:	6023      	str	r3, [r4, #0]
 c00a0da:	bd38      	pop	{r3, r4, r5, pc}
 c00a0dc:	30004d38 	.word	0x30004d38

0c00a0e0 <_sbrk_r>:
 c00a0e0:	b538      	push	{r3, r4, r5, lr}
 c00a0e2:	2300      	movs	r3, #0
 c00a0e4:	4d05      	ldr	r5, [pc, #20]	@ (c00a0fc <_sbrk_r+0x1c>)
 c00a0e6:	4604      	mov	r4, r0
 c00a0e8:	4608      	mov	r0, r1
 c00a0ea:	602b      	str	r3, [r5, #0]
 c00a0ec:	f7f7 ff9e 	bl	c00202c <_sbrk>
 c00a0f0:	1c43      	adds	r3, r0, #1
 c00a0f2:	d102      	bne.n	c00a0fa <_sbrk_r+0x1a>
 c00a0f4:	682b      	ldr	r3, [r5, #0]
 c00a0f6:	b103      	cbz	r3, c00a0fa <_sbrk_r+0x1a>
 c00a0f8:	6023      	str	r3, [r4, #0]
 c00a0fa:	bd38      	pop	{r3, r4, r5, pc}
 c00a0fc:	30004d38 	.word	0x30004d38

0c00a100 <_write_r>:
 c00a100:	b538      	push	{r3, r4, r5, lr}
 c00a102:	4604      	mov	r4, r0
 c00a104:	4d06      	ldr	r5, [pc, #24]	@ (c00a120 <_write_r+0x20>)
 c00a106:	4608      	mov	r0, r1
 c00a108:	4611      	mov	r1, r2
 c00a10a:	2200      	movs	r2, #0
 c00a10c:	602a      	str	r2, [r5, #0]
 c00a10e:	461a      	mov	r2, r3
 c00a110:	f7f7 ff3b 	bl	c001f8a <_write>
 c00a114:	1c43      	adds	r3, r0, #1
 c00a116:	d102      	bne.n	c00a11e <_write_r+0x1e>
 c00a118:	682b      	ldr	r3, [r5, #0]
 c00a11a:	b103      	cbz	r3, c00a11e <_write_r+0x1e>
 c00a11c:	6023      	str	r3, [r4, #0]
 c00a11e:	bd38      	pop	{r3, r4, r5, pc}
 c00a120:	30004d38 	.word	0x30004d38

0c00a124 <__errno>:
 c00a124:	4b01      	ldr	r3, [pc, #4]	@ (c00a12c <__errno+0x8>)
 c00a126:	6818      	ldr	r0, [r3, #0]
 c00a128:	4770      	bx	lr
 c00a12a:	bf00      	nop
 c00a12c:	30000038 	.word	0x30000038

0c00a130 <__libc_init_array>:
 c00a130:	b570      	push	{r4, r5, r6, lr}
 c00a132:	4d0d      	ldr	r5, [pc, #52]	@ (c00a168 <__libc_init_array+0x38>)
 c00a134:	2600      	movs	r6, #0
 c00a136:	4c0d      	ldr	r4, [pc, #52]	@ (c00a16c <__libc_init_array+0x3c>)
 c00a138:	1b64      	subs	r4, r4, r5
 c00a13a:	10a4      	asrs	r4, r4, #2
 c00a13c:	42a6      	cmp	r6, r4
 c00a13e:	d109      	bne.n	c00a154 <__libc_init_array+0x24>
 c00a140:	4d0b      	ldr	r5, [pc, #44]	@ (c00a170 <__libc_init_array+0x40>)
 c00a142:	2600      	movs	r6, #0
 c00a144:	4c0b      	ldr	r4, [pc, #44]	@ (c00a174 <__libc_init_array+0x44>)
 c00a146:	f000 fcfd 	bl	c00ab44 <_init>
 c00a14a:	1b64      	subs	r4, r4, r5
 c00a14c:	10a4      	asrs	r4, r4, #2
 c00a14e:	42a6      	cmp	r6, r4
 c00a150:	d105      	bne.n	c00a15e <__libc_init_array+0x2e>
 c00a152:	bd70      	pop	{r4, r5, r6, pc}
 c00a154:	f855 3b04 	ldr.w	r3, [r5], #4
 c00a158:	3601      	adds	r6, #1
 c00a15a:	4798      	blx	r3
 c00a15c:	e7ee      	b.n	c00a13c <__libc_init_array+0xc>
 c00a15e:	f855 3b04 	ldr.w	r3, [r5], #4
 c00a162:	3601      	adds	r6, #1
 c00a164:	4798      	blx	r3
 c00a166:	e7f2      	b.n	c00a14e <__libc_init_array+0x1e>
 c00a168:	0c00b400 	.word	0x0c00b400
 c00a16c:	0c00b400 	.word	0x0c00b400
 c00a170:	0c00b400 	.word	0x0c00b400
 c00a174:	0c00b404 	.word	0x0c00b404

0c00a178 <__retarget_lock_init_recursive>:
 c00a178:	4770      	bx	lr

0c00a17a <__retarget_lock_acquire_recursive>:
 c00a17a:	4770      	bx	lr

0c00a17c <__retarget_lock_release_recursive>:
 c00a17c:	4770      	bx	lr

0c00a17e <memcpy>:
 c00a17e:	440a      	add	r2, r1
 c00a180:	1e43      	subs	r3, r0, #1
 c00a182:	4291      	cmp	r1, r2
 c00a184:	d100      	bne.n	c00a188 <memcpy+0xa>
 c00a186:	4770      	bx	lr
 c00a188:	b510      	push	{r4, lr}
 c00a18a:	f811 4b01 	ldrb.w	r4, [r1], #1
 c00a18e:	4291      	cmp	r1, r2
 c00a190:	f803 4f01 	strb.w	r4, [r3, #1]!
 c00a194:	d1f9      	bne.n	c00a18a <memcpy+0xc>
 c00a196:	bd10      	pop	{r4, pc}

0c00a198 <__assert_func>:
 c00a198:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 c00a19a:	4614      	mov	r4, r2
 c00a19c:	461a      	mov	r2, r3
 c00a19e:	4b09      	ldr	r3, [pc, #36]	@ (c00a1c4 <__assert_func+0x2c>)
 c00a1a0:	4605      	mov	r5, r0
 c00a1a2:	681b      	ldr	r3, [r3, #0]
 c00a1a4:	68d8      	ldr	r0, [r3, #12]
 c00a1a6:	b14c      	cbz	r4, c00a1bc <__assert_func+0x24>
 c00a1a8:	4b07      	ldr	r3, [pc, #28]	@ (c00a1c8 <__assert_func+0x30>)
 c00a1aa:	9100      	str	r1, [sp, #0]
 c00a1ac:	4907      	ldr	r1, [pc, #28]	@ (c00a1cc <__assert_func+0x34>)
 c00a1ae:	e9cd 3401 	strd	r3, r4, [sp, #4]
 c00a1b2:	462b      	mov	r3, r5
 c00a1b4:	f000 fbd6 	bl	c00a964 <fiprintf>
 c00a1b8:	f000 fc78 	bl	c00aaac <abort>
 c00a1bc:	4b04      	ldr	r3, [pc, #16]	@ (c00a1d0 <__assert_func+0x38>)
 c00a1be:	461c      	mov	r4, r3
 c00a1c0:	e7f3      	b.n	c00a1aa <__assert_func+0x12>
 c00a1c2:	bf00      	nop
 c00a1c4:	30000038 	.word	0x30000038
 c00a1c8:	0c00b2cd 	.word	0x0c00b2cd
 c00a1cc:	0c00b2da 	.word	0x0c00b2da
 c00a1d0:	0c00b04f 	.word	0x0c00b04f

0c00a1d4 <_free_r>:
 c00a1d4:	b538      	push	{r3, r4, r5, lr}
 c00a1d6:	4605      	mov	r5, r0
 c00a1d8:	2900      	cmp	r1, #0
 c00a1da:	d041      	beq.n	c00a260 <_free_r+0x8c>
 c00a1dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 c00a1e0:	1f0c      	subs	r4, r1, #4
 c00a1e2:	2b00      	cmp	r3, #0
 c00a1e4:	bfb8      	it	lt
 c00a1e6:	18e4      	addlt	r4, r4, r3
 c00a1e8:	f7ff fca8 	bl	c009b3c <__malloc_lock>
 c00a1ec:	4a1d      	ldr	r2, [pc, #116]	@ (c00a264 <_free_r+0x90>)
 c00a1ee:	6813      	ldr	r3, [r2, #0]
 c00a1f0:	b933      	cbnz	r3, c00a200 <_free_r+0x2c>
 c00a1f2:	6063      	str	r3, [r4, #4]
 c00a1f4:	6014      	str	r4, [r2, #0]
 c00a1f6:	4628      	mov	r0, r5
 c00a1f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 c00a1fc:	f7ff bca4 	b.w	c009b48 <__malloc_unlock>
 c00a200:	42a3      	cmp	r3, r4
 c00a202:	d908      	bls.n	c00a216 <_free_r+0x42>
 c00a204:	6820      	ldr	r0, [r4, #0]
 c00a206:	1821      	adds	r1, r4, r0
 c00a208:	428b      	cmp	r3, r1
 c00a20a:	bf01      	itttt	eq
 c00a20c:	6819      	ldreq	r1, [r3, #0]
 c00a20e:	685b      	ldreq	r3, [r3, #4]
 c00a210:	1809      	addeq	r1, r1, r0
 c00a212:	6021      	streq	r1, [r4, #0]
 c00a214:	e7ed      	b.n	c00a1f2 <_free_r+0x1e>
 c00a216:	461a      	mov	r2, r3
 c00a218:	685b      	ldr	r3, [r3, #4]
 c00a21a:	b10b      	cbz	r3, c00a220 <_free_r+0x4c>
 c00a21c:	42a3      	cmp	r3, r4
 c00a21e:	d9fa      	bls.n	c00a216 <_free_r+0x42>
 c00a220:	6811      	ldr	r1, [r2, #0]
 c00a222:	1850      	adds	r0, r2, r1
 c00a224:	42a0      	cmp	r0, r4
 c00a226:	d10b      	bne.n	c00a240 <_free_r+0x6c>
 c00a228:	6820      	ldr	r0, [r4, #0]
 c00a22a:	4401      	add	r1, r0
 c00a22c:	1850      	adds	r0, r2, r1
 c00a22e:	6011      	str	r1, [r2, #0]
 c00a230:	4283      	cmp	r3, r0
 c00a232:	d1e0      	bne.n	c00a1f6 <_free_r+0x22>
 c00a234:	6818      	ldr	r0, [r3, #0]
 c00a236:	685b      	ldr	r3, [r3, #4]
 c00a238:	4408      	add	r0, r1
 c00a23a:	6053      	str	r3, [r2, #4]
 c00a23c:	6010      	str	r0, [r2, #0]
 c00a23e:	e7da      	b.n	c00a1f6 <_free_r+0x22>
 c00a240:	d902      	bls.n	c00a248 <_free_r+0x74>
 c00a242:	230c      	movs	r3, #12
 c00a244:	602b      	str	r3, [r5, #0]
 c00a246:	e7d6      	b.n	c00a1f6 <_free_r+0x22>
 c00a248:	6820      	ldr	r0, [r4, #0]
 c00a24a:	1821      	adds	r1, r4, r0
 c00a24c:	428b      	cmp	r3, r1
 c00a24e:	bf02      	ittt	eq
 c00a250:	6819      	ldreq	r1, [r3, #0]
 c00a252:	685b      	ldreq	r3, [r3, #4]
 c00a254:	1809      	addeq	r1, r1, r0
 c00a256:	6063      	str	r3, [r4, #4]
 c00a258:	bf08      	it	eq
 c00a25a:	6021      	streq	r1, [r4, #0]
 c00a25c:	6054      	str	r4, [r2, #4]
 c00a25e:	e7ca      	b.n	c00a1f6 <_free_r+0x22>
 c00a260:	bd38      	pop	{r3, r4, r5, pc}
 c00a262:	bf00      	nop
 c00a264:	30004bf8 	.word	0x30004bf8

0c00a268 <__sfputc_r>:
 c00a268:	6893      	ldr	r3, [r2, #8]
 c00a26a:	3b01      	subs	r3, #1
 c00a26c:	2b00      	cmp	r3, #0
 c00a26e:	b410      	push	{r4}
 c00a270:	6093      	str	r3, [r2, #8]
 c00a272:	da08      	bge.n	c00a286 <__sfputc_r+0x1e>
 c00a274:	6994      	ldr	r4, [r2, #24]
 c00a276:	42a3      	cmp	r3, r4
 c00a278:	db01      	blt.n	c00a27e <__sfputc_r+0x16>
 c00a27a:	290a      	cmp	r1, #10
 c00a27c:	d103      	bne.n	c00a286 <__sfputc_r+0x1e>
 c00a27e:	f85d 4b04 	ldr.w	r4, [sp], #4
 c00a282:	f7ff be48 	b.w	c009f16 <__swbuf_r>
 c00a286:	6813      	ldr	r3, [r2, #0]
 c00a288:	1c58      	adds	r0, r3, #1
 c00a28a:	6010      	str	r0, [r2, #0]
 c00a28c:	4608      	mov	r0, r1
 c00a28e:	7019      	strb	r1, [r3, #0]
 c00a290:	f85d 4b04 	ldr.w	r4, [sp], #4
 c00a294:	4770      	bx	lr

0c00a296 <__sfputs_r>:
 c00a296:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c00a298:	4606      	mov	r6, r0
 c00a29a:	460f      	mov	r7, r1
 c00a29c:	4614      	mov	r4, r2
 c00a29e:	18d5      	adds	r5, r2, r3
 c00a2a0:	42ac      	cmp	r4, r5
 c00a2a2:	d101      	bne.n	c00a2a8 <__sfputs_r+0x12>
 c00a2a4:	2000      	movs	r0, #0
 c00a2a6:	e007      	b.n	c00a2b8 <__sfputs_r+0x22>
 c00a2a8:	463a      	mov	r2, r7
 c00a2aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 c00a2ae:	4630      	mov	r0, r6
 c00a2b0:	f7ff ffda 	bl	c00a268 <__sfputc_r>
 c00a2b4:	1c43      	adds	r3, r0, #1
 c00a2b6:	d1f3      	bne.n	c00a2a0 <__sfputs_r+0xa>
 c00a2b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0c00a2bc <_vfiprintf_r>:
 c00a2bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 c00a2c0:	460d      	mov	r5, r1
 c00a2c2:	b09d      	sub	sp, #116	@ 0x74
 c00a2c4:	4614      	mov	r4, r2
 c00a2c6:	4698      	mov	r8, r3
 c00a2c8:	4606      	mov	r6, r0
 c00a2ca:	b118      	cbz	r0, c00a2d4 <_vfiprintf_r+0x18>
 c00a2cc:	6a03      	ldr	r3, [r0, #32]
 c00a2ce:	b90b      	cbnz	r3, c00a2d4 <_vfiprintf_r+0x18>
 c00a2d0:	f7ff fd38 	bl	c009d44 <__sinit>
 c00a2d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 c00a2d6:	07d9      	lsls	r1, r3, #31
 c00a2d8:	d405      	bmi.n	c00a2e6 <_vfiprintf_r+0x2a>
 c00a2da:	89ab      	ldrh	r3, [r5, #12]
 c00a2dc:	059a      	lsls	r2, r3, #22
 c00a2de:	d402      	bmi.n	c00a2e6 <_vfiprintf_r+0x2a>
 c00a2e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 c00a2e2:	f7ff ff4a 	bl	c00a17a <__retarget_lock_acquire_recursive>
 c00a2e6:	89ab      	ldrh	r3, [r5, #12]
 c00a2e8:	071b      	lsls	r3, r3, #28
 c00a2ea:	d501      	bpl.n	c00a2f0 <_vfiprintf_r+0x34>
 c00a2ec:	692b      	ldr	r3, [r5, #16]
 c00a2ee:	b99b      	cbnz	r3, c00a318 <_vfiprintf_r+0x5c>
 c00a2f0:	4629      	mov	r1, r5
 c00a2f2:	4630      	mov	r0, r6
 c00a2f4:	f7ff fe4e 	bl	c009f94 <__swsetup_r>
 c00a2f8:	b170      	cbz	r0, c00a318 <_vfiprintf_r+0x5c>
 c00a2fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 c00a2fc:	07dc      	lsls	r4, r3, #31
 c00a2fe:	d504      	bpl.n	c00a30a <_vfiprintf_r+0x4e>
 c00a300:	f04f 30ff 	mov.w	r0, #4294967295
 c00a304:	b01d      	add	sp, #116	@ 0x74
 c00a306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 c00a30a:	89ab      	ldrh	r3, [r5, #12]
 c00a30c:	0598      	lsls	r0, r3, #22
 c00a30e:	d4f7      	bmi.n	c00a300 <_vfiprintf_r+0x44>
 c00a310:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 c00a312:	f7ff ff33 	bl	c00a17c <__retarget_lock_release_recursive>
 c00a316:	e7f3      	b.n	c00a300 <_vfiprintf_r+0x44>
 c00a318:	2300      	movs	r3, #0
 c00a31a:	f8cd 800c 	str.w	r8, [sp, #12]
 c00a31e:	f04f 0901 	mov.w	r9, #1
 c00a322:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ c00a4d8 <_vfiprintf_r+0x21c>
 c00a326:	9309      	str	r3, [sp, #36]	@ 0x24
 c00a328:	2320      	movs	r3, #32
 c00a32a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 c00a32e:	2330      	movs	r3, #48	@ 0x30
 c00a330:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 c00a334:	4623      	mov	r3, r4
 c00a336:	469a      	mov	sl, r3
 c00a338:	f813 2b01 	ldrb.w	r2, [r3], #1
 c00a33c:	b10a      	cbz	r2, c00a342 <_vfiprintf_r+0x86>
 c00a33e:	2a25      	cmp	r2, #37	@ 0x25
 c00a340:	d1f9      	bne.n	c00a336 <_vfiprintf_r+0x7a>
 c00a342:	ebba 0b04 	subs.w	fp, sl, r4
 c00a346:	d00b      	beq.n	c00a360 <_vfiprintf_r+0xa4>
 c00a348:	465b      	mov	r3, fp
 c00a34a:	4622      	mov	r2, r4
 c00a34c:	4629      	mov	r1, r5
 c00a34e:	4630      	mov	r0, r6
 c00a350:	f7ff ffa1 	bl	c00a296 <__sfputs_r>
 c00a354:	3001      	adds	r0, #1
 c00a356:	f000 80a7 	beq.w	c00a4a8 <_vfiprintf_r+0x1ec>
 c00a35a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 c00a35c:	445a      	add	r2, fp
 c00a35e:	9209      	str	r2, [sp, #36]	@ 0x24
 c00a360:	f89a 3000 	ldrb.w	r3, [sl]
 c00a364:	2b00      	cmp	r3, #0
 c00a366:	f000 809f 	beq.w	c00a4a8 <_vfiprintf_r+0x1ec>
 c00a36a:	2300      	movs	r3, #0
 c00a36c:	f04f 32ff 	mov.w	r2, #4294967295
 c00a370:	f10a 0a01 	add.w	sl, sl, #1
 c00a374:	9304      	str	r3, [sp, #16]
 c00a376:	9307      	str	r3, [sp, #28]
 c00a378:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 c00a37c:	931a      	str	r3, [sp, #104]	@ 0x68
 c00a37e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 c00a382:	4654      	mov	r4, sl
 c00a384:	2205      	movs	r2, #5
 c00a386:	4854      	ldr	r0, [pc, #336]	@ (c00a4d8 <_vfiprintf_r+0x21c>)
 c00a388:	f814 1b01 	ldrb.w	r1, [r4], #1
 c00a38c:	f000 fb80 	bl	c00aa90 <memchr>
 c00a390:	9a04      	ldr	r2, [sp, #16]
 c00a392:	b9d8      	cbnz	r0, c00a3cc <_vfiprintf_r+0x110>
 c00a394:	06d1      	lsls	r1, r2, #27
 c00a396:	bf44      	itt	mi
 c00a398:	2320      	movmi	r3, #32
 c00a39a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 c00a39e:	0713      	lsls	r3, r2, #28
 c00a3a0:	bf44      	itt	mi
 c00a3a2:	232b      	movmi	r3, #43	@ 0x2b
 c00a3a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 c00a3a8:	f89a 3000 	ldrb.w	r3, [sl]
 c00a3ac:	2b2a      	cmp	r3, #42	@ 0x2a
 c00a3ae:	d015      	beq.n	c00a3dc <_vfiprintf_r+0x120>
 c00a3b0:	9a07      	ldr	r2, [sp, #28]
 c00a3b2:	4654      	mov	r4, sl
 c00a3b4:	2000      	movs	r0, #0
 c00a3b6:	f04f 0c0a 	mov.w	ip, #10
 c00a3ba:	4621      	mov	r1, r4
 c00a3bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 c00a3c0:	3b30      	subs	r3, #48	@ 0x30
 c00a3c2:	2b09      	cmp	r3, #9
 c00a3c4:	d94b      	bls.n	c00a45e <_vfiprintf_r+0x1a2>
 c00a3c6:	b1b0      	cbz	r0, c00a3f6 <_vfiprintf_r+0x13a>
 c00a3c8:	9207      	str	r2, [sp, #28]
 c00a3ca:	e014      	b.n	c00a3f6 <_vfiprintf_r+0x13a>
 c00a3cc:	eba0 0308 	sub.w	r3, r0, r8
 c00a3d0:	46a2      	mov	sl, r4
 c00a3d2:	fa09 f303 	lsl.w	r3, r9, r3
 c00a3d6:	4313      	orrs	r3, r2
 c00a3d8:	9304      	str	r3, [sp, #16]
 c00a3da:	e7d2      	b.n	c00a382 <_vfiprintf_r+0xc6>
 c00a3dc:	9b03      	ldr	r3, [sp, #12]
 c00a3de:	1d19      	adds	r1, r3, #4
 c00a3e0:	681b      	ldr	r3, [r3, #0]
 c00a3e2:	2b00      	cmp	r3, #0
 c00a3e4:	9103      	str	r1, [sp, #12]
 c00a3e6:	bfbb      	ittet	lt
 c00a3e8:	425b      	neglt	r3, r3
 c00a3ea:	f042 0202 	orrlt.w	r2, r2, #2
 c00a3ee:	9307      	strge	r3, [sp, #28]
 c00a3f0:	9307      	strlt	r3, [sp, #28]
 c00a3f2:	bfb8      	it	lt
 c00a3f4:	9204      	strlt	r2, [sp, #16]
 c00a3f6:	7823      	ldrb	r3, [r4, #0]
 c00a3f8:	2b2e      	cmp	r3, #46	@ 0x2e
 c00a3fa:	d10a      	bne.n	c00a412 <_vfiprintf_r+0x156>
 c00a3fc:	7863      	ldrb	r3, [r4, #1]
 c00a3fe:	2b2a      	cmp	r3, #42	@ 0x2a
 c00a400:	d132      	bne.n	c00a468 <_vfiprintf_r+0x1ac>
 c00a402:	9b03      	ldr	r3, [sp, #12]
 c00a404:	3402      	adds	r4, #2
 c00a406:	1d1a      	adds	r2, r3, #4
 c00a408:	681b      	ldr	r3, [r3, #0]
 c00a40a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 c00a40e:	9203      	str	r2, [sp, #12]
 c00a410:	9305      	str	r3, [sp, #20]
 c00a412:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ c00a4e8 <_vfiprintf_r+0x22c>
 c00a416:	2203      	movs	r2, #3
 c00a418:	7821      	ldrb	r1, [r4, #0]
 c00a41a:	4650      	mov	r0, sl
 c00a41c:	f000 fb38 	bl	c00aa90 <memchr>
 c00a420:	b138      	cbz	r0, c00a432 <_vfiprintf_r+0x176>
 c00a422:	eba0 000a 	sub.w	r0, r0, sl
 c00a426:	2240      	movs	r2, #64	@ 0x40
 c00a428:	9b04      	ldr	r3, [sp, #16]
 c00a42a:	3401      	adds	r4, #1
 c00a42c:	4082      	lsls	r2, r0
 c00a42e:	4313      	orrs	r3, r2
 c00a430:	9304      	str	r3, [sp, #16]
 c00a432:	f814 1b01 	ldrb.w	r1, [r4], #1
 c00a436:	2206      	movs	r2, #6
 c00a438:	4828      	ldr	r0, [pc, #160]	@ (c00a4dc <_vfiprintf_r+0x220>)
 c00a43a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 c00a43e:	f000 fb27 	bl	c00aa90 <memchr>
 c00a442:	2800      	cmp	r0, #0
 c00a444:	d03f      	beq.n	c00a4c6 <_vfiprintf_r+0x20a>
 c00a446:	4b26      	ldr	r3, [pc, #152]	@ (c00a4e0 <_vfiprintf_r+0x224>)
 c00a448:	bb1b      	cbnz	r3, c00a492 <_vfiprintf_r+0x1d6>
 c00a44a:	9b03      	ldr	r3, [sp, #12]
 c00a44c:	3307      	adds	r3, #7
 c00a44e:	f023 0307 	bic.w	r3, r3, #7
 c00a452:	3308      	adds	r3, #8
 c00a454:	9303      	str	r3, [sp, #12]
 c00a456:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 c00a458:	443b      	add	r3, r7
 c00a45a:	9309      	str	r3, [sp, #36]	@ 0x24
 c00a45c:	e76a      	b.n	c00a334 <_vfiprintf_r+0x78>
 c00a45e:	fb0c 3202 	mla	r2, ip, r2, r3
 c00a462:	460c      	mov	r4, r1
 c00a464:	2001      	movs	r0, #1
 c00a466:	e7a8      	b.n	c00a3ba <_vfiprintf_r+0xfe>
 c00a468:	2300      	movs	r3, #0
 c00a46a:	3401      	adds	r4, #1
 c00a46c:	f04f 0c0a 	mov.w	ip, #10
 c00a470:	4619      	mov	r1, r3
 c00a472:	9305      	str	r3, [sp, #20]
 c00a474:	4620      	mov	r0, r4
 c00a476:	f810 2b01 	ldrb.w	r2, [r0], #1
 c00a47a:	3a30      	subs	r2, #48	@ 0x30
 c00a47c:	2a09      	cmp	r2, #9
 c00a47e:	d903      	bls.n	c00a488 <_vfiprintf_r+0x1cc>
 c00a480:	2b00      	cmp	r3, #0
 c00a482:	d0c6      	beq.n	c00a412 <_vfiprintf_r+0x156>
 c00a484:	9105      	str	r1, [sp, #20]
 c00a486:	e7c4      	b.n	c00a412 <_vfiprintf_r+0x156>
 c00a488:	fb0c 2101 	mla	r1, ip, r1, r2
 c00a48c:	4604      	mov	r4, r0
 c00a48e:	2301      	movs	r3, #1
 c00a490:	e7f0      	b.n	c00a474 <_vfiprintf_r+0x1b8>
 c00a492:	ab03      	add	r3, sp, #12
 c00a494:	462a      	mov	r2, r5
 c00a496:	a904      	add	r1, sp, #16
 c00a498:	4630      	mov	r0, r6
 c00a49a:	9300      	str	r3, [sp, #0]
 c00a49c:	4b11      	ldr	r3, [pc, #68]	@ (c00a4e4 <_vfiprintf_r+0x228>)
 c00a49e:	f3af 8000 	nop.w
 c00a4a2:	4607      	mov	r7, r0
 c00a4a4:	1c78      	adds	r0, r7, #1
 c00a4a6:	d1d6      	bne.n	c00a456 <_vfiprintf_r+0x19a>
 c00a4a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 c00a4aa:	07d9      	lsls	r1, r3, #31
 c00a4ac:	d405      	bmi.n	c00a4ba <_vfiprintf_r+0x1fe>
 c00a4ae:	89ab      	ldrh	r3, [r5, #12]
 c00a4b0:	059a      	lsls	r2, r3, #22
 c00a4b2:	d402      	bmi.n	c00a4ba <_vfiprintf_r+0x1fe>
 c00a4b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 c00a4b6:	f7ff fe61 	bl	c00a17c <__retarget_lock_release_recursive>
 c00a4ba:	89ab      	ldrh	r3, [r5, #12]
 c00a4bc:	065b      	lsls	r3, r3, #25
 c00a4be:	f53f af1f 	bmi.w	c00a300 <_vfiprintf_r+0x44>
 c00a4c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 c00a4c4:	e71e      	b.n	c00a304 <_vfiprintf_r+0x48>
 c00a4c6:	ab03      	add	r3, sp, #12
 c00a4c8:	462a      	mov	r2, r5
 c00a4ca:	a904      	add	r1, sp, #16
 c00a4cc:	4630      	mov	r0, r6
 c00a4ce:	9300      	str	r3, [sp, #0]
 c00a4d0:	4b04      	ldr	r3, [pc, #16]	@ (c00a4e4 <_vfiprintf_r+0x228>)
 c00a4d2:	f000 f87d 	bl	c00a5d0 <_printf_i>
 c00a4d6:	e7e4      	b.n	c00a4a2 <_vfiprintf_r+0x1e6>
 c00a4d8:	0c00b309 	.word	0x0c00b309
 c00a4dc:	0c00b313 	.word	0x0c00b313
 c00a4e0:	00000000 	.word	0x00000000
 c00a4e4:	0c00a297 	.word	0x0c00a297
 c00a4e8:	0c00b30f 	.word	0x0c00b30f

0c00a4ec <_printf_common>:
 c00a4ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 c00a4f0:	4616      	mov	r6, r2
 c00a4f2:	4698      	mov	r8, r3
 c00a4f4:	688a      	ldr	r2, [r1, #8]
 c00a4f6:	4607      	mov	r7, r0
 c00a4f8:	690b      	ldr	r3, [r1, #16]
 c00a4fa:	460c      	mov	r4, r1
 c00a4fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 c00a500:	4293      	cmp	r3, r2
 c00a502:	bfb8      	it	lt
 c00a504:	4613      	movlt	r3, r2
 c00a506:	6033      	str	r3, [r6, #0]
 c00a508:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 c00a50c:	b10a      	cbz	r2, c00a512 <_printf_common+0x26>
 c00a50e:	3301      	adds	r3, #1
 c00a510:	6033      	str	r3, [r6, #0]
 c00a512:	6823      	ldr	r3, [r4, #0]
 c00a514:	0699      	lsls	r1, r3, #26
 c00a516:	bf42      	ittt	mi
 c00a518:	6833      	ldrmi	r3, [r6, #0]
 c00a51a:	3302      	addmi	r3, #2
 c00a51c:	6033      	strmi	r3, [r6, #0]
 c00a51e:	6825      	ldr	r5, [r4, #0]
 c00a520:	f015 0506 	ands.w	r5, r5, #6
 c00a524:	d106      	bne.n	c00a534 <_printf_common+0x48>
 c00a526:	f104 0a19 	add.w	sl, r4, #25
 c00a52a:	68e3      	ldr	r3, [r4, #12]
 c00a52c:	6832      	ldr	r2, [r6, #0]
 c00a52e:	1a9b      	subs	r3, r3, r2
 c00a530:	42ab      	cmp	r3, r5
 c00a532:	dc2b      	bgt.n	c00a58c <_printf_common+0xa0>
 c00a534:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 c00a538:	6822      	ldr	r2, [r4, #0]
 c00a53a:	3b00      	subs	r3, #0
 c00a53c:	bf18      	it	ne
 c00a53e:	2301      	movne	r3, #1
 c00a540:	0692      	lsls	r2, r2, #26
 c00a542:	d430      	bmi.n	c00a5a6 <_printf_common+0xba>
 c00a544:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 c00a548:	4641      	mov	r1, r8
 c00a54a:	4638      	mov	r0, r7
 c00a54c:	47c8      	blx	r9
 c00a54e:	3001      	adds	r0, #1
 c00a550:	d023      	beq.n	c00a59a <_printf_common+0xae>
 c00a552:	6823      	ldr	r3, [r4, #0]
 c00a554:	341a      	adds	r4, #26
 c00a556:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 c00a55a:	f003 0306 	and.w	r3, r3, #6
 c00a55e:	2b04      	cmp	r3, #4
 c00a560:	bf0a      	itet	eq
 c00a562:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 c00a566:	2500      	movne	r5, #0
 c00a568:	6833      	ldreq	r3, [r6, #0]
 c00a56a:	f04f 0600 	mov.w	r6, #0
 c00a56e:	bf08      	it	eq
 c00a570:	1aed      	subeq	r5, r5, r3
 c00a572:	f854 3c12 	ldr.w	r3, [r4, #-18]
 c00a576:	bf08      	it	eq
 c00a578:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 c00a57c:	4293      	cmp	r3, r2
 c00a57e:	bfc4      	itt	gt
 c00a580:	1a9b      	subgt	r3, r3, r2
 c00a582:	18ed      	addgt	r5, r5, r3
 c00a584:	42b5      	cmp	r5, r6
 c00a586:	d11a      	bne.n	c00a5be <_printf_common+0xd2>
 c00a588:	2000      	movs	r0, #0
 c00a58a:	e008      	b.n	c00a59e <_printf_common+0xb2>
 c00a58c:	2301      	movs	r3, #1
 c00a58e:	4652      	mov	r2, sl
 c00a590:	4641      	mov	r1, r8
 c00a592:	4638      	mov	r0, r7
 c00a594:	47c8      	blx	r9
 c00a596:	3001      	adds	r0, #1
 c00a598:	d103      	bne.n	c00a5a2 <_printf_common+0xb6>
 c00a59a:	f04f 30ff 	mov.w	r0, #4294967295
 c00a59e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 c00a5a2:	3501      	adds	r5, #1
 c00a5a4:	e7c1      	b.n	c00a52a <_printf_common+0x3e>
 c00a5a6:	18e1      	adds	r1, r4, r3
 c00a5a8:	1c5a      	adds	r2, r3, #1
 c00a5aa:	2030      	movs	r0, #48	@ 0x30
 c00a5ac:	3302      	adds	r3, #2
 c00a5ae:	4422      	add	r2, r4
 c00a5b0:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 c00a5b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 c00a5b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 c00a5bc:	e7c2      	b.n	c00a544 <_printf_common+0x58>
 c00a5be:	2301      	movs	r3, #1
 c00a5c0:	4622      	mov	r2, r4
 c00a5c2:	4641      	mov	r1, r8
 c00a5c4:	4638      	mov	r0, r7
 c00a5c6:	47c8      	blx	r9
 c00a5c8:	3001      	adds	r0, #1
 c00a5ca:	d0e6      	beq.n	c00a59a <_printf_common+0xae>
 c00a5cc:	3601      	adds	r6, #1
 c00a5ce:	e7d9      	b.n	c00a584 <_printf_common+0x98>

0c00a5d0 <_printf_i>:
 c00a5d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 c00a5d4:	7e0f      	ldrb	r7, [r1, #24]
 c00a5d6:	4691      	mov	r9, r2
 c00a5d8:	4680      	mov	r8, r0
 c00a5da:	460c      	mov	r4, r1
 c00a5dc:	2f78      	cmp	r7, #120	@ 0x78
 c00a5de:	469a      	mov	sl, r3
 c00a5e0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 c00a5e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 c00a5e6:	d807      	bhi.n	c00a5f8 <_printf_i+0x28>
 c00a5e8:	2f62      	cmp	r7, #98	@ 0x62
 c00a5ea:	d80a      	bhi.n	c00a602 <_printf_i+0x32>
 c00a5ec:	2f00      	cmp	r7, #0
 c00a5ee:	f000 80d1 	beq.w	c00a794 <_printf_i+0x1c4>
 c00a5f2:	2f58      	cmp	r7, #88	@ 0x58
 c00a5f4:	f000 80b8 	beq.w	c00a768 <_printf_i+0x198>
 c00a5f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 c00a5fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 c00a600:	e03a      	b.n	c00a678 <_printf_i+0xa8>
 c00a602:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 c00a606:	2b15      	cmp	r3, #21
 c00a608:	d8f6      	bhi.n	c00a5f8 <_printf_i+0x28>
 c00a60a:	a101      	add	r1, pc, #4	@ (adr r1, c00a610 <_printf_i+0x40>)
 c00a60c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 c00a610:	0c00a669 	.word	0x0c00a669
 c00a614:	0c00a67d 	.word	0x0c00a67d
 c00a618:	0c00a5f9 	.word	0x0c00a5f9
 c00a61c:	0c00a5f9 	.word	0x0c00a5f9
 c00a620:	0c00a5f9 	.word	0x0c00a5f9
 c00a624:	0c00a5f9 	.word	0x0c00a5f9
 c00a628:	0c00a67d 	.word	0x0c00a67d
 c00a62c:	0c00a5f9 	.word	0x0c00a5f9
 c00a630:	0c00a5f9 	.word	0x0c00a5f9
 c00a634:	0c00a5f9 	.word	0x0c00a5f9
 c00a638:	0c00a5f9 	.word	0x0c00a5f9
 c00a63c:	0c00a77b 	.word	0x0c00a77b
 c00a640:	0c00a6a7 	.word	0x0c00a6a7
 c00a644:	0c00a735 	.word	0x0c00a735
 c00a648:	0c00a5f9 	.word	0x0c00a5f9
 c00a64c:	0c00a5f9 	.word	0x0c00a5f9
 c00a650:	0c00a79d 	.word	0x0c00a79d
 c00a654:	0c00a5f9 	.word	0x0c00a5f9
 c00a658:	0c00a6a7 	.word	0x0c00a6a7
 c00a65c:	0c00a5f9 	.word	0x0c00a5f9
 c00a660:	0c00a5f9 	.word	0x0c00a5f9
 c00a664:	0c00a73d 	.word	0x0c00a73d
 c00a668:	6833      	ldr	r3, [r6, #0]
 c00a66a:	1d1a      	adds	r2, r3, #4
 c00a66c:	681b      	ldr	r3, [r3, #0]
 c00a66e:	6032      	str	r2, [r6, #0]
 c00a670:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 c00a674:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 c00a678:	2301      	movs	r3, #1
 c00a67a:	e09c      	b.n	c00a7b6 <_printf_i+0x1e6>
 c00a67c:	6833      	ldr	r3, [r6, #0]
 c00a67e:	6820      	ldr	r0, [r4, #0]
 c00a680:	1d19      	adds	r1, r3, #4
 c00a682:	6031      	str	r1, [r6, #0]
 c00a684:	0606      	lsls	r6, r0, #24
 c00a686:	d501      	bpl.n	c00a68c <_printf_i+0xbc>
 c00a688:	681d      	ldr	r5, [r3, #0]
 c00a68a:	e003      	b.n	c00a694 <_printf_i+0xc4>
 c00a68c:	0645      	lsls	r5, r0, #25
 c00a68e:	d5fb      	bpl.n	c00a688 <_printf_i+0xb8>
 c00a690:	f9b3 5000 	ldrsh.w	r5, [r3]
 c00a694:	2d00      	cmp	r5, #0
 c00a696:	da03      	bge.n	c00a6a0 <_printf_i+0xd0>
 c00a698:	232d      	movs	r3, #45	@ 0x2d
 c00a69a:	426d      	negs	r5, r5
 c00a69c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 c00a6a0:	4858      	ldr	r0, [pc, #352]	@ (c00a804 <_printf_i+0x234>)
 c00a6a2:	230a      	movs	r3, #10
 c00a6a4:	e011      	b.n	c00a6ca <_printf_i+0xfa>
 c00a6a6:	6821      	ldr	r1, [r4, #0]
 c00a6a8:	6833      	ldr	r3, [r6, #0]
 c00a6aa:	0608      	lsls	r0, r1, #24
 c00a6ac:	f853 5b04 	ldr.w	r5, [r3], #4
 c00a6b0:	d402      	bmi.n	c00a6b8 <_printf_i+0xe8>
 c00a6b2:	0649      	lsls	r1, r1, #25
 c00a6b4:	bf48      	it	mi
 c00a6b6:	b2ad      	uxthmi	r5, r5
 c00a6b8:	2f6f      	cmp	r7, #111	@ 0x6f
 c00a6ba:	6033      	str	r3, [r6, #0]
 c00a6bc:	4851      	ldr	r0, [pc, #324]	@ (c00a804 <_printf_i+0x234>)
 c00a6be:	bf14      	ite	ne
 c00a6c0:	230a      	movne	r3, #10
 c00a6c2:	2308      	moveq	r3, #8
 c00a6c4:	2100      	movs	r1, #0
 c00a6c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 c00a6ca:	6866      	ldr	r6, [r4, #4]
 c00a6cc:	2e00      	cmp	r6, #0
 c00a6ce:	60a6      	str	r6, [r4, #8]
 c00a6d0:	db05      	blt.n	c00a6de <_printf_i+0x10e>
 c00a6d2:	6821      	ldr	r1, [r4, #0]
 c00a6d4:	432e      	orrs	r6, r5
 c00a6d6:	f021 0104 	bic.w	r1, r1, #4
 c00a6da:	6021      	str	r1, [r4, #0]
 c00a6dc:	d04b      	beq.n	c00a776 <_printf_i+0x1a6>
 c00a6de:	4616      	mov	r6, r2
 c00a6e0:	fbb5 f1f3 	udiv	r1, r5, r3
 c00a6e4:	fb03 5711 	mls	r7, r3, r1, r5
 c00a6e8:	5dc7      	ldrb	r7, [r0, r7]
 c00a6ea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 c00a6ee:	462f      	mov	r7, r5
 c00a6f0:	460d      	mov	r5, r1
 c00a6f2:	42bb      	cmp	r3, r7
 c00a6f4:	d9f4      	bls.n	c00a6e0 <_printf_i+0x110>
 c00a6f6:	2b08      	cmp	r3, #8
 c00a6f8:	d10b      	bne.n	c00a712 <_printf_i+0x142>
 c00a6fa:	6823      	ldr	r3, [r4, #0]
 c00a6fc:	07df      	lsls	r7, r3, #31
 c00a6fe:	d508      	bpl.n	c00a712 <_printf_i+0x142>
 c00a700:	6923      	ldr	r3, [r4, #16]
 c00a702:	6861      	ldr	r1, [r4, #4]
 c00a704:	4299      	cmp	r1, r3
 c00a706:	bfde      	ittt	le
 c00a708:	2330      	movle	r3, #48	@ 0x30
 c00a70a:	f806 3c01 	strble.w	r3, [r6, #-1]
 c00a70e:	f106 36ff 	addle.w	r6, r6, #4294967295
 c00a712:	1b92      	subs	r2, r2, r6
 c00a714:	6122      	str	r2, [r4, #16]
 c00a716:	464b      	mov	r3, r9
 c00a718:	aa03      	add	r2, sp, #12
 c00a71a:	4621      	mov	r1, r4
 c00a71c:	4640      	mov	r0, r8
 c00a71e:	f8cd a000 	str.w	sl, [sp]
 c00a722:	f7ff fee3 	bl	c00a4ec <_printf_common>
 c00a726:	3001      	adds	r0, #1
 c00a728:	d14a      	bne.n	c00a7c0 <_printf_i+0x1f0>
 c00a72a:	f04f 30ff 	mov.w	r0, #4294967295
 c00a72e:	b004      	add	sp, #16
 c00a730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 c00a734:	6823      	ldr	r3, [r4, #0]
 c00a736:	f043 0320 	orr.w	r3, r3, #32
 c00a73a:	6023      	str	r3, [r4, #0]
 c00a73c:	2778      	movs	r7, #120	@ 0x78
 c00a73e:	4832      	ldr	r0, [pc, #200]	@ (c00a808 <_printf_i+0x238>)
 c00a740:	6823      	ldr	r3, [r4, #0]
 c00a742:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 c00a746:	061f      	lsls	r7, r3, #24
 c00a748:	6831      	ldr	r1, [r6, #0]
 c00a74a:	f851 5b04 	ldr.w	r5, [r1], #4
 c00a74e:	d402      	bmi.n	c00a756 <_printf_i+0x186>
 c00a750:	065f      	lsls	r7, r3, #25
 c00a752:	bf48      	it	mi
 c00a754:	b2ad      	uxthmi	r5, r5
 c00a756:	6031      	str	r1, [r6, #0]
 c00a758:	07d9      	lsls	r1, r3, #31
 c00a75a:	bf44      	itt	mi
 c00a75c:	f043 0320 	orrmi.w	r3, r3, #32
 c00a760:	6023      	strmi	r3, [r4, #0]
 c00a762:	b11d      	cbz	r5, c00a76c <_printf_i+0x19c>
 c00a764:	2310      	movs	r3, #16
 c00a766:	e7ad      	b.n	c00a6c4 <_printf_i+0xf4>
 c00a768:	4826      	ldr	r0, [pc, #152]	@ (c00a804 <_printf_i+0x234>)
 c00a76a:	e7e9      	b.n	c00a740 <_printf_i+0x170>
 c00a76c:	6823      	ldr	r3, [r4, #0]
 c00a76e:	f023 0320 	bic.w	r3, r3, #32
 c00a772:	6023      	str	r3, [r4, #0]
 c00a774:	e7f6      	b.n	c00a764 <_printf_i+0x194>
 c00a776:	4616      	mov	r6, r2
 c00a778:	e7bd      	b.n	c00a6f6 <_printf_i+0x126>
 c00a77a:	6833      	ldr	r3, [r6, #0]
 c00a77c:	6825      	ldr	r5, [r4, #0]
 c00a77e:	1d18      	adds	r0, r3, #4
 c00a780:	6961      	ldr	r1, [r4, #20]
 c00a782:	6030      	str	r0, [r6, #0]
 c00a784:	062e      	lsls	r6, r5, #24
 c00a786:	681b      	ldr	r3, [r3, #0]
 c00a788:	d501      	bpl.n	c00a78e <_printf_i+0x1be>
 c00a78a:	6019      	str	r1, [r3, #0]
 c00a78c:	e002      	b.n	c00a794 <_printf_i+0x1c4>
 c00a78e:	0668      	lsls	r0, r5, #25
 c00a790:	d5fb      	bpl.n	c00a78a <_printf_i+0x1ba>
 c00a792:	8019      	strh	r1, [r3, #0]
 c00a794:	2300      	movs	r3, #0
 c00a796:	4616      	mov	r6, r2
 c00a798:	6123      	str	r3, [r4, #16]
 c00a79a:	e7bc      	b.n	c00a716 <_printf_i+0x146>
 c00a79c:	6833      	ldr	r3, [r6, #0]
 c00a79e:	2100      	movs	r1, #0
 c00a7a0:	1d1a      	adds	r2, r3, #4
 c00a7a2:	6032      	str	r2, [r6, #0]
 c00a7a4:	681e      	ldr	r6, [r3, #0]
 c00a7a6:	6862      	ldr	r2, [r4, #4]
 c00a7a8:	4630      	mov	r0, r6
 c00a7aa:	f000 f971 	bl	c00aa90 <memchr>
 c00a7ae:	b108      	cbz	r0, c00a7b4 <_printf_i+0x1e4>
 c00a7b0:	1b80      	subs	r0, r0, r6
 c00a7b2:	6060      	str	r0, [r4, #4]
 c00a7b4:	6863      	ldr	r3, [r4, #4]
 c00a7b6:	6123      	str	r3, [r4, #16]
 c00a7b8:	2300      	movs	r3, #0
 c00a7ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 c00a7be:	e7aa      	b.n	c00a716 <_printf_i+0x146>
 c00a7c0:	6923      	ldr	r3, [r4, #16]
 c00a7c2:	4632      	mov	r2, r6
 c00a7c4:	4649      	mov	r1, r9
 c00a7c6:	4640      	mov	r0, r8
 c00a7c8:	47d0      	blx	sl
 c00a7ca:	3001      	adds	r0, #1
 c00a7cc:	d0ad      	beq.n	c00a72a <_printf_i+0x15a>
 c00a7ce:	6823      	ldr	r3, [r4, #0]
 c00a7d0:	079b      	lsls	r3, r3, #30
 c00a7d2:	d413      	bmi.n	c00a7fc <_printf_i+0x22c>
 c00a7d4:	68e0      	ldr	r0, [r4, #12]
 c00a7d6:	9b03      	ldr	r3, [sp, #12]
 c00a7d8:	4298      	cmp	r0, r3
 c00a7da:	bfb8      	it	lt
 c00a7dc:	4618      	movlt	r0, r3
 c00a7de:	e7a6      	b.n	c00a72e <_printf_i+0x15e>
 c00a7e0:	2301      	movs	r3, #1
 c00a7e2:	4632      	mov	r2, r6
 c00a7e4:	4649      	mov	r1, r9
 c00a7e6:	4640      	mov	r0, r8
 c00a7e8:	47d0      	blx	sl
 c00a7ea:	3001      	adds	r0, #1
 c00a7ec:	d09d      	beq.n	c00a72a <_printf_i+0x15a>
 c00a7ee:	3501      	adds	r5, #1
 c00a7f0:	68e3      	ldr	r3, [r4, #12]
 c00a7f2:	9903      	ldr	r1, [sp, #12]
 c00a7f4:	1a5b      	subs	r3, r3, r1
 c00a7f6:	42ab      	cmp	r3, r5
 c00a7f8:	dcf2      	bgt.n	c00a7e0 <_printf_i+0x210>
 c00a7fa:	e7eb      	b.n	c00a7d4 <_printf_i+0x204>
 c00a7fc:	2500      	movs	r5, #0
 c00a7fe:	f104 0619 	add.w	r6, r4, #25
 c00a802:	e7f5      	b.n	c00a7f0 <_printf_i+0x220>
 c00a804:	0c00b31a 	.word	0x0c00b31a
 c00a808:	0c00b32b 	.word	0x0c00b32b

0c00a80c <__sflush_r>:
 c00a80c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 c00a810:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 c00a814:	0716      	lsls	r6, r2, #28
 c00a816:	4605      	mov	r5, r0
 c00a818:	460c      	mov	r4, r1
 c00a81a:	d454      	bmi.n	c00a8c6 <__sflush_r+0xba>
 c00a81c:	684b      	ldr	r3, [r1, #4]
 c00a81e:	2b00      	cmp	r3, #0
 c00a820:	dc02      	bgt.n	c00a828 <__sflush_r+0x1c>
 c00a822:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 c00a824:	2b00      	cmp	r3, #0
 c00a826:	dd48      	ble.n	c00a8ba <__sflush_r+0xae>
 c00a828:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 c00a82a:	2e00      	cmp	r6, #0
 c00a82c:	d045      	beq.n	c00a8ba <__sflush_r+0xae>
 c00a82e:	2300      	movs	r3, #0
 c00a830:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 c00a834:	682f      	ldr	r7, [r5, #0]
 c00a836:	6a21      	ldr	r1, [r4, #32]
 c00a838:	602b      	str	r3, [r5, #0]
 c00a83a:	d030      	beq.n	c00a89e <__sflush_r+0x92>
 c00a83c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 c00a83e:	89a3      	ldrh	r3, [r4, #12]
 c00a840:	0759      	lsls	r1, r3, #29
 c00a842:	d505      	bpl.n	c00a850 <__sflush_r+0x44>
 c00a844:	6863      	ldr	r3, [r4, #4]
 c00a846:	1ad2      	subs	r2, r2, r3
 c00a848:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 c00a84a:	b10b      	cbz	r3, c00a850 <__sflush_r+0x44>
 c00a84c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 c00a84e:	1ad2      	subs	r2, r2, r3
 c00a850:	2300      	movs	r3, #0
 c00a852:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 c00a854:	6a21      	ldr	r1, [r4, #32]
 c00a856:	4628      	mov	r0, r5
 c00a858:	47b0      	blx	r6
 c00a85a:	1c43      	adds	r3, r0, #1
 c00a85c:	89a3      	ldrh	r3, [r4, #12]
 c00a85e:	d106      	bne.n	c00a86e <__sflush_r+0x62>
 c00a860:	6829      	ldr	r1, [r5, #0]
 c00a862:	291d      	cmp	r1, #29
 c00a864:	d82b      	bhi.n	c00a8be <__sflush_r+0xb2>
 c00a866:	4a2a      	ldr	r2, [pc, #168]	@ (c00a910 <__sflush_r+0x104>)
 c00a868:	40ca      	lsrs	r2, r1
 c00a86a:	07d6      	lsls	r6, r2, #31
 c00a86c:	d527      	bpl.n	c00a8be <__sflush_r+0xb2>
 c00a86e:	2200      	movs	r2, #0
 c00a870:	04d9      	lsls	r1, r3, #19
 c00a872:	6062      	str	r2, [r4, #4]
 c00a874:	6922      	ldr	r2, [r4, #16]
 c00a876:	6022      	str	r2, [r4, #0]
 c00a878:	d504      	bpl.n	c00a884 <__sflush_r+0x78>
 c00a87a:	1c42      	adds	r2, r0, #1
 c00a87c:	d101      	bne.n	c00a882 <__sflush_r+0x76>
 c00a87e:	682b      	ldr	r3, [r5, #0]
 c00a880:	b903      	cbnz	r3, c00a884 <__sflush_r+0x78>
 c00a882:	6560      	str	r0, [r4, #84]	@ 0x54
 c00a884:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 c00a886:	602f      	str	r7, [r5, #0]
 c00a888:	b1b9      	cbz	r1, c00a8ba <__sflush_r+0xae>
 c00a88a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 c00a88e:	4299      	cmp	r1, r3
 c00a890:	d002      	beq.n	c00a898 <__sflush_r+0x8c>
 c00a892:	4628      	mov	r0, r5
 c00a894:	f7ff fc9e 	bl	c00a1d4 <_free_r>
 c00a898:	2300      	movs	r3, #0
 c00a89a:	6363      	str	r3, [r4, #52]	@ 0x34
 c00a89c:	e00d      	b.n	c00a8ba <__sflush_r+0xae>
 c00a89e:	2301      	movs	r3, #1
 c00a8a0:	4628      	mov	r0, r5
 c00a8a2:	47b0      	blx	r6
 c00a8a4:	4602      	mov	r2, r0
 c00a8a6:	1c50      	adds	r0, r2, #1
 c00a8a8:	d1c9      	bne.n	c00a83e <__sflush_r+0x32>
 c00a8aa:	682b      	ldr	r3, [r5, #0]
 c00a8ac:	2b00      	cmp	r3, #0
 c00a8ae:	d0c6      	beq.n	c00a83e <__sflush_r+0x32>
 c00a8b0:	2b1d      	cmp	r3, #29
 c00a8b2:	d001      	beq.n	c00a8b8 <__sflush_r+0xac>
 c00a8b4:	2b16      	cmp	r3, #22
 c00a8b6:	d11d      	bne.n	c00a8f4 <__sflush_r+0xe8>
 c00a8b8:	602f      	str	r7, [r5, #0]
 c00a8ba:	2000      	movs	r0, #0
 c00a8bc:	e021      	b.n	c00a902 <__sflush_r+0xf6>
 c00a8be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c00a8c2:	b21b      	sxth	r3, r3
 c00a8c4:	e01a      	b.n	c00a8fc <__sflush_r+0xf0>
 c00a8c6:	690f      	ldr	r7, [r1, #16]
 c00a8c8:	2f00      	cmp	r7, #0
 c00a8ca:	d0f6      	beq.n	c00a8ba <__sflush_r+0xae>
 c00a8cc:	0793      	lsls	r3, r2, #30
 c00a8ce:	680e      	ldr	r6, [r1, #0]
 c00a8d0:	600f      	str	r7, [r1, #0]
 c00a8d2:	bf0c      	ite	eq
 c00a8d4:	694b      	ldreq	r3, [r1, #20]
 c00a8d6:	2300      	movne	r3, #0
 c00a8d8:	eba6 0807 	sub.w	r8, r6, r7
 c00a8dc:	608b      	str	r3, [r1, #8]
 c00a8de:	f1b8 0f00 	cmp.w	r8, #0
 c00a8e2:	ddea      	ble.n	c00a8ba <__sflush_r+0xae>
 c00a8e4:	4643      	mov	r3, r8
 c00a8e6:	463a      	mov	r2, r7
 c00a8e8:	6a21      	ldr	r1, [r4, #32]
 c00a8ea:	4628      	mov	r0, r5
 c00a8ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 c00a8ee:	47b0      	blx	r6
 c00a8f0:	2800      	cmp	r0, #0
 c00a8f2:	dc08      	bgt.n	c00a906 <__sflush_r+0xfa>
 c00a8f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c00a8f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 c00a8fc:	f04f 30ff 	mov.w	r0, #4294967295
 c00a900:	81a3      	strh	r3, [r4, #12]
 c00a902:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 c00a906:	4407      	add	r7, r0
 c00a908:	eba8 0800 	sub.w	r8, r8, r0
 c00a90c:	e7e7      	b.n	c00a8de <__sflush_r+0xd2>
 c00a90e:	bf00      	nop
 c00a910:	20400001 	.word	0x20400001

0c00a914 <_fflush_r>:
 c00a914:	b538      	push	{r3, r4, r5, lr}
 c00a916:	690b      	ldr	r3, [r1, #16]
 c00a918:	4605      	mov	r5, r0
 c00a91a:	460c      	mov	r4, r1
 c00a91c:	b913      	cbnz	r3, c00a924 <_fflush_r+0x10>
 c00a91e:	2500      	movs	r5, #0
 c00a920:	4628      	mov	r0, r5
 c00a922:	bd38      	pop	{r3, r4, r5, pc}
 c00a924:	b118      	cbz	r0, c00a92e <_fflush_r+0x1a>
 c00a926:	6a03      	ldr	r3, [r0, #32]
 c00a928:	b90b      	cbnz	r3, c00a92e <_fflush_r+0x1a>
 c00a92a:	f7ff fa0b 	bl	c009d44 <__sinit>
 c00a92e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c00a932:	2b00      	cmp	r3, #0
 c00a934:	d0f3      	beq.n	c00a91e <_fflush_r+0xa>
 c00a936:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 c00a938:	07d0      	lsls	r0, r2, #31
 c00a93a:	d404      	bmi.n	c00a946 <_fflush_r+0x32>
 c00a93c:	0599      	lsls	r1, r3, #22
 c00a93e:	d402      	bmi.n	c00a946 <_fflush_r+0x32>
 c00a940:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 c00a942:	f7ff fc1a 	bl	c00a17a <__retarget_lock_acquire_recursive>
 c00a946:	4628      	mov	r0, r5
 c00a948:	4621      	mov	r1, r4
 c00a94a:	f7ff ff5f 	bl	c00a80c <__sflush_r>
 c00a94e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 c00a950:	4605      	mov	r5, r0
 c00a952:	07da      	lsls	r2, r3, #31
 c00a954:	d4e4      	bmi.n	c00a920 <_fflush_r+0xc>
 c00a956:	89a3      	ldrh	r3, [r4, #12]
 c00a958:	059b      	lsls	r3, r3, #22
 c00a95a:	d4e1      	bmi.n	c00a920 <_fflush_r+0xc>
 c00a95c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 c00a95e:	f7ff fc0d 	bl	c00a17c <__retarget_lock_release_recursive>
 c00a962:	e7dd      	b.n	c00a920 <_fflush_r+0xc>

0c00a964 <fiprintf>:
 c00a964:	b40e      	push	{r1, r2, r3}
 c00a966:	b503      	push	{r0, r1, lr}
 c00a968:	ab03      	add	r3, sp, #12
 c00a96a:	4601      	mov	r1, r0
 c00a96c:	4805      	ldr	r0, [pc, #20]	@ (c00a984 <fiprintf+0x20>)
 c00a96e:	f853 2b04 	ldr.w	r2, [r3], #4
 c00a972:	6800      	ldr	r0, [r0, #0]
 c00a974:	9301      	str	r3, [sp, #4]
 c00a976:	f7ff fca1 	bl	c00a2bc <_vfiprintf_r>
 c00a97a:	b002      	add	sp, #8
 c00a97c:	f85d eb04 	ldr.w	lr, [sp], #4
 c00a980:	b003      	add	sp, #12
 c00a982:	4770      	bx	lr
 c00a984:	30000038 	.word	0x30000038

0c00a988 <__swhatbuf_r>:
 c00a988:	b570      	push	{r4, r5, r6, lr}
 c00a98a:	460c      	mov	r4, r1
 c00a98c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 c00a990:	b096      	sub	sp, #88	@ 0x58
 c00a992:	4615      	mov	r5, r2
 c00a994:	2900      	cmp	r1, #0
 c00a996:	461e      	mov	r6, r3
 c00a998:	da0c      	bge.n	c00a9b4 <__swhatbuf_r+0x2c>
 c00a99a:	89a3      	ldrh	r3, [r4, #12]
 c00a99c:	2100      	movs	r1, #0
 c00a99e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 c00a9a2:	bf14      	ite	ne
 c00a9a4:	2340      	movne	r3, #64	@ 0x40
 c00a9a6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 c00a9aa:	2000      	movs	r0, #0
 c00a9ac:	6031      	str	r1, [r6, #0]
 c00a9ae:	602b      	str	r3, [r5, #0]
 c00a9b0:	b016      	add	sp, #88	@ 0x58
 c00a9b2:	bd70      	pop	{r4, r5, r6, pc}
 c00a9b4:	466a      	mov	r2, sp
 c00a9b6:	f000 f849 	bl	c00aa4c <_fstat_r>
 c00a9ba:	2800      	cmp	r0, #0
 c00a9bc:	dbed      	blt.n	c00a99a <__swhatbuf_r+0x12>
 c00a9be:	9901      	ldr	r1, [sp, #4]
 c00a9c0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 c00a9c4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 c00a9c8:	4259      	negs	r1, r3
 c00a9ca:	4159      	adcs	r1, r3
 c00a9cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 c00a9d0:	e7eb      	b.n	c00a9aa <__swhatbuf_r+0x22>

0c00a9d2 <__smakebuf_r>:
 c00a9d2:	898b      	ldrh	r3, [r1, #12]
 c00a9d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 c00a9d6:	079d      	lsls	r5, r3, #30
 c00a9d8:	4606      	mov	r6, r0
 c00a9da:	460c      	mov	r4, r1
 c00a9dc:	d507      	bpl.n	c00a9ee <__smakebuf_r+0x1c>
 c00a9de:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 c00a9e2:	6023      	str	r3, [r4, #0]
 c00a9e4:	6123      	str	r3, [r4, #16]
 c00a9e6:	2301      	movs	r3, #1
 c00a9e8:	6163      	str	r3, [r4, #20]
 c00a9ea:	b003      	add	sp, #12
 c00a9ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 c00a9ee:	ab01      	add	r3, sp, #4
 c00a9f0:	466a      	mov	r2, sp
 c00a9f2:	f7ff ffc9 	bl	c00a988 <__swhatbuf_r>
 c00a9f6:	9f00      	ldr	r7, [sp, #0]
 c00a9f8:	4605      	mov	r5, r0
 c00a9fa:	4630      	mov	r0, r6
 c00a9fc:	4639      	mov	r1, r7
 c00a9fe:	f7ff f81d 	bl	c009a3c <_malloc_r>
 c00aa02:	b948      	cbnz	r0, c00aa18 <__smakebuf_r+0x46>
 c00aa04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 c00aa08:	059a      	lsls	r2, r3, #22
 c00aa0a:	d4ee      	bmi.n	c00a9ea <__smakebuf_r+0x18>
 c00aa0c:	f023 0303 	bic.w	r3, r3, #3
 c00aa10:	f043 0302 	orr.w	r3, r3, #2
 c00aa14:	81a3      	strh	r3, [r4, #12]
 c00aa16:	e7e2      	b.n	c00a9de <__smakebuf_r+0xc>
 c00aa18:	89a3      	ldrh	r3, [r4, #12]
 c00aa1a:	6020      	str	r0, [r4, #0]
 c00aa1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 c00aa20:	81a3      	strh	r3, [r4, #12]
 c00aa22:	9b01      	ldr	r3, [sp, #4]
 c00aa24:	e9c4 0704 	strd	r0, r7, [r4, #16]
 c00aa28:	b15b      	cbz	r3, c00aa42 <__smakebuf_r+0x70>
 c00aa2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 c00aa2e:	4630      	mov	r0, r6
 c00aa30:	f000 f81e 	bl	c00aa70 <_isatty_r>
 c00aa34:	b128      	cbz	r0, c00aa42 <__smakebuf_r+0x70>
 c00aa36:	89a3      	ldrh	r3, [r4, #12]
 c00aa38:	f023 0303 	bic.w	r3, r3, #3
 c00aa3c:	f043 0301 	orr.w	r3, r3, #1
 c00aa40:	81a3      	strh	r3, [r4, #12]
 c00aa42:	89a3      	ldrh	r3, [r4, #12]
 c00aa44:	431d      	orrs	r5, r3
 c00aa46:	81a5      	strh	r5, [r4, #12]
 c00aa48:	e7cf      	b.n	c00a9ea <__smakebuf_r+0x18>
	...

0c00aa4c <_fstat_r>:
 c00aa4c:	b538      	push	{r3, r4, r5, lr}
 c00aa4e:	2300      	movs	r3, #0
 c00aa50:	4d06      	ldr	r5, [pc, #24]	@ (c00aa6c <_fstat_r+0x20>)
 c00aa52:	4604      	mov	r4, r0
 c00aa54:	4608      	mov	r0, r1
 c00aa56:	4611      	mov	r1, r2
 c00aa58:	602b      	str	r3, [r5, #0]
 c00aa5a:	f7f7 faa7 	bl	c001fac <_fstat>
 c00aa5e:	1c43      	adds	r3, r0, #1
 c00aa60:	d102      	bne.n	c00aa68 <_fstat_r+0x1c>
 c00aa62:	682b      	ldr	r3, [r5, #0]
 c00aa64:	b103      	cbz	r3, c00aa68 <_fstat_r+0x1c>
 c00aa66:	6023      	str	r3, [r4, #0]
 c00aa68:	bd38      	pop	{r3, r4, r5, pc}
 c00aa6a:	bf00      	nop
 c00aa6c:	30004d38 	.word	0x30004d38

0c00aa70 <_isatty_r>:
 c00aa70:	b538      	push	{r3, r4, r5, lr}
 c00aa72:	2300      	movs	r3, #0
 c00aa74:	4d05      	ldr	r5, [pc, #20]	@ (c00aa8c <_isatty_r+0x1c>)
 c00aa76:	4604      	mov	r4, r0
 c00aa78:	4608      	mov	r0, r1
 c00aa7a:	602b      	str	r3, [r5, #0]
 c00aa7c:	f7f7 fa9b 	bl	c001fb6 <_isatty>
 c00aa80:	1c43      	adds	r3, r0, #1
 c00aa82:	d102      	bne.n	c00aa8a <_isatty_r+0x1a>
 c00aa84:	682b      	ldr	r3, [r5, #0]
 c00aa86:	b103      	cbz	r3, c00aa8a <_isatty_r+0x1a>
 c00aa88:	6023      	str	r3, [r4, #0]
 c00aa8a:	bd38      	pop	{r3, r4, r5, pc}
 c00aa8c:	30004d38 	.word	0x30004d38

0c00aa90 <memchr>:
 c00aa90:	b2c9      	uxtb	r1, r1
 c00aa92:	4603      	mov	r3, r0
 c00aa94:	4402      	add	r2, r0
 c00aa96:	b510      	push	{r4, lr}
 c00aa98:	4293      	cmp	r3, r2
 c00aa9a:	4618      	mov	r0, r3
 c00aa9c:	d101      	bne.n	c00aaa2 <memchr+0x12>
 c00aa9e:	2000      	movs	r0, #0
 c00aaa0:	e003      	b.n	c00aaaa <memchr+0x1a>
 c00aaa2:	7804      	ldrb	r4, [r0, #0]
 c00aaa4:	3301      	adds	r3, #1
 c00aaa6:	428c      	cmp	r4, r1
 c00aaa8:	d1f6      	bne.n	c00aa98 <memchr+0x8>
 c00aaaa:	bd10      	pop	{r4, pc}

0c00aaac <abort>:
 c00aaac:	2006      	movs	r0, #6
 c00aaae:	b508      	push	{r3, lr}
 c00aab0:	f000 f82c 	bl	c00ab0c <raise>
 c00aab4:	2001      	movs	r0, #1
 c00aab6:	f7f7 fa54 	bl	c001f62 <_exit>

0c00aaba <_raise_r>:
 c00aaba:	291f      	cmp	r1, #31
 c00aabc:	b538      	push	{r3, r4, r5, lr}
 c00aabe:	4605      	mov	r5, r0
 c00aac0:	460c      	mov	r4, r1
 c00aac2:	d904      	bls.n	c00aace <_raise_r+0x14>
 c00aac4:	2316      	movs	r3, #22
 c00aac6:	6003      	str	r3, [r0, #0]
 c00aac8:	f04f 30ff 	mov.w	r0, #4294967295
 c00aacc:	bd38      	pop	{r3, r4, r5, pc}
 c00aace:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 c00aad0:	b112      	cbz	r2, c00aad8 <_raise_r+0x1e>
 c00aad2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 c00aad6:	b94b      	cbnz	r3, c00aaec <_raise_r+0x32>
 c00aad8:	4628      	mov	r0, r5
 c00aada:	f000 f831 	bl	c00ab40 <_getpid_r>
 c00aade:	4622      	mov	r2, r4
 c00aae0:	4601      	mov	r1, r0
 c00aae2:	4628      	mov	r0, r5
 c00aae4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 c00aae8:	f000 b818 	b.w	c00ab1c <_kill_r>
 c00aaec:	2b01      	cmp	r3, #1
 c00aaee:	d00a      	beq.n	c00ab06 <_raise_r+0x4c>
 c00aaf0:	1c59      	adds	r1, r3, #1
 c00aaf2:	d103      	bne.n	c00aafc <_raise_r+0x42>
 c00aaf4:	2316      	movs	r3, #22
 c00aaf6:	6003      	str	r3, [r0, #0]
 c00aaf8:	2001      	movs	r0, #1
 c00aafa:	e7e7      	b.n	c00aacc <_raise_r+0x12>
 c00aafc:	2100      	movs	r1, #0
 c00aafe:	4620      	mov	r0, r4
 c00ab00:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 c00ab04:	4798      	blx	r3
 c00ab06:	2000      	movs	r0, #0
 c00ab08:	e7e0      	b.n	c00aacc <_raise_r+0x12>
	...

0c00ab0c <raise>:
 c00ab0c:	4b02      	ldr	r3, [pc, #8]	@ (c00ab18 <raise+0xc>)
 c00ab0e:	4601      	mov	r1, r0
 c00ab10:	6818      	ldr	r0, [r3, #0]
 c00ab12:	f7ff bfd2 	b.w	c00aaba <_raise_r>
 c00ab16:	bf00      	nop
 c00ab18:	30000038 	.word	0x30000038

0c00ab1c <_kill_r>:
 c00ab1c:	b538      	push	{r3, r4, r5, lr}
 c00ab1e:	2300      	movs	r3, #0
 c00ab20:	4d06      	ldr	r5, [pc, #24]	@ (c00ab3c <_kill_r+0x20>)
 c00ab22:	4604      	mov	r4, r0
 c00ab24:	4608      	mov	r0, r1
 c00ab26:	4611      	mov	r1, r2
 c00ab28:	602b      	str	r3, [r5, #0]
 c00ab2a:	f7f7 fa12 	bl	c001f52 <_kill>
 c00ab2e:	1c43      	adds	r3, r0, #1
 c00ab30:	d102      	bne.n	c00ab38 <_kill_r+0x1c>
 c00ab32:	682b      	ldr	r3, [r5, #0]
 c00ab34:	b103      	cbz	r3, c00ab38 <_kill_r+0x1c>
 c00ab36:	6023      	str	r3, [r4, #0]
 c00ab38:	bd38      	pop	{r3, r4, r5, pc}
 c00ab3a:	bf00      	nop
 c00ab3c:	30004d38 	.word	0x30004d38

0c00ab40 <_getpid_r>:
 c00ab40:	f7f7 ba05 	b.w	c001f4e <_getpid>

0c00ab44 <_init>:
 c00ab44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c00ab46:	bf00      	nop
 c00ab48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c00ab4a:	bc08      	pop	{r3}
 c00ab4c:	469e      	mov	lr, r3
 c00ab4e:	4770      	bx	lr

0c00ab50 <_fini>:
 c00ab50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 c00ab52:	bf00      	nop
 c00ab54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 c00ab56:	bc08      	pop	{r3}
 c00ab58:	469e      	mov	lr, r3
 c00ab5a:	4770      	bx	lr
 c00ab5c:	0000      	movs	r0, r0
	...

Disassembly of section .gnu.sgstubs:

0c03e000 <SECURE_RegisterPrintCallback>:
 c03e000:	e97f e97f 	sg
 c03e004:	f7c2 bdb0 	b.w	c000b68 <__acle_se_SECURE_RegisterPrintCallback>

0c03e008 <SecureInit_DePrioritizeNSExceptions>:
 c03e008:	e97f e97f 	sg
 c03e00c:	f7cb b92a 	b.w	c009264 <__acle_se_SecureInit_DePrioritizeNSExceptions>

0c03e010 <SECURE_SystemCoreClockUpdate>:
 c03e010:	e97f e97f 	sg
 c03e014:	f7c4 bb28 	b.w	c002668 <__acle_se_SECURE_SystemCoreClockUpdate>

0c03e018 <Simulate_flash_write_128KB>:
 c03e018:	e97f e97f 	sg
 c03e01c:	f7c3 bc6a 	b.w	c0018f4 <__acle_se_Simulate_flash_write_128KB>

0c03e020 <SecureContext_AllocateContext>:
 c03e020:	e97f e97f 	sg
 c03e024:	f7ca bf27 	b.w	c008e76 <__acle_se_SecureContext_AllocateContext>

0c03e028 <Secure_WriteFlash_128KB>:
 c03e028:	e97f e97f 	sg
 c03e02c:	f7c3 bd32 	b.w	c001a94 <__acle_se_Secure_WriteFlash_128KB>

0c03e030 <SECURE_SMARM>:
 c03e030:	e97f e97f 	sg
 c03e034:	f7c3 b92e 	b.w	c001294 <__acle_se_SECURE_SMARM>

0c03e038 <SECURE_ShuffledHMAC>:
 c03e038:	e97f e97f 	sg
 c03e03c:	f7c2 bfa8 	b.w	c000f90 <__acle_se_SECURE_ShuffledHMAC>

0c03e040 <SECURE_LEDToggle>:
 c03e040:	e97f e97f 	sg
 c03e044:	f7c2 be4a 	b.w	c000cdc <__acle_se_SECURE_LEDToggle>

0c03e048 <SECURE_ShuffledHMAC_secure>:
 c03e048:	e97f e97f 	sg
 c03e04c:	f7c3 b832 	b.w	c0010b4 <__acle_se_SECURE_ShuffledHMAC_secure>

0c03e050 <Secure_Flash256KB>:
 c03e050:	e97f e97f 	sg
 c03e054:	f7c3 bdd0 	b.w	c001bf8 <__acle_se_Secure_Flash256KB>

0c03e058 <SecureContext_Init>:
 c03e058:	e97f e97f 	sg
 c03e05c:	f7ca becc 	b.w	c008df8 <__acle_se_SecureContext_Init>

0c03e060 <SECURE_LinearHMAC>:
 c03e060:	e97f e97f 	sg
 c03e064:	f7c2 bf32 	b.w	c000ecc <__acle_se_SECURE_LinearHMAC>

0c03e068 <Secure_FlashTest>:
 c03e068:	e97f e97f 	sg
 c03e06c:	f7c3 ba38 	b.w	c0014e0 <__acle_se_Secure_FlashTest>

0c03e070 <Secure_EraseWriteVerify>:
 c03e070:	e97f e97f 	sg
 c03e074:	f7c3 bb7c 	b.w	c001770 <__acle_se_Secure_EraseWriteVerify>

0c03e078 <SECURE_TEST>:
 c03e078:	e97f e97f 	sg
 c03e07c:	f7c3 b99a 	b.w	c0013b4 <__acle_se_SECURE_TEST>

0c03e080 <SecureContext_LoadContext>:
 c03e080:	e97f e97f 	sg
 c03e084:	f7ca bf8e 	b.w	c008fa4 <__acle_se_SecureContext_LoadContext>

0c03e088 <SECURE_RegisterCallback>:
 c03e088:	e97f e97f 	sg
 c03e08c:	f7c2 bde4 	b.w	c000c58 <__acle_se_SECURE_RegisterCallback>

0c03e090 <SECURE_Print>:
 c03e090:	e97f e97f 	sg
 c03e094:	f7c2 bda2 	b.w	c000bdc <__acle_se_SECURE_Print>

0c03e098 <SecureContext_SaveContext>:
 c03e098:	e97f e97f 	sg
 c03e09c:	f7ca bfbf 	b.w	c00901e <__acle_se_SecureContext_SaveContext>

0c03e0a0 <SecureInit_EnableNSFPUAccess>:
 c03e0a0:	e97f e97f 	sg
 c03e0a4:	f7cb b920 	b.w	c0092e8 <__acle_se_SecureInit_EnableNSFPUAccess>

0c03e0a8 <SecureContext_FreeContext>:
 c03e0a8:	e97f e97f 	sg
 c03e0ac:	f7ca bf32 	b.w	c008f14 <__acle_se_SecureContext_FreeContext>

0c03e0b0 <SECURE_CopyMessage>:
 c03e0b0:	e97f e97f 	sg
 c03e0b4:	f7c2 be4c 	b.w	c000d50 <__acle_se_SECURE_CopyMessage>

0c03e0b8 <SECURE_ComputeHMAC>:
 c03e0b8:	e97f e97f 	sg
 c03e0bc:	f7c2 be8c 	b.w	c000dd8 <__acle_se_SECURE_ComputeHMAC>
