
---------- Begin Simulation Statistics ----------
final_tick                               1796964966500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 796795                       # Simulator instruction rate (inst/s)
host_mem_usage                                 781784                       # Number of bytes of host memory used
host_op_rate                                  1309643                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1255.03                       # Real time elapsed on the host
host_tick_rate                             1431811808                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000000                       # Number of instructions simulated
sim_ops                                    1643639113                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.796965                       # Number of seconds simulated
sim_ticks                                1796964966500                       # Number of ticks simulated
system.cpu.Branches                         122179526                       # Number of branches fetched
system.cpu.committedInsts                  1000000000                       # Number of instructions committed
system.cpu.committedOps                    1643639113                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       3593929933                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 3593929933                       # Number of busy cycles
system.cpu.num_cc_register_reads            684622329                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           687456764                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     87458809                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               35060755                       # Number of float alu accesses
system.cpu.num_fp_insts                      35060755                       # number of float instructions
system.cpu.num_fp_register_reads             21112988                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            18919181                       # number of times the floating registers were written
system.cpu.num_func_calls                    24231693                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1637124409                       # Number of integer alu accesses
system.cpu.num_int_insts                   1637124409                       # number of integer instructions
system.cpu.num_int_register_reads          3440777774                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1420044168                       # number of times the integer registers were written
system.cpu.num_load_insts                   304806211                       # Number of load instructions
system.cpu.num_mem_refs                     419545633                       # number of memory refs
system.cpu.num_store_insts                  114739422                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               3657718      0.22%      0.22% # Class of executed instruction
system.cpu.op_class::IntAlu                1197734112     72.87%     73.09% # Class of executed instruction
system.cpu.op_class::IntMult                  6029833      0.37%     73.46% # Class of executed instruction
system.cpu.op_class::IntDiv                  14114102      0.86%     74.32% # Class of executed instruction
system.cpu.op_class::FloatAdd                  479887      0.03%     74.35% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::SimdAdd                    14102      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.35% # Class of executed instruction
system.cpu.op_class::SimdAlu                   759115      0.05%     74.40% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1404      0.00%     74.40% # Class of executed instruction
system.cpu.op_class::SimdCvt                    28774      0.00%     74.40% # Class of executed instruction
system.cpu.op_class::SimdMisc                  295726      0.02%     74.41% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     74.41% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     74.41% # Class of executed instruction
system.cpu.op_class::SimdShift                   6505      0.00%     74.42% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     74.42% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     74.42% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     74.42% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              300272      0.02%     74.43% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     74.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                1654      0.00%     74.43% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              508757      0.03%     74.46% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 812      0.00%     74.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.46% # Class of executed instruction
system.cpu.op_class::SimdFloatMult             164625      0.01%     74.47% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                178      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     74.47% # Class of executed instruction
system.cpu.op_class::MemRead                288552644     17.56%     92.03% # Class of executed instruction
system.cpu.op_class::MemWrite                98971781      6.02%     98.05% # Class of executed instruction
system.cpu.op_class::FloatMemRead            16253567      0.99%     99.04% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           15767641      0.96%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1643643241                       # Class of executed instruction
system.cpu.workload.numSyscalls                   171                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        36119                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        105009                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3912385                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          197                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7825794                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            197                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    419399830                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        419399830                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    419399971                       # number of overall hits
system.cpu.dcache.overall_hits::total       419399971                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3253718                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3253718                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3253853                       # number of overall misses
system.cpu.dcache.overall_misses::total       3253853                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  46922363500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46922363500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  46922363500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46922363500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    422653548                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    422653548                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    422653824                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    422653824                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007698                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007698                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007699                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007699                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14421.152509                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14421.152509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14420.554186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14420.554186                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2918707                       # number of writebacks
system.cpu.dcache.writebacks::total           2918707                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      3253718                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3253718                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3253853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3253853                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  43668645500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  43668645500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  43676152500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43676152500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007698                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007698                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007699                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007699                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13421.152509                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13421.152509                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13422.902786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13422.902786                       # average overall mshr miss latency
system.cpu.dcache.replacements                3253341                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    304267821                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       304267821                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2087188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2087188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  27768953000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27768953000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    306355009                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    306355009                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006813                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006813                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13304.480957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13304.480957                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2087188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2087188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  25681765000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  25681765000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006813                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12304.480957                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12304.480957                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    115132009                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      115132009                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1166530                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1166530                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19153410500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19153410500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    116298539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    116298539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16419.132384                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16419.132384                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1166530                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1166530                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17986880500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17986880500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15419.132384                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15419.132384                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           141                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          135                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.489130                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          135                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7507000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.489130                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55607.407407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55607.407407                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1796964966500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.979883                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           422653824                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3253853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            129.893337                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.979883                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999961                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999961                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         848561501                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        848561501                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1796964966500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   306355367                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   116302414                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        362269                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        114098                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1796964966500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1796964966500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1796964966500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1323335546                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1323335546                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1323335546                       # number of overall hits
system.cpu.icache.overall_hits::total      1323335546                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       659556                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         659556                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       659556                       # number of overall misses
system.cpu.icache.overall_misses::total        659556                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8881396500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8881396500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8881396500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8881396500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1323995102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1323995102                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1323995102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1323995102                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000498                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000498                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000498                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000498                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13465.720121                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13465.720121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13465.720121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13465.720121                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       659044                       # number of writebacks
system.cpu.icache.writebacks::total            659044                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       659556                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       659556                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       659556                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       659556                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8221840500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8221840500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8221840500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8221840500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000498                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000498                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000498                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000498                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12465.720121                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12465.720121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12465.720121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12465.720121                       # average overall mshr miss latency
system.cpu.icache.replacements                 659044                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1323335546                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1323335546                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       659556                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        659556                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8881396500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8881396500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1323995102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1323995102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000498                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000498                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13465.720121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13465.720121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       659556                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       659556                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8221840500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8221840500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000498                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000498                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12465.720121                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12465.720121                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1796964966500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.948725                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1323995102                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            659556                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2007.403620                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.948725                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999900                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999900                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          474                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2648649760                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2648649760                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1796964966500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1323995192                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           449                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1796964966500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1796964966500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1796964966500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1796964966500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               655198                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              3189321                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3844519                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              655198                       # number of overall hits
system.l2.overall_hits::.cpu.data             3189321                       # number of overall hits
system.l2.overall_hits::total                 3844519                       # number of overall hits
system.l2.demand_misses::.cpu.inst               4358                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              64532                       # number of demand (read+write) misses
system.l2.demand_misses::total                  68890                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              4358                       # number of overall misses
system.l2.overall_misses::.cpu.data             64532                       # number of overall misses
system.l2.overall_misses::total                 68890                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    347540500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5054766000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5402306500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    347540500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5054766000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5402306500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           659556                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          3253853                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3913409                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          659556                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         3253853                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3913409                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.006607                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.019832                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017604                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.006607                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.019832                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017604                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79747.705369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78329.603917                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78419.313398                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79747.705369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78329.603917                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78419.313398                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31400                       # number of writebacks
system.l2.writebacks::total                     31400                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          4358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         64532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             68890                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         4358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        64532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            68890                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    303960500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4409446000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4713406500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    303960500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4409446000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4713406500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.006607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.019832                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017604                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.006607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.019832                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017604                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69747.705369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68329.603917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68419.313398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69747.705369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68329.603917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68419.313398                       # average overall mshr miss latency
system.l2.replacements                          36316                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2918707                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2918707                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2918707                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2918707                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       659044                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           659044                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       659044                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       659044                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           1107653                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1107653                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           58877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4598459500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4598459500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1166530                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1166530                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.050472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.050472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78102.816040                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78102.816040                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        58877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4009689500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4009689500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.050472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.050472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68102.816040                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68102.816040                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         655198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             655198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         4358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    347540500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    347540500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       659556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         659556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.006607                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006607                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79747.705369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79747.705369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         4358                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4358                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    303960500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    303960500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.006607                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006607                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69747.705369                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69747.705369                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       2081668                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2081668                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         5655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5655                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    456306500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    456306500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      2087323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2087323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002709                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002709                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80690.804598                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80690.804598                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         5655                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5655                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    399756500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    399756500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002709                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002709                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70690.804598                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70690.804598                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1796964966500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32494.845554                       # Cycle average of tags in use
system.l2.tags.total_refs                     7825793                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     69084                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    113.279385                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     112.090105                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2162.760614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30219.994834                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.066002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.922241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991664                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32746                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62675428                       # Number of tag accesses
system.l2.tags.data_accesses                 62675428                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1796964966500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      4358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     64523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.851991368500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1819                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1819                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              629952                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29604                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       68890                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31400                       # Number of write requests accepted
system.mem_ctrls.readBursts                     68890                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31400                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 68890                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31400                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   68870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.867510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.322749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    606.963248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         1817     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1819                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.253986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.226708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.960913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              661     36.34%     36.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               41      2.25%     38.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1111     61.08%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      0.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1819                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4408960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2009600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1794808194500                       # Total gap between requests
system.mem_ctrls.avgGap                   17896183.01                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       278912                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4129472                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2008640                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 155212.820060284692                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2298025.880851250142                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1117795.859933922533                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         4358                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        64532                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31400                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    125858250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1775400250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 42478580468500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28879.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27511.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 1352821034.03                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       278912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4130048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4408960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       278912                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       278912                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2009600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2009600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         4358                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        64532                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          68890                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31400                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31400                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       155213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2298346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2453559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       155213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       155213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1118330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1118330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1118330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       155213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2298346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         3571889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                68881                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31385                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4243                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4238                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1731                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1995                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1839                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1911                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1919                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2066                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1902                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               609739750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             344405000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1901258500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 8852.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27602.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               52534                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14820                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           47.22                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32912                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   194.975207                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   126.550422                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   239.320732                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        15630     47.49%     47.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11457     34.81%     82.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1472      4.47%     86.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          838      2.55%     89.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          950      2.89%     92.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          503      1.53%     93.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          257      0.78%     94.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          196      0.60%     95.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1609      4.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32912                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4408384                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2008640                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.453239                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.117796                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1796964966500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       121701300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        64685775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      254155440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      85915980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 141850307040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  33512933970                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 661813129440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  837702828945                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.176495                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1720239942750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  60004360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16720663750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       113290380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        60215265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      237654900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      77913720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 141850307040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  32837888100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 662381589120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  837558858525                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.096376                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1721725572500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  60004360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15235034000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1796964966500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10013                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31400                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4719                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58877                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58877                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10013                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       173899                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       173899                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 173899                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6418560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      6418560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6418560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             68890                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   68890    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               68890                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1796964966500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           231055500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          366175500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           2746879                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2950107                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       659044                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          339550                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1166530                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1166530                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        659556                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2087323                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1978156                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9761047                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              11739203                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     84390400                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    395043840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              479434240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           36316                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2009600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3949725                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000050                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007080                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3949527     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    198      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3949725                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1796964966500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7490648000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         989334000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4880779500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
