Analysis & Synthesis report for Assginment1
Mon Dec 10 15:52:27 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: FSM:FSM1
 12. Port Connectivity Checks: "BCD_to_7segment:BCDto7segment1"
 13. Port Connectivity Checks: "BCD_to_7segment:BCDto7segment0"
 14. Port Connectivity Checks: "changetoBCD:changetoBCD|adder4bits_single:ADDS3"
 15. Port Connectivity Checks: "changetoBCD:changetoBCD|adder4bits_single:ADDS2"
 16. Port Connectivity Checks: "changetoBCD:changetoBCD|adder4bits_single:ADDS1"
 17. Port Connectivity Checks: "changetoBCD:changetoBCD|adder4bits_single:ADDS0|fulladder2:add4"
 18. Port Connectivity Checks: "changetoBCD:changetoBCD|adder4bits_single:ADDS0|fulladder2:add1"
 19. Port Connectivity Checks: "changetoBCD:changetoBCD|adder4bits_single:ADDS0"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 10 15:52:27 2018       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; Assginment1                                 ;
; Top-level Entity Name              ; circuit_test1                               ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 161                                         ;
;     Total combinational functions  ; 140                                         ;
;     Dedicated logic registers      ; 64                                          ;
; Total registers                    ; 64                                          ;
; Total pins                         ; 35                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; circuit_test1      ; Assginment1        ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                  ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+---------+
; halfadder.v                      ; yes             ; User Verilog HDL File  ; D:/intelFPGA_lite/16.1/Assignment_Verilog/halfadder.v         ;         ;
; fulladder2.v                     ; yes             ; User Verilog HDL File  ; D:/intelFPGA_lite/16.1/Assignment_Verilog/fulladder2.v        ;         ;
; adder4bits_single.v              ; yes             ; User Verilog HDL File  ; D:/intelFPGA_lite/16.1/Assignment_Verilog/adder4bits_single.v ;         ;
; changetoBCD.v                    ; yes             ; User Verilog HDL File  ; D:/intelFPGA_lite/16.1/Assignment_Verilog/changetoBCD.v       ;         ;
; BCD_to_7segment.v                ; yes             ; User Verilog HDL File  ; D:/intelFPGA_lite/16.1/Assignment_Verilog/BCD_to_7segment.v   ;         ;
; FSM.v                            ; yes             ; User Verilog HDL File  ; D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v               ;         ;
; Clock_Counter.v                  ; yes             ; User Verilog HDL File  ; D:/intelFPGA_lite/16.1/Assignment_Verilog/Clock_Counter.v     ;         ;
; Register_Time.v                  ; yes             ; User Verilog HDL File  ; D:/intelFPGA_lite/16.1/Assignment_Verilog/Register_Time.v     ;         ;
; circuit_test1.v                  ; yes             ; User Verilog HDL File  ; D:/intelFPGA_lite/16.1/Assignment_Verilog/circuit_test1.v     ;         ;
; divider.v                        ; yes             ; User Verilog HDL File  ; D:/intelFPGA_lite/16.1/Assignment_Verilog/divider.v           ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 35               ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; CLOCK_50~input   ;
; Maximum fan-out          ; 33               ;
; Total fan-out            ; 648              ;
; Average fan-out          ; 2.36             ;
+--------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+-------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node          ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                          ; Entity Name       ; Library Name ;
+-------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------+-------------------+--------------+
; |circuit_test1                      ; 140 (0)             ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 35   ; 0            ; |circuit_test1                                                                               ; circuit_test1     ; work         ;
;    |BCD_to_7segment:BCDto7segment0| ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|BCD_to_7segment:BCDto7segment0                                                ; BCD_to_7segment   ; work         ;
;    |BCD_to_7segment:BCDto7segment1| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|BCD_to_7segment:BCDto7segment1                                                ; BCD_to_7segment   ; work         ;
;    |Clock_Counter:CLKCounter|       ; 27 (27)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|Clock_Counter:CLKCounter                                                      ; Clock_Counter     ; work         ;
;    |FSM:FSM1|                       ; 22 (22)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|FSM:FSM1                                                                      ; FSM               ; work         ;
;    |Register_Time:Register_Time1|   ; 8 (8)               ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|Register_Time:Register_Time1                                                  ; Register_Time     ; work         ;
;    |changetoBCD:changetoBCD|        ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD                                                       ; changetoBCD       ; work         ;
;       |adder4bits_single:ADDS1|     ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS1                               ; adder4bits_single ; work         ;
;          |fulladder2:add1|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS1|fulladder2:add1               ; fulladder2        ; work         ;
;             |halfadder:HA1|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS1|fulladder2:add1|halfadder:HA1 ; halfadder         ; work         ;
;          |fulladder2:add2|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS1|fulladder2:add2               ; fulladder2        ; work         ;
;             |halfadder:HA2|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS1|fulladder2:add2|halfadder:HA2 ; halfadder         ; work         ;
;          |fulladder2:add3|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS1|fulladder2:add3               ; fulladder2        ; work         ;
;             |halfadder:HA2|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS1|fulladder2:add3|halfadder:HA2 ; halfadder         ; work         ;
;          |fulladder2:add4|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS1|fulladder2:add4               ; fulladder2        ; work         ;
;             |halfadder:HA2|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS1|fulladder2:add4|halfadder:HA2 ; halfadder         ; work         ;
;       |adder4bits_single:ADDS2|     ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS2                               ; adder4bits_single ; work         ;
;          |fulladder2:add1|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS2|fulladder2:add1               ; fulladder2        ; work         ;
;             |halfadder:HA1|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS2|fulladder2:add1|halfadder:HA1 ; halfadder         ; work         ;
;          |fulladder2:add2|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS2|fulladder2:add2               ; fulladder2        ; work         ;
;             |halfadder:HA2|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS2|fulladder2:add2|halfadder:HA2 ; halfadder         ; work         ;
;          |fulladder2:add3|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS2|fulladder2:add3               ; fulladder2        ; work         ;
;             |halfadder:HA2|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS2|fulladder2:add3|halfadder:HA2 ; halfadder         ; work         ;
;          |fulladder2:add4|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS2|fulladder2:add4               ; fulladder2        ; work         ;
;             |halfadder:HA2|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS2|fulladder2:add4|halfadder:HA2 ; halfadder         ; work         ;
;       |adder4bits_single:ADDS3|     ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS3                               ; adder4bits_single ; work         ;
;          |fulladder2:add1|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS3|fulladder2:add1               ; fulladder2        ; work         ;
;             |halfadder:HA1|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS3|fulladder2:add1|halfadder:HA1 ; halfadder         ; work         ;
;          |fulladder2:add2|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS3|fulladder2:add2               ; fulladder2        ; work         ;
;             |halfadder:HA2|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS3|fulladder2:add2|halfadder:HA2 ; halfadder         ; work         ;
;          |fulladder2:add4|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS3|fulladder2:add4               ; fulladder2        ; work         ;
;             |halfadder:HA2|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|changetoBCD:changetoBCD|adder4bits_single:ADDS3|fulladder2:add4|halfadder:HA2 ; halfadder         ; work         ;
;    |divider:clock1|                 ; 55 (55)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |circuit_test1|divider:clock1                                                                ; divider           ; work         ;
+-------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+----------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; FSM:FSM1|next_s[2]                                 ; FSM:FSM1|Decoder1   ; yes                    ;
; FSM:FSM1|next_s[1]                                 ; FSM:FSM1|Decoder1   ; yes                    ;
; FSM:FSM1|next_s[0]                                 ; FSM:FSM1|Decoder1   ; yes                    ;
; Number of user-specified and inferred latches = 3  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 64    ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 21    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |circuit_test1|Clock_Counter:CLKCounter|count[1] ;
; 12:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; No         ; |circuit_test1|FSM:FSM1|Mux3                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: FSM:FSM1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; AR_BR          ; 000   ; Unsigned Binary              ;
; AR_BY          ; 001   ; Unsigned Binary              ;
; AR_BG          ; 010   ; Unsigned Binary              ;
; AR_BY1         ; 011   ; Unsigned Binary              ;
; AY_BR          ; 100   ; Unsigned Binary              ;
; AG_BR          ; 101   ; Unsigned Binary              ;
; AY_BR1         ; 110   ; Unsigned Binary              ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_to_7segment:BCDto7segment1"                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BCD_to_7segment:BCDto7segment0"                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "changetoBCD:changetoBCD|adder4bits_single:ADDS3" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; B3   ; Input ; Info     ; Stuck at GND                                      ;
; B2   ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "changetoBCD:changetoBCD|adder4bits_single:ADDS2" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; B3   ; Input ; Info     ; Stuck at GND                                      ;
; B2   ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "changetoBCD:changetoBCD|adder4bits_single:ADDS1" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; B3   ; Input ; Info     ; Stuck at GND                                      ;
; B2   ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "changetoBCD:changetoBCD|adder4bits_single:ADDS0|fulladder2:add4"                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "changetoBCD:changetoBCD|adder4bits_single:ADDS0|fulladder2:add1"                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_in     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_in[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "changetoBCD:changetoBCD|adder4bits_single:ADDS0" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; A3   ; Input ; Info     ; Stuck at GND                                      ;
; B3   ; Input ; Info     ; Stuck at GND                                      ;
; B2   ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 35                          ;
; cycloneiii_ff         ; 64                          ;
;     CLR               ; 3                           ;
;     ENA               ; 21                          ;
;     SCLR              ; 7                           ;
;     plain             ; 33                          ;
; cycloneiii_lcell_comb ; 140                         ;
;     arith             ; 37                          ;
;         2 data inputs ; 37                          ;
;     normal            ; 103                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 37                          ;
;         4 data inputs ; 58                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Dec 10 15:52:13 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Assginment1 -c Assginment1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file halfadder.v
    Info (12023): Found entity 1: halfadder File: D:/intelFPGA_lite/16.1/Assignment_Verilog/halfadder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fulladder2.v
    Info (12023): Found entity 1: fulladder2 File: D:/intelFPGA_lite/16.1/Assignment_Verilog/fulladder2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder4bits_single.v
    Info (12023): Found entity 1: adder4bits_single File: D:/intelFPGA_lite/16.1/Assignment_Verilog/adder4bits_single.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file changetobcd.v
    Info (12023): Found entity 1: changetoBCD File: D:/intelFPGA_lite/16.1/Assignment_Verilog/changetoBCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bcd_to_7segment.v
    Info (12023): Found entity 1: BCD_to_7segment File: D:/intelFPGA_lite/16.1/Assignment_Verilog/BCD_to_7segment.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: FSM File: D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_counter.v
    Info (12023): Found entity 1: Clock_Counter File: D:/intelFPGA_lite/16.1/Assignment_Verilog/Clock_Counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_fsm_clockcounter.v
    Info (12023): Found entity 1: test_FSM_ClockCounter File: D:/intelFPGA_lite/16.1/Assignment_Verilog/test_FSM_ClockCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_time.v
    Info (12023): Found entity 1: Register_Time File: D:/intelFPGA_lite/16.1/Assignment_Verilog/Register_Time.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file circuit_test1.v
    Info (12023): Found entity 1: circuit_test1 File: D:/intelFPGA_lite/16.1/Assignment_Verilog/circuit_test1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divider.v
    Info (12023): Found entity 1: divider File: D:/intelFPGA_lite/16.1/Assignment_Verilog/divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counterstate.v
    Info (12023): Found entity 1: counterState File: D:/intelFPGA_lite/16.1/Assignment_Verilog/counterState.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counterlight.v
    Info (12023): Found entity 1: counterLight File: D:/intelFPGA_lite/16.1/Assignment_Verilog/counterLight.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at adder4bits_single.v(9): created implicit net for "x" File: D:/intelFPGA_lite/16.1/Assignment_Verilog/adder4bits_single.v Line: 9
Info (12127): Elaborating entity "circuit_test1" for the top level hierarchy
Info (12128): Elaborating entity "divider" for hierarchy "divider:clock1" File: D:/intelFPGA_lite/16.1/Assignment_Verilog/circuit_test1.v Line: 29
Info (12128): Elaborating entity "Register_Time" for hierarchy "Register_Time:Register_Time1" File: D:/intelFPGA_lite/16.1/Assignment_Verilog/circuit_test1.v Line: 31
Info (12128): Elaborating entity "FSM" for hierarchy "FSM:FSM1" File: D:/intelFPGA_lite/16.1/Assignment_Verilog/circuit_test1.v Line: 33
Warning (10270): Verilog HDL Case Statement warning at FSM.v(19): incomplete case statement has no default case item File: D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at FSM.v(19): inferring latch(es) for variable "next_s", which holds its previous value in one or more paths through the always construct File: D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v Line: 19
Info (10264): Verilog HDL Case Statement information at FSM.v(85): all case item expressions in this case statement are onehot File: D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v Line: 85
Info (10041): Inferred latch for "next_s[0]" at FSM.v(19) File: D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v Line: 19
Info (10041): Inferred latch for "next_s[1]" at FSM.v(19) File: D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v Line: 19
Info (10041): Inferred latch for "next_s[2]" at FSM.v(19) File: D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v Line: 19
Info (12128): Elaborating entity "Clock_Counter" for hierarchy "Clock_Counter:CLKCounter" File: D:/intelFPGA_lite/16.1/Assignment_Verilog/circuit_test1.v Line: 35
Info (12128): Elaborating entity "changetoBCD" for hierarchy "changetoBCD:changetoBCD" File: D:/intelFPGA_lite/16.1/Assignment_Verilog/circuit_test1.v Line: 37
Info (12128): Elaborating entity "adder4bits_single" for hierarchy "changetoBCD:changetoBCD|adder4bits_single:ADDS0" File: D:/intelFPGA_lite/16.1/Assignment_Verilog/changetoBCD.v Line: 22
Info (12128): Elaborating entity "fulladder2" for hierarchy "changetoBCD:changetoBCD|adder4bits_single:ADDS0|fulladder2:add1" File: D:/intelFPGA_lite/16.1/Assignment_Verilog/adder4bits_single.v Line: 6
Info (12128): Elaborating entity "halfadder" for hierarchy "changetoBCD:changetoBCD|adder4bits_single:ADDS0|fulladder2:add1|halfadder:HA1" File: D:/intelFPGA_lite/16.1/Assignment_Verilog/fulladder2.v Line: 5
Info (12128): Elaborating entity "BCD_to_7segment" for hierarchy "BCD_to_7segment:BCDto7segment0" File: D:/intelFPGA_lite/16.1/Assignment_Verilog/circuit_test1.v Line: 39
Warning (12020): Port "c_in" on the entity instantiation of "add1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/intelFPGA_lite/16.1/Assignment_Verilog/adder4bits_single.v Line: 6
Warning (12020): Port "c_in" on the entity instantiation of "add1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/intelFPGA_lite/16.1/Assignment_Verilog/adder4bits_single.v Line: 6
Warning (12020): Port "c_in" on the entity instantiation of "add1" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: D:/intelFPGA_lite/16.1/Assignment_Verilog/adder4bits_single.v Line: 6
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch FSM:FSM1|next_s[2] has unsafe behavior File: D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM1|current_s[2] File: D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v Line: 54
Warning (13012): Latch FSM:FSM1|next_s[1] has unsafe behavior File: D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM1|current_s[1] File: D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v Line: 54
Warning (13012): Latch FSM:FSM1|next_s[0] has unsafe behavior File: D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v Line: 19
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FSM:FSM1|current_s[0] File: D:/intelFPGA_lite/16.1/Assignment_Verilog/FSM.v Line: 54
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 199 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 164 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4875 megabytes
    Info: Processing ended: Mon Dec 10 15:52:27 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:31


