{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692439649912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692439649916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 19 18:07:29 2023 " "Processing started: Sat Aug 19 18:07:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692439649916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692439649916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calibration -c calibration " "Command: quartus_map --read_settings_files=on --write_settings_files=off calibration -c calibration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692439649916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692439650149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692439650149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/rtl/iic_bit_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/rtl/iic_bit_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_bit_shift " "Found entity 1: iic_bit_shift" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692439656720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692439656720 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ack ACK iic_ctrl.v(36) " "Verilog HDL Declaration information at iic_ctrl.v(36): object \"ack\" differs only in case from object \"ACK\" in the same scope" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692439656722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/rtl/iic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/rtl/iic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_ctrl " "Found entity 1: iic_ctrl" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692439656722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692439656722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/testbench/iic_ctrl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/iic_ctrl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_ctrl_tb " "Found entity 1: iic_ctrl_tb" {  } { { "../testbench/iic_ctrl_tb.v" "" { Text "H:/FPGA/cyclone source/10_cail/testbench/iic_ctrl_tb.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692439656724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692439656724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/10_cail/testbench/m24lc04b.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/10_cail/testbench/m24lc04b.v" { { "Info" "ISGN_ENTITY_NAME" "1 M24LC04B " "Found entity 1: M24LC04B" {  } { { "../testbench/M24LC04B.v" "" { Text "H:/FPGA/cyclone source/10_cail/testbench/M24LC04B.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692439656726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692439656726 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iic_ctrl " "Elaborating entity \"iic_ctrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692439656774 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data iic_ctrl.v(81) " "Verilog HDL Always Construct warning at iic_ctrl.v(81): inferring latch(es) for variable \"rd_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692439656776 "|iic_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[0\] iic_ctrl.v(81) " "Inferred latch for \"rd_data\[0\]\" at iic_ctrl.v(81)" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692439656776 "|iic_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[1\] iic_ctrl.v(81) " "Inferred latch for \"rd_data\[1\]\" at iic_ctrl.v(81)" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692439656776 "|iic_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[2\] iic_ctrl.v(81) " "Inferred latch for \"rd_data\[2\]\" at iic_ctrl.v(81)" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692439656776 "|iic_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[3\] iic_ctrl.v(81) " "Inferred latch for \"rd_data\[3\]\" at iic_ctrl.v(81)" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692439656776 "|iic_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[4\] iic_ctrl.v(81) " "Inferred latch for \"rd_data\[4\]\" at iic_ctrl.v(81)" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692439656776 "|iic_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[5\] iic_ctrl.v(81) " "Inferred latch for \"rd_data\[5\]\" at iic_ctrl.v(81)" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692439656776 "|iic_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[6\] iic_ctrl.v(81) " "Inferred latch for \"rd_data\[6\]\" at iic_ctrl.v(81)" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692439656776 "|iic_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[7\] iic_ctrl.v(81) " "Inferred latch for \"rd_data\[7\]\" at iic_ctrl.v(81)" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692439656776 "|iic_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_bit_shift iic_bit_shift:iic_bit_shift " "Elaborating entity \"iic_bit_shift\" for hierarchy \"iic_bit_shift:iic_bit_shift\"" {  } { { "../rtl/iic_ctrl.v" "iic_bit_shift" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692439656777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(96) " "Verilog HDL assignment warning at iic_bit_shift.v(96): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692439656778 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(125) " "Verilog HDL assignment warning at iic_bit_shift.v(125): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692439656778 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(127) " "Verilog HDL assignment warning at iic_bit_shift.v(127): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692439656778 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(152) " "Verilog HDL assignment warning at iic_bit_shift.v(152): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692439656778 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(170) " "Verilog HDL assignment warning at iic_bit_shift.v(170): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692439656778 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(195) " "Verilog HDL assignment warning at iic_bit_shift.v(195): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692439656778 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(213) " "Verilog HDL assignment warning at iic_bit_shift.v(213): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692439656778 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 iic_bit_shift.v(243) " "Verilog HDL assignment warning at iic_bit_shift.v(243): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692439656778 "|iic_ctrl|iic_bit_shift:iic_bit_shift"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 28 -1 0 } } { "../rtl/iic_bit_shift.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_bit_shift.v" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1692439657284 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1692439657284 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[0\] GND " "Pin \"rd_data\[0\]\" is stuck at GND" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692439657378 "|iic_ctrl|rd_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[1\] GND " "Pin \"rd_data\[1\]\" is stuck at GND" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692439657378 "|iic_ctrl|rd_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[2\] GND " "Pin \"rd_data\[2\]\" is stuck at GND" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692439657378 "|iic_ctrl|rd_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[3\] GND " "Pin \"rd_data\[3\]\" is stuck at GND" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692439657378 "|iic_ctrl|rd_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[4\] GND " "Pin \"rd_data\[4\]\" is stuck at GND" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692439657378 "|iic_ctrl|rd_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[5\] GND " "Pin \"rd_data\[5\]\" is stuck at GND" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692439657378 "|iic_ctrl|rd_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[6\] GND " "Pin \"rd_data\[6\]\" is stuck at GND" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692439657378 "|iic_ctrl|rd_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rd_data\[7\] GND " "Pin \"rd_data\[7\]\" is stuck at GND" {  } { { "../rtl/iic_ctrl.v" "" { Text "H:/FPGA/cyclone source/10_cail/rtl/iic_ctrl.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692439657378 "|iic_ctrl|rd_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1692439657378 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692439657428 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692439657774 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/FPGA/cyclone source/10_cail/prj/output_files/calibration.map.smsg " "Generated suppressed messages file H:/FPGA/cyclone source/10_cail/prj/output_files/calibration.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692439657791 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692439657847 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692439657847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692439657875 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692439657875 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1692439657875 ""} { "Info" "ICUT_CUT_TM_LCELLS" "199 " "Implemented 199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692439657875 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692439657875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692439657883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 19 18:07:37 2023 " "Processing ended: Sat Aug 19 18:07:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692439657883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692439657883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692439657883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692439657883 ""}
