INFO-FLOW: Workspace E:/Graduate12/Code/gradutate/test_blend/solution1 opened at Wed Mar 04 23:27:18 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.124 sec.
Command     ap_source done; 0.124 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.662 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.762 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.943 sec.
Execute   set_part xc7z020-clg484-1 -tool vivado 
Execute     ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'test_blend/src/fusion.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling test_blend/src/fusion.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted test_blend/src/fusion.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/path_install/ViVadoSDX/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "test_blend/src/fusion.cpp"   -D__SDSVHLS__ -ID:/Data/fpga/xfopencv-master/include --std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/autopilot" -I "D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pp.0.cpp" 
INFO-FLOW: exec D:/path_install/ViVadoSDX/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/path_install/ViVadoSDX/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E test_blend/src/fusion.cpp -D__SDSVHLS__ -ID:/Data/fpga/xfopencv-master/include --std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/autopilot -I D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pp.0.cpp
Command       clang done; 2.961 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pp.0.cpp std=c++0x 
INFO-FLOW: exec D:/path_install/ViVadoSDX/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.516 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/path_install/ViVadoSDX/Vivado/2019.1/msys" -hls  -D__SDSVHLS__ -ID:/Data/fpga/xfopencv-master/include --std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/autopilot" -I "D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pp.0.cpp"  -o "E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/path_install/ViVadoSDX/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/path_install/ViVadoSDX/Vivado/2019.1/msys -hls -D__SDSVHLS__ -ID:/Data/fpga/xfopencv-master/include --std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/autopilot -I D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pp.0.cpp -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from test_blend/src/fusion.cpp:1:
In file included from test_blend/src/fusion.cpp:1:
In file included from test_blend/src/xf_fusion.h:14:
In file included from D:/Data/fpga/xfopencv-master/include\common/xf_common.h:34:
D:/Data/fpga/xfopencv-master/include\common/xf_structs.h:403:33: warning: unknown attribute 'xcl_array_geometry' ignored [-Wattributes]
    DATATYPE *data __attribute((xcl_array_geometry((ROWS)*(COLS>> (xfNPixelsPerCycle<NPC>::datashift)))));
                                ^
1 warning generated.
Command       clang done; 3.762 sec.
INFO-FLOW: Done: GCC PP time: 9.2 seconds per iteration
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pp.0.cpp std=c++0x -directive=E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/path_install/ViVadoSDX/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.683 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pp.0.cpp std=c++0x -directive=E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/path_install/ViVadoSDX/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/all.directive.json -quiet -fix-errors E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.172 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/path_install/ViVadoSDX/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xilinx-dataflow-lawyer.fusion.pp.0.cpp.diag.yml E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xilinx-dataflow-lawyer.fusion.pp.0.cpp.out.log 2> E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xilinx-dataflow-lawyer.fusion.pp.0.cpp.err.log 
Command       ap_eval done; 1.273 sec.
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: test_blend/src/fusion_lib.hpp:467:28
Execute       send_msg_by_id WARNING @200-471@%s%s 1 test_blend/src/fusion.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file test_blend/src/fusion.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr D:/path_install/ViVadoSDX/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/tidy-3.1.fusion.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/tidy-3.1.fusion.pp.0.cpp.out.log 2> E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/tidy-3.1.fusion.pp.0.cpp.err.log 
Command         ap_eval done; 2.712 sec.
Execute         ap_eval exec -ignorestderr D:/path_install/ViVadoSDX/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xilinx-legacy-rewriter.fusion.pp.0.cpp.out.log 2> E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xilinx-legacy-rewriter.fusion.pp.0.cpp.err.log 
Command         ap_eval done; 1.323 sec.
Command       tidy_31 done; 4.099 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pragma.1.cpp std=c++0x 
INFO-FLOW: exec D:/path_install/ViVadoSDX/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 2.767 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/path_install/ViVadoSDX/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pragma.2.cpp"  -D__SDSVHLS__ -ID:/Data/fpga/xfopencv-master/include --std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/autopilot" -I "D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.bc" 
INFO-FLOW: exec D:/path_install/ViVadoSDX/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/path_install/ViVadoSDX/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.pragma.2.cpp -D__SDSVHLS__ -ID:/Data/fpga/xfopencv-master/include --std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/autopilot -I D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.bc
Command       clang done; 3.577 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/fusion.g.bc -hls-opt -except-internalize blendTop -LD:/path_install/ViVadoSDX/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 10.93 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 186.215 ; gain = 93.277
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 186.215 ; gain = 93.277
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.pp.bc -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.085 sec.
Execute         llvm-ld E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/path_install/ViVadoSDX/Vivado/2019.1/win64/lib -lfloatconversion -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.814 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top blendTop -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.g.0.bc -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 480, 640, 1>::init' into 'xf::Mat<0, 480, 640, 1>::Mat.1' (D:/Data/fpga/xfopencv-master/include\common/xf_structs.h:608).
INFO: [XFORM 203-603] Inlining function 'xf::AXIGetBitFields<8, ap_uint<8> >.1' into 'xf::AXIGetBitFields<8, ap_uint<8> >' (D:/Data/fpga/xfopencv-master/include\common/xf_axi_io.h:64).
INFO: [XFORM 203-603] Inlining function 'xf::AXIGetBitFields<8, ap_uint<8> >' into 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:148).
INFO: [XFORM 203-603] Inlining function 'xf::write<0, 480, 640, 1>' into 'xf::fetchingmatdata<0, 480, 640, 1>' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:61).
INFO: [XFORM 203-603] Inlining function 'xf::fetchingmatdata<0, 480, 640, 1>' into 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:150).
INFO: [XFORM 203-603] Inlining function 'fusion::xFPyrDownApplykernel<1, 0, 5, 25, 1>' into 'fusion::xFPyrDownprocessgaussian<480, 640, 0, 1, 1, 642, 5, 25, 1>' (test_blend/src/fusion_lib.hpp:304).
INFO: [XFORM 203-603] Inlining function 'fusion::xFPyrDownprocessgaussian<480, 640, 0, 1, 1, 642, 5, 25, 1>' into 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' (test_blend/src/fusion_lib.hpp:408).
INFO: [XFORM 203-603] Inlining function 'xf::read<0, 480, 640, 1>' into 'xf::fillingdata<0, 480, 640, 1>' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:83).
INFO: [XFORM 203-603] Inlining function 'xf::fillingdata<0, 480, 640, 1>' into 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:202).
INFO: [XFORM 203-603] Inlining function 'xf::AXISetBitFields<8, ap_uint<8> >.1' into 'xf::AXISetBitFields<8, ap_uint<8> >' (D:/Data/fpga/xfopencv-master/include\common/xf_axi_io.h:93).
INFO: [XFORM 203-603] Inlining function 'xf::AXISetBitFields<8, ap_uint<8> >' into 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:206).
Command         transform done; 1.328 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 238.285 ; gain = 145.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.g.1.bc -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'xf::Mat<0, 480, 640, 1>::write' into 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:51->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:61->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<int>' into 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' (test_blend/src/fusion_lib.hpp:224->test_blend/src/fusion_lib.hpp:304->test_blend/src/fusion_lib.hpp:408) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::max<int>' into 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' (test_blend/src/fusion_lib.hpp:225->test_blend/src/fusion_lib.hpp:304->test_blend/src/fusion_lib.hpp:408) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' (test_blend/src/fusion_lib.hpp:227->test_blend/src/fusion_lib.hpp:304->test_blend/src/fusion_lib.hpp:408) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::Mat<0, 480, 640, 1>::read' into 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:70->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:83->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:202) automatically.
Command         transform done; 0.928 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-18] test_blend/src/fusion_lib.hpp:212: unsafe type casting from type 'ap_int_base<64, false>' to type 'float' on variable 'ret.V'.
WARNING: [SYNCHK 200-23] test_blend/src/fusion_lib.hpp:231: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
Command         transform done; 0.33 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 300.633 ; gain = 207.695
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.g.1.bc to E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.o.1.bc -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (test_blend/src/fusion_lib.hpp:200) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:187) in function 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (test_blend/src/fusion_lib.hpp:257) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' for pipelining.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 2 for loop 'Loop-2-0' (test_blend/src/fusion_lib.hpp:396:1) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2 for loop 'Loop-2-0' (test_blend/src/fusion_lib.hpp:396:1) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 5 for loop 'Loop-3-0-0' (test_blend/src/fusion_lib.hpp:274:1) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 5 for loop 'Loop-3-0-1' (test_blend/src/fusion_lib.hpp:290:1) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 5 for loop 'Loop-3-0-2-0' (test_blend/src/fusion_lib.hpp:94:1) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 5 for loop 'Compute_Grad_Loop' (test_blend/src/fusion_lib.hpp:90:1) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 4 for loop 'Loop-3-0-5-0' (test_blend/src/fusion_lib.hpp:317:1) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 4 for loop 'Loop-3-0-5-0' (test_blend/src/fusion_lib.hpp:317:1) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 5 for loop 'Loop-3-0-5' (test_blend/src/fusion_lib.hpp:313:1) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2 for loop 'Col_Loop' (test_blend/src/fusion_lib.hpp:259:1) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 5 to 4 for loop 'Loop-3-1' (test_blend/src/fusion_lib.hpp:414:1) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 4 for loop 'Loop-3-1' (test_blend/src/fusion_lib.hpp:414:1) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>'.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Data/fpga/xfopencv-master/include\common/xf_structs.h:237) in function 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (test_blend/src/fusion_lib.hpp:394) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (test_blend/src/fusion_lib.hpp:272) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.2' (test_blend/src/fusion_lib.hpp:288) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Compute_Grad_Loop' (test_blend/src/fusion_lib.hpp:89) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.3.1' (test_blend/src/fusion_lib.hpp:92) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.4' (test_blend/src/fusion_lib.hpp:190) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.5' (test_blend/src/fusion_lib.hpp:198) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.6' (test_blend/src/fusion_lib.hpp:310) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.6.1' (test_blend/src/fusion_lib.hpp:314) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.2' (test_blend/src/fusion_lib.hpp:412) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:173) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.V' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:112) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'row_ind.V' (test_blend/src/fusion_lib.hpp:340) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OutputValues.V' (test_blend/src/fusion_lib.hpp:347) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_buf_A'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_buf_B'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_A.V' (test_blend/src/fusion_lib.hpp:360) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_B.V' (test_blend/src/fusion_lib.hpp:364) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_cop_A.V' (test_blend/src/fusion_lib.hpp:248) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'buf_cop_B.V' (test_blend/src/fusion_lib.hpp:251) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'array_A.V' (test_blend/src/fusion_lib.hpp:79) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'array_B.V' (test_blend/src/fusion_lib.hpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:112) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:112) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:112) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:173) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.V' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_buf_A'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_buf_B'  in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'xf::Mat<0, 480, 640, 1>::write' into 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>84' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:51->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:61->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::Mat<0, 480, 640, 1>::write' into 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>85' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:51->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:61->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::Mat<0, 480, 640, 1>::write' into 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>86' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:51->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:61->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::Mat<0, 480, 640, 1>::write' into 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:51->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:61->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:150) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<int>' into 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' (test_blend/src/fusion_lib.hpp:224->test_blend/src/fusion_lib.hpp:304->test_blend/src/fusion_lib.hpp:408) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::max<int>' into 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' (test_blend/src/fusion_lib.hpp:225->test_blend/src/fusion_lib.hpp:304->test_blend/src/fusion_lib.hpp:408) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i8' into 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' (test_blend/src/fusion_lib.hpp:227->test_blend/src/fusion_lib.hpp:304->test_blend/src/fusion_lib.hpp:408) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::Mat<0, 480, 640, 1>::read' into 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>87' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:70->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:83->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:202) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::Mat<0, 480, 640, 1>::read' into 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:70->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:83->D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:202) automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 640 for loop 'loop_width' in function 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>87'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 480 for loop 'loop_height' in function 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>87'.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 320 for loop 'loop_width' in function 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'loop_width' in function 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 480 to 240 for loop 'loop_height' in function 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_height' in function 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 640 for loop 'loop_width' in function 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>86'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 480 for loop 'loop_height' in function 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>86'.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 320 for loop 'loop_width' in function 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 320 for loop 'loop_width' in function 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 480 to 240 for loop 'loop_height' in function 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 240 for loop 'loop_height' in function 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 5 for loop 'Loop-0' (test_blend/src/fusion_lib.hpp:372:1) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (test_blend/src/fusion_lib.hpp:471) to a process function for dataflow in function 'fusion::blendOpt<480, 640>83'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (test_blend/src/fusion_lib.hpp:488) to a process function for dataflow in function 'fusion::blendOpt<480, 640>83'.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (test_blend/src/fusion_lib.hpp:471) to a process function for dataflow in function 'fusion::blendOpt<480, 640>'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (test_blend/src/fusion_lib.hpp:488) to a process function for dataflow in function 'fusion::blendOpt<480, 640>'.
INFO: [XFORM 203-712] Applying dataflow to function 'fusion::blendOpt<480, 640>83', detected/extracted 4 process function(s): 
	 'fusion::blendOpt<480, 640>83_Block__proc'
	 'fusion::blendOpt<480, 640>83_Loop_1_proc'
	 'fusion::xFPyrDownGaussianBlur<480, 640, 0, 1, 1, 0, 5, 25, 1>115'
	 'fusion::blendOpt<480, 640>83_Loop_2_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'fusion::blendOpt<480, 640>', detected/extracted 4 process function(s): 
	 'fusion::blendOpt<480, 640>_Block__proc'
	 'fusion::blendOpt<480, 640>_Loop_1_proc'
	 'fusion::xFPyrDownGaussianBlur<480, 640, 0, 1, 1, 0, 5, 25, 1>'
	 'fusion::blendOpt<480, 640>_Loop_2_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'blendL', detected/extracted 3 process function(s): 
	 'blendL.entry126'
	 'fusion::blendOpt<480, 640>83'
	 'fusion::blendOpt<480, 640>'.
INFO: [XFORM 203-712] Applying dataflow to function 'blendTop', detected/extracted 8 process function(s): 
	 'Block__proc'
	 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>84'
	 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>85'
	 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>86'
	 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>'
	 'blendL'
	 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>87'
	 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>'.
WARNING: [XFORM 203-124] Array  'pyrLA0.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'pyrLA1.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'pyrLB0.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'pyrLB1.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
Command         transform done; 4.244 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 511 for loop 'loop_width' in function 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>85'.
WARNING: [XFORM 203-561] Updating loop upper bound from 480 to 255 for loop 'loop_height' in function 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>85'.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 511 for loop 'Loop-0-0' (test_blend/src/fusion_lib.hpp:493:1) in function 'fusion::blendOpt<480, 640>_Loop_2_proc'.
WARNING: [XFORM 203-561] Updating loop upper bound from 480 to 255 for loop 'Loop-0' (test_blend/src/fusion_lib.hpp:490:1) in function 'fusion::blendOpt<480, 640>_Loop_2_proc'.
WARNING: [XFORM 203-561] Updating loop upper bound from 640 to 511 for loop 'Loop-0-0' (test_blend/src/fusion_lib.hpp:476:1) in function 'fusion::blendOpt<480, 640>_Loop_1_proc'.
WARNING: [XFORM 203-561] Updating loop upper bound from 480 to 255 for loop 'Loop-0' (test_blend/src/fusion_lib.hpp:473:1) in function 'fusion::blendOpt<480, 640>_Loop_1_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_blend/src/fusion_lib.hpp:276:7) to (test_blend/src/fusion_lib.hpp:203:6) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>'... converting 31 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (test_blend/src/fusion_lib.hpp:318:5) to (test_blend/src/fusion_lib.hpp:256:56) in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>'... converting 61 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' (test_blend/src/fusion_lib.hpp:335)...79 expression(s) balanced.
Command         transform done; 2.126 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:49 . Memory (MB): peak = 487.434 ; gain = 394.496
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.o.2.bc -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (test_blend/src/fusion_lib.hpp:488:13) in function 'fusion::blendOpt<480, 640>_Loop_2_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (test_blend/src/fusion_lib.hpp:471:13) in function 'fusion::blendOpt<480, 640>_Loop_1_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (test_blend/src/fusion_lib.hpp:488:13) in function 'fusion::blendOpt<480, 640>83_Loop_2_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (test_blend/src/fusion_lib.hpp:471:13) in function 'fusion::blendOpt<480, 640>83_Loop_1_proc'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>87' to 'xfMat2AXIvideo87' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:186:49)
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2AXIvideo<8, 0, 480, 640, 1>' to 'xfMat2AXIvideo' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:186:49)
WARNING: [XFORM 203-631] Renaming function 'xf::Mat<0, 480, 640, 1>::write' to 'write' (D:/Data/fpga/xfopencv-master/include\common/xf_structs.h:650:1)
WARNING: [XFORM 203-631] Renaming function 'xf::Mat<0, 480, 640, 1>::read' to 'read' (D:/Data/fpga/xfopencv-master/include\common/xf_structs.h:621:2)
WARNING: [XFORM 203-631] Renaming function 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>86' to 'AXIvideo2xfMat86' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:54:9)
WARNING: [XFORM 203-631] Renaming function 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>85' to 'AXIvideo2xfMat85' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:54:9)
WARNING: [XFORM 203-631] Renaming function 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>84' to 'AXIvideo2xfMat84' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:48:9)
WARNING: [XFORM 203-631] Renaming function 'xf::AXIvideo2xfMat<8, 0, 480, 640, 1>' to 'AXIvideo2xfMat' (D:/Data/fpga/xfopencv-master/include\common/xf_infra.h:54:9)
WARNING: [XFORM 203-631] Renaming function 'fusion::xf_pyrdown_gaussian_nxn<480, 640, 0, 1, 1, 642, 5, 25, 1>' to 'xf_pyrdown_gaussian_' (test_blend/src/fusion_lib.hpp:68:3)
WARNING: [XFORM 203-631] Renaming function 'fusion::xFPyrDownGaussianBlur<480, 640, 0, 1, 1, 0, 5, 25, 1>115' to 'xFPyrDownGaussianBlu' (test_blend/src/fusion_lib.hpp:437:2)
WARNING: [XFORM 203-631] Renaming function 'fusion::xFPyrDownGaussianBlur<480, 640, 0, 1, 1, 0, 5, 25, 1>' to 'xFPyrDownGaussianBlu.1' (test_blend/src/fusion_lib.hpp:437:2)
WARNING: [XFORM 203-631] Renaming function 'fusion::blendOpt<480, 640>_Loop_2_proc' to 'blendOpt_Loop_2_proc' (test_blend/src/fusion_lib.hpp:488:28)
WARNING: [XFORM 203-631] Renaming function 'fusion::blendOpt<480, 640>_Loop_1_proc' to 'blendOpt_Loop_1_proc' (test_blend/src/fusion_lib.hpp:471:32)
WARNING: [XFORM 203-631] Renaming function 'fusion::blendOpt<480, 640>_Block__proc' to 'blendOpt_Block__proc' (test_blend/src/fusion_lib.hpp:466:1)
WARNING: [XFORM 203-631] Renaming function 'fusion::blendOpt<480, 640>83_Loop_2_proc' to 'blendOpt83_Loop_2_pr' (test_blend/src/fusion_lib.hpp:488:28)
WARNING: [XFORM 203-631] Renaming function 'fusion::blendOpt<480, 640>83_Loop_1_proc' to 'blendOpt83_Loop_1_pr' (test_blend/src/fusion_lib.hpp:471:32)
WARNING: [XFORM 203-631] Renaming function 'fusion::blendOpt<480, 640>83_Block__proc' to 'blendOpt83_Block__pr' (test_blend/src/fusion_lib.hpp:466:1)
WARNING: [XFORM 203-631] Renaming function 'fusion::blendOpt<480, 640>83' to 'blendOpt<480, 640>83' (test_blend/src/fusion.cpp:6:41)
WARNING: [XFORM 203-631] Renaming function 'fusion::blendOpt<480, 640>' to 'blendOpt<480, 640>' (test_blend/src/fusion_lib.hpp:463)
Command         transform done; 4.01 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:53 . Memory (MB): peak = 712.406 ; gain = 619.469
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 15.954 sec.
Command     elaborate done; 51.455 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'blendTop' ...
Execute       ap_set_top_model blendTop 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'blendL.entry126' to 'blendL_entry126'.
WARNING: [SYN 201-103] Legalizing function name 'blendOpt83_Block__pr' to 'blendOpt83_Block_pr'.
WARNING: [SYN 201-103] Legalizing function name 'read' to 'read_r'.
WARNING: [SYN 201-103] Legalizing function name 'xf_pyrdown_gaussian_' to 'xf_pyrdown_gaussian_s'.
WARNING: [SYN 201-103] Legalizing function name 'write' to 'write_r'.
WARNING: [SYN 201-103] Legalizing function name 'blendOpt<480, 640>83' to 'blendOpt_480_640_83'.
WARNING: [SYN 201-103] Legalizing function name 'blendOpt_Block__proc' to 'blendOpt_Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'xFPyrDownGaussianBlu.1' to 'xFPyrDownGaussianBlu_1'.
WARNING: [SYN 201-103] Legalizing function name 'blendOpt<480, 640>' to 'blendOpt_480_640_s'.
Execute       get_model_list blendTop -filter all-wo-channel -topdown 
Execute       preproc_iomode -model blendTop 
Execute       preproc_iomode -model xfMat2AXIvideo 
Execute       preproc_iomode -model xfMat2AXIvideo87 
Execute       preproc_iomode -model blendL 
Execute       preproc_iomode -model blendOpt<480, 640> 
Execute       preproc_iomode -model blendOpt_Loop_2_proc 
Execute       preproc_iomode -model xFPyrDownGaussianBlu.1 
Execute       preproc_iomode -model blendOpt_Loop_1_proc 
Execute       preproc_iomode -model blendOpt_Block__proc 
Execute       preproc_iomode -model blendOpt<480, 640>83 
Execute       preproc_iomode -model blendOpt83_Loop_2_pr 
Execute       preproc_iomode -model write 
Execute       preproc_iomode -model xFPyrDownGaussianBlu 
Execute       preproc_iomode -model xf_pyrdown_gaussian_ 
Execute       preproc_iomode -model blendOpt83_Loop_1_pr 
Execute       preproc_iomode -model read 
Execute       preproc_iomode -model blendOpt83_Block__pr 
Execute       preproc_iomode -model blendL.entry126 
Execute       preproc_iomode -model AXIvideo2xfMat 
Execute       preproc_iomode -model AXIvideo2xfMat86 
Execute       preproc_iomode -model AXIvideo2xfMat85 
Execute       preproc_iomode -model AXIvideo2xfMat84 
Execute       preproc_iomode -model Block__proc 
Execute       get_model_list blendTop -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop
INFO-FLOW: Configuring Module : Block__proc ...
Execute       set_default_model Block__proc 
Execute       apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : AXIvideo2xfMat84 ...
Execute       set_default_model AXIvideo2xfMat84 
Execute       apply_spec_resource_limit AXIvideo2xfMat84 
INFO-FLOW: Configuring Module : AXIvideo2xfMat85 ...
Execute       set_default_model AXIvideo2xfMat85 
Execute       apply_spec_resource_limit AXIvideo2xfMat85 
INFO-FLOW: Configuring Module : AXIvideo2xfMat86 ...
Execute       set_default_model AXIvideo2xfMat86 
Execute       apply_spec_resource_limit AXIvideo2xfMat86 
INFO-FLOW: Configuring Module : AXIvideo2xfMat ...
Execute       set_default_model AXIvideo2xfMat 
Execute       apply_spec_resource_limit AXIvideo2xfMat 
INFO-FLOW: Configuring Module : blendL.entry126 ...
Execute       set_default_model blendL.entry126 
Execute       apply_spec_resource_limit blendL.entry126 
INFO-FLOW: Configuring Module : blendOpt83_Block__pr ...
Execute       set_default_model blendOpt83_Block__pr 
Execute       apply_spec_resource_limit blendOpt83_Block__pr 
INFO-FLOW: Configuring Module : read ...
Execute       set_default_model read 
Execute       apply_spec_resource_limit read 
INFO-FLOW: Configuring Module : blendOpt83_Loop_1_pr ...
Execute       set_default_model blendOpt83_Loop_1_pr 
Execute       apply_spec_resource_limit blendOpt83_Loop_1_pr 
INFO-FLOW: Configuring Module : xf_pyrdown_gaussian_ ...
Execute       set_default_model xf_pyrdown_gaussian_ 
Execute       apply_spec_resource_limit xf_pyrdown_gaussian_ 
INFO-FLOW: Configuring Module : xFPyrDownGaussianBlu ...
Execute       set_default_model xFPyrDownGaussianBlu 
Execute       apply_spec_resource_limit xFPyrDownGaussianBlu 
INFO-FLOW: Configuring Module : write ...
Execute       set_default_model write 
Execute       apply_spec_resource_limit write 
INFO-FLOW: Configuring Module : blendOpt83_Loop_2_pr ...
Execute       set_default_model blendOpt83_Loop_2_pr 
Execute       apply_spec_resource_limit blendOpt83_Loop_2_pr 
INFO-FLOW: Configuring Module : blendOpt<480, 640>83 ...
Execute       set_default_model blendOpt<480, 640>83 
Execute       apply_spec_resource_limit blendOpt<480, 640>83 
INFO-FLOW: Configuring Module : blendOpt_Block__proc ...
Execute       set_default_model blendOpt_Block__proc 
Execute       apply_spec_resource_limit blendOpt_Block__proc 
INFO-FLOW: Configuring Module : blendOpt_Loop_1_proc ...
Execute       set_default_model blendOpt_Loop_1_proc 
Execute       apply_spec_resource_limit blendOpt_Loop_1_proc 
INFO-FLOW: Configuring Module : xFPyrDownGaussianBlu.1 ...
Execute       set_default_model xFPyrDownGaussianBlu.1 
Execute       apply_spec_resource_limit xFPyrDownGaussianBlu.1 
INFO-FLOW: Configuring Module : blendOpt_Loop_2_proc ...
Execute       set_default_model blendOpt_Loop_2_proc 
Execute       apply_spec_resource_limit blendOpt_Loop_2_proc 
INFO-FLOW: Configuring Module : blendOpt<480, 640> ...
Execute       set_default_model blendOpt<480, 640> 
Execute       apply_spec_resource_limit blendOpt<480, 640> 
INFO-FLOW: Configuring Module : blendL ...
Execute       set_default_model blendL 
Execute       apply_spec_resource_limit blendL 
INFO-FLOW: Configuring Module : xfMat2AXIvideo87 ...
Execute       set_default_model xfMat2AXIvideo87 
Execute       apply_spec_resource_limit xfMat2AXIvideo87 
INFO-FLOW: Configuring Module : xfMat2AXIvideo ...
Execute       set_default_model xfMat2AXIvideo 
Execute       apply_spec_resource_limit xfMat2AXIvideo 
INFO-FLOW: Configuring Module : blendTop ...
Execute       set_default_model blendTop 
Execute       apply_spec_resource_limit blendTop 
INFO-FLOW: Model list for preprocess: Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute       set_default_model Block__proc 
Execute       cdfg_preprocess -model Block__proc 
Execute       rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: AXIvideo2xfMat84 ...
Execute       set_default_model AXIvideo2xfMat84 
Execute       cdfg_preprocess -model AXIvideo2xfMat84 
Execute       rtl_gen_preprocess AXIvideo2xfMat84 
INFO-FLOW: Preprocessing Module: AXIvideo2xfMat85 ...
Execute       set_default_model AXIvideo2xfMat85 
Execute       cdfg_preprocess -model AXIvideo2xfMat85 
Execute       rtl_gen_preprocess AXIvideo2xfMat85 
INFO-FLOW: Preprocessing Module: AXIvideo2xfMat86 ...
Execute       set_default_model AXIvideo2xfMat86 
Execute       cdfg_preprocess -model AXIvideo2xfMat86 
Execute       rtl_gen_preprocess AXIvideo2xfMat86 
INFO-FLOW: Preprocessing Module: AXIvideo2xfMat ...
Execute       set_default_model AXIvideo2xfMat 
Execute       cdfg_preprocess -model AXIvideo2xfMat 
Execute       rtl_gen_preprocess AXIvideo2xfMat 
INFO-FLOW: Preprocessing Module: blendL.entry126 ...
Execute       set_default_model blendL.entry126 
Execute       cdfg_preprocess -model blendL.entry126 
Execute       rtl_gen_preprocess blendL.entry126 
INFO-FLOW: Preprocessing Module: blendOpt83_Block__pr ...
Execute       set_default_model blendOpt83_Block__pr 
Execute       cdfg_preprocess -model blendOpt83_Block__pr 
Execute       rtl_gen_preprocess blendOpt83_Block__pr 
INFO-FLOW: Preprocessing Module: read ...
Execute       set_default_model read 
Execute       cdfg_preprocess -model read 
Execute       rtl_gen_preprocess read 
INFO-FLOW: Preprocessing Module: blendOpt83_Loop_1_pr ...
Execute       set_default_model blendOpt83_Loop_1_pr 
Execute       cdfg_preprocess -model blendOpt83_Loop_1_pr 
Execute       rtl_gen_preprocess blendOpt83_Loop_1_pr 
INFO-FLOW: Preprocessing Module: xf_pyrdown_gaussian_ ...
Execute       set_default_model xf_pyrdown_gaussian_ 
Execute       cdfg_preprocess -model xf_pyrdown_gaussian_ 
Execute       rtl_gen_preprocess xf_pyrdown_gaussian_ 
INFO-FLOW: Preprocessing Module: xFPyrDownGaussianBlu ...
Execute       set_default_model xFPyrDownGaussianBlu 
Execute       cdfg_preprocess -model xFPyrDownGaussianBlu 
Execute       rtl_gen_preprocess xFPyrDownGaussianBlu 
INFO-FLOW: Preprocessing Module: write ...
Execute       set_default_model write 
Execute       cdfg_preprocess -model write 
Execute       rtl_gen_preprocess write 
INFO-FLOW: Preprocessing Module: blendOpt83_Loop_2_pr ...
Execute       set_default_model blendOpt83_Loop_2_pr 
Execute       cdfg_preprocess -model blendOpt83_Loop_2_pr 
Execute       rtl_gen_preprocess blendOpt83_Loop_2_pr 
INFO-FLOW: Preprocessing Module: blendOpt<480, 640>83 ...
Execute       set_default_model blendOpt<480, 640>83 
Execute       cdfg_preprocess -model blendOpt<480, 640>83 
Execute       rtl_gen_preprocess blendOpt<480, 640>83 
INFO-FLOW: Preprocessing Module: blendOpt_Block__proc ...
Execute       set_default_model blendOpt_Block__proc 
Execute       cdfg_preprocess -model blendOpt_Block__proc 
Execute       rtl_gen_preprocess blendOpt_Block__proc 
INFO-FLOW: Preprocessing Module: blendOpt_Loop_1_proc ...
Execute       set_default_model blendOpt_Loop_1_proc 
Execute       cdfg_preprocess -model blendOpt_Loop_1_proc 
Execute       rtl_gen_preprocess blendOpt_Loop_1_proc 
INFO-FLOW: Preprocessing Module: xFPyrDownGaussianBlu.1 ...
Execute       set_default_model xFPyrDownGaussianBlu.1 
Execute       cdfg_preprocess -model xFPyrDownGaussianBlu.1 
Execute       rtl_gen_preprocess xFPyrDownGaussianBlu.1 
INFO-FLOW: Preprocessing Module: blendOpt_Loop_2_proc ...
Execute       set_default_model blendOpt_Loop_2_proc 
Execute       cdfg_preprocess -model blendOpt_Loop_2_proc 
Execute       rtl_gen_preprocess blendOpt_Loop_2_proc 
INFO-FLOW: Preprocessing Module: blendOpt<480, 640> ...
Execute       set_default_model blendOpt<480, 640> 
Execute       cdfg_preprocess -model blendOpt<480, 640> 
Execute       rtl_gen_preprocess blendOpt<480, 640> 
INFO-FLOW: Preprocessing Module: blendL ...
Execute       set_default_model blendL 
Execute       cdfg_preprocess -model blendL 
Execute       rtl_gen_preprocess blendL 
INFO-FLOW: Preprocessing Module: xfMat2AXIvideo87 ...
Execute       set_default_model xfMat2AXIvideo87 
Execute       cdfg_preprocess -model xfMat2AXIvideo87 
Execute       rtl_gen_preprocess xfMat2AXIvideo87 
INFO-FLOW: Preprocessing Module: xfMat2AXIvideo ...
Execute       set_default_model xfMat2AXIvideo 
Execute       cdfg_preprocess -model xfMat2AXIvideo 
Execute       rtl_gen_preprocess xfMat2AXIvideo 
INFO-FLOW: Preprocessing Module: blendTop ...
Execute       set_default_model blendTop 
Execute       cdfg_preprocess -model blendTop 
Execute       rtl_gen_preprocess blendTop 
INFO-FLOW: Model list for synthesis: Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc 
Execute       schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.376 sec.
INFO: [HLS 200-111]  Elapsed time: 53.535 seconds; current allocated memory: 643.482 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/Block_proc.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute       set_default_model Block__proc 
Execute       bind -model Block__proc 
BIND OPTION: model=Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 643.576 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/Block_proc.verbose.bind.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2xfMat84 
Execute       schedule -model AXIvideo2xfMat84 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 643.749 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat84.verbose.sched.rpt 
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat84.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2xfMat84.
Execute       set_default_model AXIvideo2xfMat84 
Execute       bind -model AXIvideo2xfMat84 
BIND OPTION: model=AXIvideo2xfMat84
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 644.065 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat84.verbose.bind.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat84.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2xfMat84.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2xfMat85 
Execute       schedule -model AXIvideo2xfMat85 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.172 sec.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 644.263 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat85.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat85.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2xfMat85.
Execute       set_default_model AXIvideo2xfMat85 
Execute       bind -model AXIvideo2xfMat85 
BIND OPTION: model=AXIvideo2xfMat85
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 644.560 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat85.verbose.bind.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat85.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2xfMat85.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2xfMat86 
Execute       schedule -model AXIvideo2xfMat86 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.129 sec.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 644.715 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat86.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat86.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2xfMat86.
Execute       set_default_model AXIvideo2xfMat86 
Execute       bind -model AXIvideo2xfMat86 
BIND OPTION: model=AXIvideo2xfMat86
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 644.959 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat86.verbose.bind.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat86.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2xfMat86.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2xfMat 
Execute       schedule -model AXIvideo2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 645.151 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2xfMat.
Execute       set_default_model AXIvideo2xfMat 
Execute       bind -model AXIvideo2xfMat 
BIND OPTION: model=AXIvideo2xfMat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 645.395 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat.verbose.bind.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blendL_entry126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model blendL.entry126 
Execute       schedule -model blendL.entry126 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.245 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 645.425 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL_entry126.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL_entry126.sched.adb -f 
INFO-FLOW: Finish scheduling blendL.entry126.
Execute       set_default_model blendL.entry126 
Execute       bind -model blendL.entry126 
BIND OPTION: model=blendL.entry126
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 645.527 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL_entry126.verbose.bind.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL_entry126.bind.adb -f 
INFO-FLOW: Finish binding blendL.entry126.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blendOpt83_Block_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model blendOpt83_Block__pr 
Execute       schedule -model blendOpt83_Block__pr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.136 sec.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 645.546 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Block_pr.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Block_pr.sched.adb -f 
INFO-FLOW: Finish scheduling blendOpt83_Block__pr.
Execute       set_default_model blendOpt83_Block__pr 
Execute       bind -model blendOpt83_Block__pr 
BIND OPTION: model=blendOpt83_Block__pr
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 645.612 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Block_pr.verbose.bind.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Block_pr.bind.adb -f 
INFO-FLOW: Finish binding blendOpt83_Block__pr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read 
Execute       schedule -model read 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 645.628 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/read_r.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/read_r.sched.adb -f 
INFO-FLOW: Finish scheduling read.
Execute       set_default_model read 
Execute       bind -model read 
BIND OPTION: model=read
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 645.666 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/read_r.verbose.bind.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/read_r.bind.adb -f 
INFO-FLOW: Finish binding read.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blendOpt83_Loop_1_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model blendOpt83_Loop_1_pr 
Execute       schedule -model blendOpt83_Loop_1_pr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.213 sec.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 645.744 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_1_pr.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_1_pr.sched.adb -f 
INFO-FLOW: Finish scheduling blendOpt83_Loop_1_pr.
Execute       set_default_model blendOpt83_Loop_1_pr 
Execute       bind -model blendOpt83_Loop_1_pr 
BIND OPTION: model=blendOpt83_Loop_1_pr
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 645.887 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_1_pr.verbose.bind.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_1_pr.bind.adb -f 
INFO-FLOW: Finish binding blendOpt83_Loop_1_pr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xf_pyrdown_gaussian_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xf_pyrdown_gaussian_ 
Execute       schedule -model xf_pyrdown_gaussian_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_lines.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Col_Loop'.
WARNING: [SCHED 204-68] The II Violation in module 'xf_pyrdown_gaussian_s' (Loop: Col_Loop): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('buf_cop_A_2_V_9_write_ln256', test_blend/src/fusion_lib.hpp:256->test_blend/src/fusion_lib.hpp:408) of variable 'buf_cop_A[2].V', test_blend/src/fusion_lib.hpp:318->test_blend/src/fusion_lib.hpp:408 on local variable 'buf_cop_A[2].V' and 'load' operation ('buf_cop_A_2_V_9_loa', test_blend/src/fusion_lib.hpp:96->test_blend/src/fusion_lib.hpp:304->test_blend/src/fusion_lib.hpp:408) on local variable 'buf_cop_A[2].V'.
WARNING: [SCHED 204-68] The II Violation in module 'xf_pyrdown_gaussian_s' (Loop: Col_Loop): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('buf_cop_A_2_V_9_write_ln256', test_blend/src/fusion_lib.hpp:256->test_blend/src/fusion_lib.hpp:408) of variable 'buf_cop_A[2].V', test_blend/src/fusion_lib.hpp:318->test_blend/src/fusion_lib.hpp:408 on local variable 'buf_cop_A[2].V' and 'load' operation ('buf_cop_A_2_V_9_loa', test_blend/src/fusion_lib.hpp:96->test_blend/src/fusion_lib.hpp:304->test_blend/src/fusion_lib.hpp:408) on local variable 'buf_cop_A[2].V'.
WARNING: [SCHED 204-68] The II Violation in module 'xf_pyrdown_gaussian_s' (Loop: Col_Loop): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('buf_cop_A_2_V_9_write_ln256', test_blend/src/fusion_lib.hpp:256->test_blend/src/fusion_lib.hpp:408) of variable 'buf_cop_A[2].V', test_blend/src/fusion_lib.hpp:318->test_blend/src/fusion_lib.hpp:408 on local variable 'buf_cop_A[2].V' and 'load' operation ('buf_cop_A_2_V_9_loa', test_blend/src/fusion_lib.hpp:96->test_blend/src/fusion_lib.hpp:304->test_blend/src/fusion_lib.hpp:408) on local variable 'buf_cop_A[2].V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 111.
WARNING: [SCHED 204-21] Estimated clock period (10.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'xf_pyrdown_gaussian_s' consists of the following:
	'mul' operation of DSP[627] ('mul_ln700_8', test_blend/src/fusion_lib.hpp:193->test_blend/src/fusion_lib.hpp:304->test_blend/src/fusion_lib.hpp:408) [583]  (3.36 ns)
	'add' operation of DSP[627] ('add_ln700_24', test_blend/src/fusion_lib.hpp:193->test_blend/src/fusion_lib.hpp:304->test_blend/src/fusion_lib.hpp:408) [627]  (3.02 ns)
	'add' operation ('add_ln700_26', test_blend/src/fusion_lib.hpp:193->test_blend/src/fusion_lib.hpp:304->test_blend/src/fusion_lib.hpp:408) [630]  (0 ns)
	'add' operation ('add_ln700_31', test_blend/src/fusion_lib.hpp:193->test_blend/src/fusion_lib.hpp:304->test_blend/src/fusion_lib.hpp:408) [639]  (4.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.886 sec.
INFO: [HLS 200-111]  Elapsed time: 1.048 seconds; current allocated memory: 648.690 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xf_pyrdown_gaussian_s.verbose.sched.rpt 
Command       syn_report done; 0.47 sec.
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xf_pyrdown_gaussian_s.sched.adb -f 
Command       db_write done; 0.28 sec.
INFO-FLOW: Finish scheduling xf_pyrdown_gaussian_.
Execute       set_default_model xf_pyrdown_gaussian_ 
Execute       bind -model xf_pyrdown_gaussian_ 
BIND OPTION: model=xf_pyrdown_gaussian_
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_A_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_A_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_A_2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_A_3_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_A_4_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_B_0_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_B_1_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_B_2_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_B_3_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'buf_B_4_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 1.185 seconds; current allocated memory: 652.187 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xf_pyrdown_gaussian_s.verbose.bind.rpt 
Command       syn_report done; 0.494 sec.
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xf_pyrdown_gaussian_s.bind.adb -f 
Command       db_write done; 0.313 sec.
INFO-FLOW: Finish binding xf_pyrdown_gaussian_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFPyrDownGaussianBlu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFPyrDownGaussianBlu 
Execute       schedule -model xFPyrDownGaussianBlu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.139 sec.
INFO: [HLS 200-111]  Elapsed time: 1.056 seconds; current allocated memory: 652.478 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu.sched.adb -f 
INFO-FLOW: Finish scheduling xFPyrDownGaussianBlu.
Execute       set_default_model xFPyrDownGaussianBlu 
Execute       bind -model xFPyrDownGaussianBlu 
BIND OPTION: model=xFPyrDownGaussianBlu
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 652.626 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu.verbose.bind.rpt 
Command       syn_report done; 0.216 sec.
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu.bind.adb -f 
INFO-FLOW: Finish binding xFPyrDownGaussianBlu.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write 
Execute       schedule -model write 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 652.843 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/write_r.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/write_r.sched.adb -f 
INFO-FLOW: Finish scheduling write.
Execute       set_default_model write 
Execute       bind -model write 
BIND OPTION: model=write
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 652.885 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/write_r.verbose.bind.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/write_r.bind.adb -f 
INFO-FLOW: Finish binding write.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blendOpt83_Loop_2_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model blendOpt83_Loop_2_pr 
Execute       schedule -model blendOpt83_Loop_2_pr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.137 sec.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 652.987 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_2_pr.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_2_pr.sched.adb -f 
INFO-FLOW: Finish scheduling blendOpt83_Loop_2_pr.
Execute       set_default_model blendOpt83_Loop_2_pr 
Execute       bind -model blendOpt83_Loop_2_pr 
BIND OPTION: model=blendOpt83_Loop_2_pr
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 653.094 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_2_pr.verbose.bind.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_2_pr.bind.adb -f 
INFO-FLOW: Finish binding blendOpt83_Loop_2_pr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blendOpt_480_640_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model blendOpt<480, 640>83 
Execute       schedule -model blendOpt<480, 640>83 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 653.160 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_83.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_83.sched.adb -f 
INFO-FLOW: Finish scheduling blendOpt<480, 640>83.
Execute       set_default_model blendOpt<480, 640>83 
Execute       bind -model blendOpt<480, 640>83 
BIND OPTION: model=blendOpt<480, 640>83
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.257 sec.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 653.536 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_83.verbose.bind.rpt 
Command       syn_report done; 0.228 sec.
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_83.bind.adb -f 
INFO-FLOW: Finish binding blendOpt<480, 640>83.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blendOpt_Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model blendOpt_Block__proc 
Execute       schedule -model blendOpt_Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.142 sec.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 653.774 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Block_proc.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling blendOpt_Block__proc.
Execute       set_default_model blendOpt_Block__proc 
Execute       bind -model blendOpt_Block__proc 
BIND OPTION: model=blendOpt_Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 653.840 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Block_proc.verbose.bind.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Block_proc.bind.adb -f 
INFO-FLOW: Finish binding blendOpt_Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blendOpt_Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model blendOpt_Loop_1_proc 
Execute       schedule -model blendOpt_Loop_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.215 sec.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 653.902 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_1_proc.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling blendOpt_Loop_1_proc.
Execute       set_default_model blendOpt_Loop_1_proc 
Execute       bind -model blendOpt_Loop_1_proc 
BIND OPTION: model=blendOpt_Loop_1_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 654.045 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_1_proc.verbose.bind.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_1_proc.bind.adb -f 
INFO-FLOW: Finish binding blendOpt_Loop_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xFPyrDownGaussianBlu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xFPyrDownGaussianBlu.1 
Execute       schedule -model xFPyrDownGaussianBlu.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.143 sec.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 654.076 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu_1.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu_1.sched.adb -f 
INFO-FLOW: Finish scheduling xFPyrDownGaussianBlu.1.
Execute       set_default_model xFPyrDownGaussianBlu.1 
Execute       bind -model xFPyrDownGaussianBlu.1 
BIND OPTION: model=xFPyrDownGaussianBlu.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.125 sec.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 654.212 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu_1.verbose.bind.rpt 
Command       syn_report done; 0.229 sec.
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu_1.bind.adb -f 
INFO-FLOW: Finish binding xFPyrDownGaussianBlu.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blendOpt_Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model blendOpt_Loop_2_proc 
Execute       schedule -model blendOpt_Loop_2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.141 sec.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 654.464 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_2_proc.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_2_proc.sched.adb -f 
INFO-FLOW: Finish scheduling blendOpt_Loop_2_proc.
Execute       set_default_model blendOpt_Loop_2_proc 
Execute       bind -model blendOpt_Loop_2_proc 
BIND OPTION: model=blendOpt_Loop_2_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 654.571 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_2_proc.verbose.bind.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_2_proc.bind.adb -f 
INFO-FLOW: Finish binding blendOpt_Loop_2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blendOpt_480_640_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model blendOpt<480, 640> 
Execute       schedule -model blendOpt<480, 640> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 654.653 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_s.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_s.sched.adb -f 
INFO-FLOW: Finish scheduling blendOpt<480, 640>.
Execute       set_default_model blendOpt<480, 640> 
Execute       bind -model blendOpt<480, 640> 
BIND OPTION: model=blendOpt<480, 640>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.278 sec.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 655.081 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_s.verbose.bind.rpt 
Command       syn_report done; 0.225 sec.
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_s.bind.adb -f 
INFO-FLOW: Finish binding blendOpt<480, 640>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blendL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model blendL 
Execute       schedule -model blendL 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.396 seconds; current allocated memory: 655.334 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL.sched.adb -f 
INFO-FLOW: Finish scheduling blendL.
Execute       set_default_model blendL 
Execute       bind -model blendL 
BIND OPTION: model=blendL
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.613 sec.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 655.988 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL.verbose.bind.rpt 
Command       syn_report done; 0.478 sec.
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL.bind.adb -f 
INFO-FLOW: Finish binding blendL.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2AXIvideo87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xfMat2AXIvideo87 
Execute       schedule -model xfMat2AXIvideo87 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 656.473 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo87.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo87.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2AXIvideo87.
Execute       set_default_model xfMat2AXIvideo87 
Execute       bind -model xfMat2AXIvideo87 
BIND OPTION: model=xfMat2AXIvideo87
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 656.680 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo87.verbose.bind.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo87.bind.adb -f 
INFO-FLOW: Finish binding xfMat2AXIvideo87.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xfMat2AXIvideo 
Execute       schedule -model xfMat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 656.789 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2AXIvideo.
Execute       set_default_model xfMat2AXIvideo 
Execute       bind -model xfMat2AXIvideo 
BIND OPTION: model=xfMat2AXIvideo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 656.959 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo.verbose.bind.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding xfMat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'blendTop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model blendTop 
Execute       schedule -model blendTop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 657.138 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.verbose.sched.rpt 
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.sched.adb -f 
INFO-FLOW: Finish scheduling blendTop.
Execute       set_default_model blendTop 
Execute       bind -model blendTop 
BIND OPTION: model=blendTop
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.873 sec.
INFO: [HLS 200-111]  Elapsed time: 1.027 seconds; current allocated memory: 658.288 MB.
Execute       syn_report -verbosereport -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.verbose.bind.rpt 
Command       syn_report done; 0.51 sec.
Execute       db_write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.bind.adb -f 
INFO-FLOW: Finish binding blendTop.
Execute       get_model_list blendTop -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__proc 
Execute       rtl_gen_preprocess AXIvideo2xfMat84 
Execute       rtl_gen_preprocess AXIvideo2xfMat85 
Execute       rtl_gen_preprocess AXIvideo2xfMat86 
Execute       rtl_gen_preprocess AXIvideo2xfMat 
Execute       rtl_gen_preprocess blendL.entry126 
Execute       rtl_gen_preprocess blendOpt83_Block__pr 
Execute       rtl_gen_preprocess read 
Execute       rtl_gen_preprocess blendOpt83_Loop_1_pr 
Execute       rtl_gen_preprocess xf_pyrdown_gaussian_ 
Execute       rtl_gen_preprocess xFPyrDownGaussianBlu 
Execute       rtl_gen_preprocess write 
Execute       rtl_gen_preprocess blendOpt83_Loop_2_pr 
Execute       rtl_gen_preprocess blendOpt<480, 640>83 
Execute       rtl_gen_preprocess blendOpt_Block__proc 
Execute       rtl_gen_preprocess blendOpt_Loop_1_proc 
Execute       rtl_gen_preprocess xFPyrDownGaussianBlu.1 
Execute       rtl_gen_preprocess blendOpt_Loop_2_proc 
Execute       rtl_gen_preprocess blendOpt<480, 640> 
Execute       rtl_gen_preprocess blendL 
Execute       rtl_gen_preprocess xfMat2AXIvideo87 
Execute       rtl_gen_preprocess xfMat2AXIvideo 
Execute       rtl_gen_preprocess blendTop 
INFO-FLOW: Model list for RTL generation: Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block__proc -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
Command       create_rtl_model done; 0.118 sec.
INFO: [HLS 200-111]  Elapsed time: 0.809 seconds; current allocated memory: 658.877 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/Block_proc -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl Block__proc -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/Block_proc 
Execute       gen_rtl Block__proc -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/Block_proc 
Execute       syn_report -csynth -model Block__proc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/Block_proc_csynth.rpt 
Execute       syn_report -rtlxml -model Block__proc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/Block_proc_csynth.xml 
Execute       syn_report -verbosereport -model Block__proc -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/Block_proc.verbose.rpt 
Execute       db_write -model Block__proc -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/Block_proc.adb 
Execute       gen_tb_info Block__proc -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat84' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AXIvideo2xfMat84 -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat84.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat84'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 659.921 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2xfMat84 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/AXIvideo2xfMat84 -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl AXIvideo2xfMat84 -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/AXIvideo2xfMat84 
Execute       gen_rtl AXIvideo2xfMat84 -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/AXIvideo2xfMat84 
Execute       syn_report -csynth -model AXIvideo2xfMat84 -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/AXIvideo2xfMat84_csynth.rpt 
Execute       syn_report -rtlxml -model AXIvideo2xfMat84 -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/AXIvideo2xfMat84_csynth.xml 
Execute       syn_report -verbosereport -model AXIvideo2xfMat84 -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat84.verbose.rpt 
Execute       db_write -model AXIvideo2xfMat84 -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat84.adb 
Execute       gen_tb_info AXIvideo2xfMat84 -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat84 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat85' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AXIvideo2xfMat85 -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat85.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat85'.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 660.752 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2xfMat85 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/AXIvideo2xfMat85 -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl AXIvideo2xfMat85 -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/AXIvideo2xfMat85 
Execute       gen_rtl AXIvideo2xfMat85 -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/AXIvideo2xfMat85 
Execute       syn_report -csynth -model AXIvideo2xfMat85 -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/AXIvideo2xfMat85_csynth.rpt 
Execute       syn_report -rtlxml -model AXIvideo2xfMat85 -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/AXIvideo2xfMat85_csynth.xml 
Execute       syn_report -verbosereport -model AXIvideo2xfMat85 -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat85.verbose.rpt 
Execute       db_write -model AXIvideo2xfMat85 -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat85.adb 
Execute       gen_tb_info AXIvideo2xfMat85 -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat85 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AXIvideo2xfMat86 -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat86.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat86'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 661.611 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2xfMat86 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/AXIvideo2xfMat86 -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl AXIvideo2xfMat86 -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/AXIvideo2xfMat86 
Execute       gen_rtl AXIvideo2xfMat86 -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/AXIvideo2xfMat86 
Execute       syn_report -csynth -model AXIvideo2xfMat86 -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/AXIvideo2xfMat86_csynth.rpt 
Execute       syn_report -rtlxml -model AXIvideo2xfMat86 -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/AXIvideo2xfMat86_csynth.xml 
Execute       syn_report -verbosereport -model AXIvideo2xfMat86 -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat86.verbose.rpt 
Execute       db_write -model AXIvideo2xfMat86 -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat86.adb 
Execute       gen_tb_info AXIvideo2xfMat86 -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat86 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AXIvideo2xfMat -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 662.446 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/AXIvideo2xfMat -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl AXIvideo2xfMat -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/AXIvideo2xfMat 
Execute       gen_rtl AXIvideo2xfMat -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/AXIvideo2xfMat 
Execute       syn_report -csynth -model AXIvideo2xfMat -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/AXIvideo2xfMat_csynth.rpt 
Execute       syn_report -rtlxml -model AXIvideo2xfMat -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/AXIvideo2xfMat_csynth.xml 
Execute       syn_report -verbosereport -model AXIvideo2xfMat -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat.verbose.rpt 
Execute       db_write -model AXIvideo2xfMat -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat.adb 
Execute       gen_tb_info AXIvideo2xfMat -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blendL_entry126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model blendL.entry126 -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL_entry126.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'blendL_entry126'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 662.659 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl blendL.entry126 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/blendL_entry126 -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl blendL.entry126 -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/blendL_entry126 
Execute       gen_rtl blendL.entry126 -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/blendL_entry126 
Execute       syn_report -csynth -model blendL.entry126 -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendL_entry126_csynth.rpt 
Execute       syn_report -rtlxml -model blendL.entry126 -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendL_entry126_csynth.xml 
Execute       syn_report -verbosereport -model blendL.entry126 -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL_entry126.verbose.rpt 
Execute       db_write -model blendL.entry126 -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL_entry126.adb 
Execute       gen_tb_info blendL.entry126 -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL_entry126 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blendOpt83_Block_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model blendOpt83_Block__pr -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Block_pr.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'blendOpt83_Block_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 662.866 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl blendOpt83_Block__pr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/blendOpt83_Block_pr -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl blendOpt83_Block__pr -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/blendOpt83_Block_pr 
Execute       gen_rtl blendOpt83_Block__pr -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/blendOpt83_Block_pr 
Execute       syn_report -csynth -model blendOpt83_Block__pr -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendOpt83_Block_pr_csynth.rpt 
Execute       syn_report -rtlxml -model blendOpt83_Block__pr -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendOpt83_Block_pr_csynth.xml 
Execute       syn_report -verbosereport -model blendOpt83_Block__pr -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Block_pr.verbose.rpt 
Execute       db_write -model blendOpt83_Block__pr -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Block_pr.adb 
Execute       gen_tb_info blendOpt83_Block__pr -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Block_pr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/read_r.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_r'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 662.981 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl read -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/read_r -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl read -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/read_r 
Execute       gen_rtl read -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/read_r 
Execute       syn_report -csynth -model read -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/read_r_csynth.rpt 
Execute       syn_report -rtlxml -model read -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/read_r_csynth.xml 
Execute       syn_report -verbosereport -model read -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/read_r.verbose.rpt 
Execute       db_write -model read -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/read_r.adb 
Execute       gen_tb_info read -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/read_r 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blendOpt83_Loop_1_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model blendOpt83_Loop_1_pr -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_1_pr.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'blendTop_mul_mul_11ns_10ns_21_1_1' to 'blendTop_mul_mul_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'blendTop_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'blendOpt83_Loop_1_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 663.371 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl blendOpt83_Loop_1_pr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/blendOpt83_Loop_1_pr -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl blendOpt83_Loop_1_pr -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/blendOpt83_Loop_1_pr 
Execute       gen_rtl blendOpt83_Loop_1_pr -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/blendOpt83_Loop_1_pr 
Execute       syn_report -csynth -model blendOpt83_Loop_1_pr -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendOpt83_Loop_1_pr_csynth.rpt 
Execute       syn_report -rtlxml -model blendOpt83_Loop_1_pr -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendOpt83_Loop_1_pr_csynth.xml 
Execute       syn_report -verbosereport -model blendOpt83_Loop_1_pr -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_1_pr.verbose.rpt 
Execute       db_write -model blendOpt83_Loop_1_pr -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_1_pr.adb 
Execute       gen_tb_info blendOpt83_Loop_1_pr -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_1_pr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xf_pyrdown_gaussian_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xf_pyrdown_gaussian_ -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xf_pyrdown_gaussian_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'xf_pyrdown_gaussian_s_buf_A_0_V' to 'xf_pyrdown_gaussicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xf_pyrdown_gaussian_s_buf_A_1_V' to 'xf_pyrdown_gaussidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xf_pyrdown_gaussian_s_buf_A_2_V' to 'xf_pyrdown_gaussieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xf_pyrdown_gaussian_s_buf_A_3_V' to 'xf_pyrdown_gaussifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xf_pyrdown_gaussian_s_buf_A_4_V' to 'xf_pyrdown_gaussig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xf_pyrdown_gaussian_s_buf_B_0_V' to 'xf_pyrdown_gaussihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xf_pyrdown_gaussian_s_buf_B_1_V' to 'xf_pyrdown_gaussiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xf_pyrdown_gaussian_s_buf_B_2_V' to 'xf_pyrdown_gaussijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xf_pyrdown_gaussian_s_buf_B_3_V' to 'xf_pyrdown_gaussikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xf_pyrdown_gaussian_s_buf_B_4_V' to 'xf_pyrdown_gaussilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'blendTop_faddfsubmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_fmul_32ns_32ns_32_4_max_dsp_1' to 'blendTop_fmul_32nncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_uitofp_64ns_32_6_1' to 'blendTop_uitofp_6ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_sitofp_32ns_32_6_1' to 'blendTop_sitofp_3pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_fptrunc_64ns_32_2_1' to 'blendTop_fptrunc_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_fpext_32ns_64_2_1' to 'blendTop_fpext_32rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_dsub_64ns_64ns_64_5_full_dsp_1' to 'blendTop_dsub_64nsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_dmul_64ns_64ns_64_6_max_dsp_1' to 'blendTop_dmul_64ntde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_dcmp_64ns_64ns_1_2_1' to 'blendTop_dcmp_64nudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_mux_53_8_1_1' to 'blendTop_mux_53_8vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_mux_53_13_1_1' to 'blendTop_mux_53_1wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_udiv_42ns_42ns_42_46_1' to 'blendTop_udiv_42nxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_mac_muladd_8ns_8ns_16ns_17_1_1' to 'blendTop_mac_mulayd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_mac_muladd_8ns_8ns_17ns_18_1_1' to 'blendTop_mac_mulazec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_mac_muladd_8ns_8ns_18ns_19_1_1' to 'blendTop_mac_mulaAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_mac_muladd_8ns_8ns_19ns_20_1_1' to 'blendTop_mac_mulaBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'blendTop_mac_muladd_8ns_8ns_20ns_21_1_1' to 'blendTop_mac_mulaCeG' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'blendTop_dcmp_64nudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'blendTop_dmul_64ntde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'blendTop_dsub_64nsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'blendTop_faddfsubmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'blendTop_fmul_32nncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'blendTop_fpext_32rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'blendTop_fptrunc_qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'blendTop_mac_mulaAem': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'blendTop_mac_mulaBew': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'blendTop_mac_mulaCeG': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'blendTop_mac_mulayd2': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'blendTop_mac_mulazec': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'blendTop_mux_53_1wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'blendTop_mux_53_8vdy': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'blendTop_sitofp_3pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'blendTop_udiv_42nxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'blendTop_uitofp_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xf_pyrdown_gaussian_s'.
Command       create_rtl_model done; 0.753 sec.
INFO: [HLS 200-111]  Elapsed time: 1.039 seconds; current allocated memory: 669.745 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl xf_pyrdown_gaussian_ -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/xf_pyrdown_gaussian_s -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl xf_pyrdown_gaussian_ -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/xf_pyrdown_gaussian_s 
Execute       gen_rtl xf_pyrdown_gaussian_ -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/xf_pyrdown_gaussian_s 
Execute       syn_report -csynth -model xf_pyrdown_gaussian_ -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/xf_pyrdown_gaussian_s_csynth.rpt 
Command       syn_report done; 0.176 sec.
Execute       syn_report -rtlxml -model xf_pyrdown_gaussian_ -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/xf_pyrdown_gaussian_s_csynth.xml 
Execute       syn_report -verbosereport -model xf_pyrdown_gaussian_ -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xf_pyrdown_gaussian_s.verbose.rpt 
Command       syn_report done; 0.639 sec.
Execute       db_write -model xf_pyrdown_gaussian_ -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xf_pyrdown_gaussian_s.adb 
Command       db_write done; 0.532 sec.
Execute       gen_tb_info xf_pyrdown_gaussian_ -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xf_pyrdown_gaussian_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFPyrDownGaussianBlu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFPyrDownGaussianBlu -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFPyrDownGaussianBlu'.
INFO: [HLS 200-111]  Elapsed time: 2.252 seconds; current allocated memory: 671.179 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFPyrDownGaussianBlu -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/xFPyrDownGaussianBlu -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl xFPyrDownGaussianBlu -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/xFPyrDownGaussianBlu 
Execute       gen_rtl xFPyrDownGaussianBlu -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/xFPyrDownGaussianBlu 
Execute       syn_report -csynth -model xFPyrDownGaussianBlu -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/xFPyrDownGaussianBlu_csynth.rpt 
Execute       syn_report -rtlxml -model xFPyrDownGaussianBlu -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/xFPyrDownGaussianBlu_csynth.xml 
Execute       syn_report -verbosereport -model xFPyrDownGaussianBlu -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu.verbose.rpt 
Command       syn_report done; 0.22 sec.
Execute       db_write -model xFPyrDownGaussianBlu -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu.adb 
Execute       gen_tb_info xFPyrDownGaussianBlu -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model write -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/write_r.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_r'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 671.547 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl write -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/write_r -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl write -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/write_r 
Execute       gen_rtl write -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/write_r 
Execute       syn_report -csynth -model write -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/write_r_csynth.rpt 
Execute       syn_report -rtlxml -model write -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/write_r_csynth.xml 
Execute       syn_report -verbosereport -model write -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/write_r.verbose.rpt 
Execute       db_write -model write -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/write_r.adb 
Execute       gen_tb_info write -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/write_r 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blendOpt83_Loop_2_pr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model blendOpt83_Loop_2_pr -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_2_pr.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'blendTop_mul_mul_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'blendOpt83_Loop_2_pr'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 671.947 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl blendOpt83_Loop_2_pr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/blendOpt83_Loop_2_pr -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl blendOpt83_Loop_2_pr -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/blendOpt83_Loop_2_pr 
Execute       gen_rtl blendOpt83_Loop_2_pr -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/blendOpt83_Loop_2_pr 
Execute       syn_report -csynth -model blendOpt83_Loop_2_pr -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendOpt83_Loop_2_pr_csynth.rpt 
Execute       syn_report -rtlxml -model blendOpt83_Loop_2_pr -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendOpt83_Loop_2_pr_csynth.xml 
Execute       syn_report -verbosereport -model blendOpt83_Loop_2_pr -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_2_pr.verbose.rpt 
Execute       db_write -model blendOpt83_Loop_2_pr -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_2_pr.adb 
Execute       gen_tb_info blendOpt83_Loop_2_pr -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_2_pr 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blendOpt_480_640_83' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model blendOpt<480, 640>83 -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_83.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_xFPyrDownGaussianBlu_U0' to 'start_for_xFPyrDoDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_blendOpt83_Loop_2_pr_U0' to 'start_for_blendOpEe0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'blendOpt_480_640_83'.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 672.633 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl blendOpt<480, 640>83 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/blendOpt_480_640_83 -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl blendOpt<480, 640>83 -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/blendOpt_480_640_83 
Execute       gen_rtl blendOpt<480, 640>83 -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/blendOpt_480_640_83 
Execute       syn_report -csynth -model blendOpt<480, 640>83 -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendOpt_480_640_83_csynth.rpt 
Execute       syn_report -rtlxml -model blendOpt<480, 640>83 -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendOpt_480_640_83_csynth.xml 
Execute       syn_report -verbosereport -model blendOpt<480, 640>83 -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_83.verbose.rpt 
Command       syn_report done; 0.238 sec.
Execute       db_write -model blendOpt<480, 640>83 -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_83.adb 
Command       db_write done; 0.104 sec.
Execute       gen_tb_info blendOpt<480, 640>83 -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_83 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blendOpt_Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model blendOpt_Block__proc -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'blendOpt_Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 672.921 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl blendOpt_Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/blendOpt_Block_proc -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl blendOpt_Block__proc -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/blendOpt_Block_proc 
Execute       gen_rtl blendOpt_Block__proc -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/blendOpt_Block_proc 
Execute       syn_report -csynth -model blendOpt_Block__proc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendOpt_Block_proc_csynth.rpt 
Execute       syn_report -rtlxml -model blendOpt_Block__proc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendOpt_Block_proc_csynth.xml 
Execute       syn_report -verbosereport -model blendOpt_Block__proc -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Block_proc.verbose.rpt 
Execute       db_write -model blendOpt_Block__proc -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Block_proc.adb 
Execute       gen_tb_info blendOpt_Block__proc -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blendOpt_Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model blendOpt_Loop_1_proc -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_1_proc.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'blendTop_mul_mul_10ns_9ns_19_1_1' to 'blendTop_mul_mul_Ffa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'blendTop_mul_mul_Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'blendOpt_Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 673.407 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl blendOpt_Loop_1_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/blendOpt_Loop_1_proc -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl blendOpt_Loop_1_proc -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/blendOpt_Loop_1_proc 
Execute       gen_rtl blendOpt_Loop_1_proc -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/blendOpt_Loop_1_proc 
Execute       syn_report -csynth -model blendOpt_Loop_1_proc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendOpt_Loop_1_proc_csynth.rpt 
Execute       syn_report -rtlxml -model blendOpt_Loop_1_proc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendOpt_Loop_1_proc_csynth.xml 
Execute       syn_report -verbosereport -model blendOpt_Loop_1_proc -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_1_proc.verbose.rpt 
Execute       db_write -model blendOpt_Loop_1_proc -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_1_proc.adb 
Execute       gen_tb_info blendOpt_Loop_1_proc -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xFPyrDownGaussianBlu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xFPyrDownGaussianBlu.1 -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xFPyrDownGaussianBlu_1'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 673.712 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl xFPyrDownGaussianBlu.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/xFPyrDownGaussianBlu_1 -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl xFPyrDownGaussianBlu.1 -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/xFPyrDownGaussianBlu_1 
Execute       gen_rtl xFPyrDownGaussianBlu.1 -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/xFPyrDownGaussianBlu_1 
Execute       syn_report -csynth -model xFPyrDownGaussianBlu.1 -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/xFPyrDownGaussianBlu_1_csynth.rpt 
Execute       syn_report -rtlxml -model xFPyrDownGaussianBlu.1 -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/xFPyrDownGaussianBlu_1_csynth.xml 
Execute       syn_report -verbosereport -model xFPyrDownGaussianBlu.1 -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu_1.verbose.rpt 
Command       syn_report done; 0.221 sec.
Execute       db_write -model xFPyrDownGaussianBlu.1 -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu_1.adb 
Execute       gen_tb_info xFPyrDownGaussianBlu.1 -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blendOpt_Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model blendOpt_Loop_2_proc -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_2_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'blendTop_mul_mul_Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'blendOpt_Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 674.152 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl blendOpt_Loop_2_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/blendOpt_Loop_2_proc -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl blendOpt_Loop_2_proc -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/blendOpt_Loop_2_proc 
Execute       gen_rtl blendOpt_Loop_2_proc -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/blendOpt_Loop_2_proc 
Execute       syn_report -csynth -model blendOpt_Loop_2_proc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendOpt_Loop_2_proc_csynth.rpt 
Execute       syn_report -rtlxml -model blendOpt_Loop_2_proc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendOpt_Loop_2_proc_csynth.xml 
Execute       syn_report -verbosereport -model blendOpt_Loop_2_proc -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_2_proc.verbose.rpt 
Execute       db_write -model blendOpt_Loop_2_proc -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_2_proc.adb 
Execute       gen_tb_info blendOpt_Loop_2_proc -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blendOpt_480_640_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model blendOpt<480, 640> -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_s.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w10_d2_A' is changed to 'fifo_w10_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_xFPyrDownGaussianBlu_1_U0' to 'start_for_xFPyrDoGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_blendOpt_Loop_2_proc_U0' to 'start_for_blendOpHfu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'blendOpt_480_640_s'.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 674.915 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl blendOpt<480, 640> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/blendOpt_480_640_s -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl blendOpt<480, 640> -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/blendOpt_480_640_s 
Execute       gen_rtl blendOpt<480, 640> -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/blendOpt_480_640_s 
Execute       syn_report -csynth -model blendOpt<480, 640> -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendOpt_480_640_s_csynth.rpt 
Execute       syn_report -rtlxml -model blendOpt<480, 640> -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendOpt_480_640_s_csynth.xml 
Execute       syn_report -verbosereport -model blendOpt<480, 640> -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_s.verbose.rpt 
Command       syn_report done; 0.238 sec.
Execute       db_write -model blendOpt<480, 640> -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_s.adb 
Command       db_write done; 0.123 sec.
Execute       gen_tb_info blendOpt<480, 640> -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blendL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model blendL -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w10_d2_A' is changed to 'fifo_w10_d2_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w11_d2_A' is changed to 'fifo_w11_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w9_d2_A' is changed to 'fifo_w9_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'blendL'.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 675.595 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl blendL -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/blendL -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl blendL -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/blendL 
Execute       gen_rtl blendL -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/blendL 
Execute       syn_report -csynth -model blendL -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendL_csynth.rpt 
Execute       syn_report -rtlxml -model blendL -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendL_csynth.xml 
Execute       syn_report -verbosereport -model blendL -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL.verbose.rpt 
Command       syn_report done; 0.444 sec.
Execute       db_write -model blendL -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL.adb 
Execute       gen_tb_info blendL -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2AXIvideo87' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xfMat2AXIvideo87 -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo87.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2AXIvideo87'.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 676.791 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl xfMat2AXIvideo87 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/xfMat2AXIvideo87 -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl xfMat2AXIvideo87 -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/xfMat2AXIvideo87 
Execute       gen_rtl xfMat2AXIvideo87 -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/xfMat2AXIvideo87 
Execute       syn_report -csynth -model xfMat2AXIvideo87 -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/xfMat2AXIvideo87_csynth.rpt 
Execute       syn_report -rtlxml -model xfMat2AXIvideo87 -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/xfMat2AXIvideo87_csynth.xml 
Execute       syn_report -verbosereport -model xfMat2AXIvideo87 -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo87.verbose.rpt 
Execute       db_write -model xfMat2AXIvideo87 -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo87.adb 
Command       db_write done; 0.107 sec.
Execute       gen_tb_info xfMat2AXIvideo87 -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo87 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model xfMat2AXIvideo -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 677.636 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl xfMat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/xfMat2AXIvideo -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl xfMat2AXIvideo -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/xfMat2AXIvideo 
Execute       gen_rtl xfMat2AXIvideo -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/xfMat2AXIvideo 
Execute       syn_report -csynth -model xfMat2AXIvideo -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/xfMat2AXIvideo_csynth.rpt 
Execute       syn_report -rtlxml -model xfMat2AXIvideo -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/xfMat2AXIvideo_csynth.xml 
Execute       syn_report -verbosereport -model xfMat2AXIvideo -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo.verbose.rpt 
Execute       db_write -model xfMat2AXIvideo -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo.adb 
Command       db_write done; 0.107 sec.
Execute       gen_tb_info xfMat2AXIvideo -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'blendTop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model blendTop -vendor xilinx -mg_file E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLA0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLA0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLA0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLA0_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLA0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLA0_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLA0_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLA1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLA1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLA1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLA1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLA1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLA1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLA1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLB0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLB0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLB0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLB0_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLB0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLB0_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLB0_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLB1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLB1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLB1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLB1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLB1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLB1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrLB1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrS0_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrS0_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrS0_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrS0_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrS0_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrS0_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrS0_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrS1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrS1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrS1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrS1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrS1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrS1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'blendTop/p_pyrS1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'blendTop' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w10_d2_A' is changed to 'fifo_w10_d2_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w11_d2_A' is changed to 'fifo_w11_d2_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w9_d2_A' is changed to 'fifo_w9_d2_A_x0' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_xfMat2AXIvideo87_U0' to 'start_for_xfMat2AIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_xfMat2AXIvideo_U0' to 'start_for_xfMat2AJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'blendTop'.
Command       create_rtl_model done; 0.772 sec.
INFO: [HLS 200-111]  Elapsed time: 1.212 seconds; current allocated memory: 678.871 MB.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       gen_rtl blendTop -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/systemc/blendTop -synmodules Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop 
Execute       gen_rtl blendTop -istop -style xilinx -f -lang vhdl -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/vhdl/blendTop 
Execute       gen_rtl blendTop -istop -style xilinx -f -lang vlog -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/verilog/blendTop 
Execute       syn_report -csynth -model blendTop -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendTop_csynth.rpt 
Execute       syn_report -rtlxml -model blendTop -o E:/Graduate12/Code/gradutate/test_blend/solution1/syn/report/blendTop_csynth.xml 
Execute       syn_report -verbosereport -model blendTop -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.verbose.rpt 
Command       syn_report done; 0.525 sec.
Execute       db_write -model blendTop -f -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.adb 
Command       db_write done; 0.158 sec.
Execute       gen_tb_info blendTop -p E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop 
Execute       export_constraint_db -f -tool general -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.constraint.tcl 
Execute       syn_report -designview -model blendTop -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.design.xml 
Command       syn_report done; 0.455 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model blendTop -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model blendTop -o E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks blendTop 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain blendTop 
INFO-FLOW: Model list for RTL component generation: Block__proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL.entry126 blendOpt83_Block__pr read blendOpt83_Loop_1_pr xf_pyrdown_gaussian_ xFPyrDownGaussianBlu write blendOpt83_Loop_2_pr {blendOpt<480, 640>83} blendOpt_Block__proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu.1 blendOpt_Loop_2_proc {blendOpt<480, 640>} blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2xfMat84] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat84.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2xfMat85] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat85.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2xfMat86] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat86.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2xfMat] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat.compgen.tcl 
INFO-FLOW: Handling components in module [blendL_entry126] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL_entry126.compgen.tcl 
INFO-FLOW: Handling components in module [blendOpt83_Block_pr] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Block_pr.compgen.tcl 
INFO-FLOW: Handling components in module [read_r] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/read_r.compgen.tcl 
INFO-FLOW: Handling components in module [blendOpt83_Loop_1_pr] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_1_pr.compgen.tcl 
INFO-FLOW: Found component blendTop_mul_mul_bkb.
INFO-FLOW: Append model blendTop_mul_mul_bkb
INFO-FLOW: Handling components in module [xf_pyrdown_gaussian_s] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xf_pyrdown_gaussian_s.compgen.tcl 
INFO-FLOW: Found component blendTop_faddfsubmb6.
INFO-FLOW: Append model blendTop_faddfsubmb6
INFO-FLOW: Found component blendTop_fmul_32nncg.
INFO-FLOW: Append model blendTop_fmul_32nncg
INFO-FLOW: Found component blendTop_uitofp_6ocq.
INFO-FLOW: Append model blendTop_uitofp_6ocq
INFO-FLOW: Found component blendTop_sitofp_3pcA.
INFO-FLOW: Append model blendTop_sitofp_3pcA
INFO-FLOW: Found component blendTop_fptrunc_qcK.
INFO-FLOW: Append model blendTop_fptrunc_qcK
INFO-FLOW: Found component blendTop_fpext_32rcU.
INFO-FLOW: Append model blendTop_fpext_32rcU
INFO-FLOW: Found component blendTop_dsub_64nsc4.
INFO-FLOW: Append model blendTop_dsub_64nsc4
INFO-FLOW: Found component blendTop_dmul_64ntde.
INFO-FLOW: Append model blendTop_dmul_64ntde
INFO-FLOW: Found component blendTop_dcmp_64nudo.
INFO-FLOW: Append model blendTop_dcmp_64nudo
INFO-FLOW: Found component blendTop_mux_53_8vdy.
INFO-FLOW: Append model blendTop_mux_53_8vdy
INFO-FLOW: Found component blendTop_mux_53_1wdI.
INFO-FLOW: Append model blendTop_mux_53_1wdI
INFO-FLOW: Found component blendTop_udiv_42nxdS.
INFO-FLOW: Append model blendTop_udiv_42nxdS
INFO-FLOW: Found component blendTop_mac_mulayd2.
INFO-FLOW: Append model blendTop_mac_mulayd2
INFO-FLOW: Found component blendTop_mac_mulazec.
INFO-FLOW: Append model blendTop_mac_mulazec
INFO-FLOW: Found component blendTop_mac_mulaAem.
INFO-FLOW: Append model blendTop_mac_mulaAem
INFO-FLOW: Found component blendTop_mac_mulaBew.
INFO-FLOW: Append model blendTop_mac_mulaBew
INFO-FLOW: Found component blendTop_mac_mulaCeG.
INFO-FLOW: Append model blendTop_mac_mulaCeG
INFO-FLOW: Found component xf_pyrdown_gaussicud.
INFO-FLOW: Append model xf_pyrdown_gaussicud
INFO-FLOW: Handling components in module [xFPyrDownGaussianBlu] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu.compgen.tcl 
INFO-FLOW: Handling components in module [write_r] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/write_r.compgen.tcl 
INFO-FLOW: Handling components in module [blendOpt83_Loop_2_pr] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_2_pr.compgen.tcl 
INFO-FLOW: Handling components in module [blendOpt_480_640_83] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_83.compgen.tcl 
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w10_d2_A.
INFO-FLOW: Append model fifo_w10_d2_A
INFO-FLOW: Found component fifo_w11_d2_A.
INFO-FLOW: Append model fifo_w11_d2_A
INFO-FLOW: Found component start_for_xFPyrDoDeQ.
INFO-FLOW: Append model start_for_xFPyrDoDeQ
INFO-FLOW: Found component start_for_blendOpEe0.
INFO-FLOW: Append model start_for_blendOpEe0
INFO-FLOW: Handling components in module [blendOpt_Block_proc] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [blendOpt_Loop_1_proc] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_1_proc.compgen.tcl 
INFO-FLOW: Found component blendTop_mul_mul_Ffa.
INFO-FLOW: Append model blendTop_mul_mul_Ffa
INFO-FLOW: Handling components in module [xFPyrDownGaussianBlu_1] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu_1.compgen.tcl 
INFO-FLOW: Handling components in module [blendOpt_Loop_2_proc] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_2_proc.compgen.tcl 
INFO-FLOW: Handling components in module [blendOpt_480_640_s] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_s.compgen.tcl 
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w10_d2_A_x.
INFO-FLOW: Append model fifo_w10_d2_A_x
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w10_d2_A_x.
INFO-FLOW: Append model fifo_w10_d2_A_x
INFO-FLOW: Found component fifo_w8_d2_A_x.
INFO-FLOW: Append model fifo_w8_d2_A_x
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w10_d2_A_x.
INFO-FLOW: Append model fifo_w10_d2_A_x
INFO-FLOW: Found component start_for_xFPyrDoGfk.
INFO-FLOW: Append model start_for_xFPyrDoGfk
INFO-FLOW: Found component start_for_blendOpHfu.
INFO-FLOW: Append model start_for_blendOpHfu
INFO-FLOW: Handling components in module [blendL] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL.compgen.tcl 
INFO-FLOW: Found component fifo_w10_d2_A_x0.
INFO-FLOW: Append model fifo_w10_d2_A_x0
INFO-FLOW: Found component fifo_w11_d2_A_x.
INFO-FLOW: Append model fifo_w11_d2_A_x
INFO-FLOW: Found component fifo_w9_d2_A_x.
INFO-FLOW: Append model fifo_w9_d2_A_x
INFO-FLOW: Found component fifo_w10_d2_A_x0.
INFO-FLOW: Append model fifo_w10_d2_A_x0
INFO-FLOW: Handling components in module [xfMat2AXIvideo87] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo87.compgen.tcl 
INFO-FLOW: Handling components in module [xfMat2AXIvideo] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [blendTop] ... 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.compgen.tcl 
INFO-FLOW: Found component fifo_w10_d2_A_x1.
INFO-FLOW: Append model fifo_w10_d2_A_x1
INFO-FLOW: Found component fifo_w11_d2_A_x0.
INFO-FLOW: Append model fifo_w11_d2_A_x0
INFO-FLOW: Found component fifo_w9_d2_A_x0.
INFO-FLOW: Append model fifo_w9_d2_A_x0
INFO-FLOW: Found component fifo_w9_d3_A.
INFO-FLOW: Append model fifo_w9_d3_A
INFO-FLOW: Found component fifo_w10_d2_A_x1.
INFO-FLOW: Append model fifo_w10_d2_A_x1
INFO-FLOW: Found component fifo_w10_d3_A.
INFO-FLOW: Append model fifo_w10_d3_A
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Found component fifo_w10_d2_A_x1.
INFO-FLOW: Append model fifo_w10_d2_A_x1
INFO-FLOW: Found component fifo_w11_d2_A_x0.
INFO-FLOW: Append model fifo_w11_d2_A_x0
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Found component start_for_blendL_U0.
INFO-FLOW: Append model start_for_blendL_U0
INFO-FLOW: Found component start_for_xfMat2AIfE.
INFO-FLOW: Append model start_for_xfMat2AIfE
INFO-FLOW: Found component start_for_xfMat2AJfO.
INFO-FLOW: Append model start_for_xfMat2AJfO
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model AXIvideo2xfMat84
INFO-FLOW: Append model AXIvideo2xfMat85
INFO-FLOW: Append model AXIvideo2xfMat86
INFO-FLOW: Append model AXIvideo2xfMat
INFO-FLOW: Append model blendL_entry126
INFO-FLOW: Append model blendOpt83_Block_pr
INFO-FLOW: Append model read_r
INFO-FLOW: Append model blendOpt83_Loop_1_pr
INFO-FLOW: Append model xf_pyrdown_gaussian_s
INFO-FLOW: Append model xFPyrDownGaussianBlu
INFO-FLOW: Append model write_r
INFO-FLOW: Append model blendOpt83_Loop_2_pr
INFO-FLOW: Append model blendOpt_480_640_83
INFO-FLOW: Append model blendOpt_Block_proc
INFO-FLOW: Append model blendOpt_Loop_1_proc
INFO-FLOW: Append model xFPyrDownGaussianBlu_1
INFO-FLOW: Append model blendOpt_Loop_2_proc
INFO-FLOW: Append model blendOpt_480_640_s
INFO-FLOW: Append model blendL
INFO-FLOW: Append model xfMat2AXIvideo87
INFO-FLOW: Append model xfMat2AXIvideo
INFO-FLOW: Append model blendTop
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: blendTop_mul_mul_bkb blendTop_faddfsubmb6 blendTop_fmul_32nncg blendTop_uitofp_6ocq blendTop_sitofp_3pcA blendTop_fptrunc_qcK blendTop_fpext_32rcU blendTop_dsub_64nsc4 blendTop_dmul_64ntde blendTop_dcmp_64nudo blendTop_mux_53_8vdy blendTop_mux_53_1wdI blendTop_udiv_42nxdS blendTop_mac_mulayd2 blendTop_mac_mulazec blendTop_mac_mulaAem blendTop_mac_mulaBew blendTop_mac_mulaCeG xf_pyrdown_gaussicud fifo_w10_d2_A fifo_w11_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w10_d2_A fifo_w11_d2_A fifo_w8_d2_A fifo_w10_d2_A fifo_w11_d2_A start_for_xFPyrDoDeQ start_for_blendOpEe0 blendTop_mul_mul_Ffa fifo_w9_d2_A fifo_w10_d2_A_x fifo_w8_d2_A_x fifo_w8_d2_A_x fifo_w9_d2_A fifo_w10_d2_A_x fifo_w8_d2_A_x fifo_w9_d2_A fifo_w10_d2_A_x start_for_xFPyrDoGfk start_for_blendOpHfu fifo_w10_d2_A_x0 fifo_w11_d2_A_x fifo_w9_d2_A_x fifo_w10_d2_A_x0 fifo_w10_d2_A_x1 fifo_w11_d2_A_x0 fifo_w9_d2_A_x0 fifo_w9_d3_A fifo_w10_d2_A_x1 fifo_w10_d3_A fifo_w8_d1_A fifo_w10_d2_A_x1 fifo_w11_d2_A_x0 fifo_w8_d1_A fifo_w8_d1_A fifo_w8_d1_A fifo_w8_d1_A fifo_w8_d1_A start_for_blendL_U0 start_for_xfMat2AIfE start_for_xfMat2AJfO Block_proc AXIvideo2xfMat84 AXIvideo2xfMat85 AXIvideo2xfMat86 AXIvideo2xfMat blendL_entry126 blendOpt83_Block_pr read_r blendOpt83_Loop_1_pr xf_pyrdown_gaussian_s xFPyrDownGaussianBlu write_r blendOpt83_Loop_2_pr blendOpt_480_640_83 blendOpt_Block_proc blendOpt_Loop_1_proc xFPyrDownGaussianBlu_1 blendOpt_Loop_2_proc blendOpt_480_640_s blendL xfMat2AXIvideo87 xfMat2AXIvideo blendTop
INFO-FLOW: To file: write model blendTop_mul_mul_bkb
INFO-FLOW: To file: write model blendTop_faddfsubmb6
INFO-FLOW: To file: write model blendTop_fmul_32nncg
INFO-FLOW: To file: write model blendTop_uitofp_6ocq
INFO-FLOW: To file: write model blendTop_sitofp_3pcA
INFO-FLOW: To file: write model blendTop_fptrunc_qcK
INFO-FLOW: To file: write model blendTop_fpext_32rcU
INFO-FLOW: To file: write model blendTop_dsub_64nsc4
INFO-FLOW: To file: write model blendTop_dmul_64ntde
INFO-FLOW: To file: write model blendTop_dcmp_64nudo
INFO-FLOW: To file: write model blendTop_mux_53_8vdy
INFO-FLOW: To file: write model blendTop_mux_53_1wdI
INFO-FLOW: To file: write model blendTop_udiv_42nxdS
INFO-FLOW: To file: write model blendTop_mac_mulayd2
INFO-FLOW: To file: write model blendTop_mac_mulazec
INFO-FLOW: To file: write model blendTop_mac_mulaAem
INFO-FLOW: To file: write model blendTop_mac_mulaBew
INFO-FLOW: To file: write model blendTop_mac_mulaCeG
INFO-FLOW: To file: write model xf_pyrdown_gaussicud
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A
INFO-FLOW: To file: write model fifo_w11_d2_A
INFO-FLOW: To file: write model start_for_xFPyrDoDeQ
INFO-FLOW: To file: write model start_for_blendOpEe0
INFO-FLOW: To file: write model blendTop_mul_mul_Ffa
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A_x
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A_x
INFO-FLOW: To file: write model fifo_w8_d2_A_x
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w10_d2_A_x
INFO-FLOW: To file: write model start_for_xFPyrDoGfk
INFO-FLOW: To file: write model start_for_blendOpHfu
INFO-FLOW: To file: write model fifo_w10_d2_A_x0
INFO-FLOW: To file: write model fifo_w11_d2_A_x
INFO-FLOW: To file: write model fifo_w9_d2_A_x
INFO-FLOW: To file: write model fifo_w10_d2_A_x0
INFO-FLOW: To file: write model fifo_w10_d2_A_x1
INFO-FLOW: To file: write model fifo_w11_d2_A_x0
INFO-FLOW: To file: write model fifo_w9_d2_A_x0
INFO-FLOW: To file: write model fifo_w9_d3_A
INFO-FLOW: To file: write model fifo_w10_d2_A_x1
INFO-FLOW: To file: write model fifo_w10_d3_A
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model fifo_w10_d2_A_x1
INFO-FLOW: To file: write model fifo_w11_d2_A_x0
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model start_for_blendL_U0
INFO-FLOW: To file: write model start_for_xfMat2AIfE
INFO-FLOW: To file: write model start_for_xfMat2AJfO
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model AXIvideo2xfMat84
INFO-FLOW: To file: write model AXIvideo2xfMat85
INFO-FLOW: To file: write model AXIvideo2xfMat86
INFO-FLOW: To file: write model AXIvideo2xfMat
INFO-FLOW: To file: write model blendL_entry126
INFO-FLOW: To file: write model blendOpt83_Block_pr
INFO-FLOW: To file: write model read_r
INFO-FLOW: To file: write model blendOpt83_Loop_1_pr
INFO-FLOW: To file: write model xf_pyrdown_gaussian_s
INFO-FLOW: To file: write model xFPyrDownGaussianBlu
INFO-FLOW: To file: write model write_r
INFO-FLOW: To file: write model blendOpt83_Loop_2_pr
INFO-FLOW: To file: write model blendOpt_480_640_83
INFO-FLOW: To file: write model blendOpt_Block_proc
INFO-FLOW: To file: write model blendOpt_Loop_1_proc
INFO-FLOW: To file: write model xFPyrDownGaussianBlu_1
INFO-FLOW: To file: write model blendOpt_Loop_2_proc
INFO-FLOW: To file: write model blendOpt_480_640_s
INFO-FLOW: To file: write model blendL
INFO-FLOW: To file: write model xfMat2AXIvideo87
INFO-FLOW: To file: write model xfMat2AXIvideo
INFO-FLOW: To file: write model blendTop
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d E:/Graduate12/Code/gradutate/test_blend/solution1
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.113 sec.
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.398 sec.
Command       ap_source done; 0.403 sec.
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat84.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat85.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat86.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL_entry126.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Block_pr.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/read_r.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_1_pr.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xf_pyrdown_gaussian_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'blendTop_udiv_42nxdS_div'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'xf_pyrdown_gaussicud_ram (RAM_S2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.964 sec.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/write_r.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_2_pr.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_83.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imageA_rows_load3_lo_2_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imageA_cols_load4_lo_2_U(fifo_w11_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_imageA_in_V_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_imageB_in_V_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imageA_rows_load3_lo_1_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imageA_cols_load4_lo_1_U(fifo_w11_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_imageS_out_V_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imageA_rows_load3_lo_U(fifo_w10_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imageA_cols_load4_lo_U(fifo_w11_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFPyrDoDeQ_U(start_for_xFPyrDoDeQ)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_blendOpEe0_U(start_for_blendOpEe0)' using Shift Registers.
Command       ap_source done; 0.377 sec.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Block_proc.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_1_proc.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu_1.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_2_proc.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imageA_rows_load3_lo_4_U(fifo_w9_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imageA_cols_load4_lo_4_U(fifo_w10_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_imageA_in_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_imageB_in_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imageA_rows_load3_lo_3_U(fifo_w9_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imageA_cols_load4_lo_3_U(fifo_w10_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_imageS_out_V_V_U(fifo_w8_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imageA_rows_load3_lo_U(fifo_w9_d2_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'imageA_cols_load4_lo_U(fifo_w10_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xFPyrDoGfk_U(start_for_xFPyrDoGfk)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_blendOpHfu_U(start_for_blendOpHfu)' using Shift Registers.
Command       ap_source done; 0.367 sec.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pyrLA0_rows_c_i_U(fifo_w10_d2_A_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pyrLA0_cols_c_i_U(fifo_w11_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pyrLA1_rows_c_i_U(fifo_w9_d2_A_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pyrLA1_cols_c_i_U(fifo_w10_d2_A_x0)' using Shift Registers.
Command       ap_source done; 0.148 sec.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo87.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pyrLA0_rows_c_U(fifo_w10_d2_A_x1)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pyrLA0_cols_c_U(fifo_w11_d2_A_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pyrLA1_rows_c_U(fifo_w9_d2_A_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pyrLA1_rows_c4_U(fifo_w9_d3_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pyrLA1_cols_c_U(fifo_w10_d2_A_x1)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pyrLA1_cols_c5_U(fifo_w10_d3_A)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pyrLA0_rows_c6_U(fifo_w10_d2_A_x1)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'pyrLA0_cols_c7_U(fifo_w11_d2_A_x0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_blendL_U0_U(start_for_blendL_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2AIfE_U(start_for_xfMat2AIfE)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2AJfO_U(start_for_xfMat2AJfO)' using Shift Registers.
Command       ap_source done; 0.527 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d E:/Graduate12/Code/gradutate/test_blend/solution1
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.114 sec.
Command       ap_source done; 0.115 sec.
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=blendTop xml_exists=0
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat84.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat85.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat86.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL_entry126.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Block_pr.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/read_r.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_1_pr.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xf_pyrdown_gaussian_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.217 sec.
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/write_r.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_2_pr.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_83.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Block_proc.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_1_proc.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu_1.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_2_proc.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_s.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo87.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat84.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat85.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat86.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL_entry126.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Block_pr.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/read_r.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_1_pr.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xf_pyrdown_gaussian_s.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/write_r.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_2_pr.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_83.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Block_proc.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_1_proc.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu_1.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_2_proc.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_s.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo87.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat84.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat85.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat86.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL_entry126.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Block_pr.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/read_r.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_1_pr.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xf_pyrdown_gaussian_s.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/write_r.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_2_pr.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_83.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Block_proc.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_1_proc.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu_1.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_2_proc.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_s.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo87.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo.compgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.constraint.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=86
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=42
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=86 #gSsdmPorts=86
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.rtl_wrap.cfg.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.compgen.dataonly.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.constraint.tcl 
Execute       sc_get_clocks blendTop 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/impl/misc/blendTop_ap_dcmp_0_no_dsp_64_ip.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/impl/misc/blendTop_ap_dmul_4_max_dsp_64_ip.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/impl/misc/blendTop_ap_dsub_3_full_dsp_64_ip.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/impl/misc/blendTop_ap_faddfsub_3_full_dsp_32_ip.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/impl/misc/blendTop_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/impl/misc/blendTop_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/impl/misc/blendTop_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/impl/misc/blendTop_ap_sitofp_4_no_dsp_32_ip.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/impl/misc/blendTop_ap_uitofp_4_no_dsp_64_ip.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/Block_proc.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat84.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat85.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat86.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/AXIvideo2xfMat.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL_entry126.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Block_pr.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/read_r.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_1_pr.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xf_pyrdown_gaussian_s.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/write_r.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt83_Loop_2_pr.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_83.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Block_proc.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_1_proc.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xFPyrDownGaussianBlu_1.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_Loop_2_proc.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendOpt_480_640_s.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendL.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo87.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/xfMat2AXIvideo.tbgen.tcl 
Execute       source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/blendTop.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:01:33 . Memory (MB): peak = 790.262 ; gain = 697.324
INFO: [VHDL 208-304] Generating VHDL RTL for blendTop.
INFO: [VLOG 209-307] Generating Verilog RTL for blendTop.
Command     autosyn done; 39.826 sec.
Command   csynth_design done; 91.288 sec.
Command ap_source done; 92.363 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Graduate12/Code/gradutate/test_blend/solution1 opened at Wed Mar 04 23:29:24 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.121 sec.
Command     ap_source done; 0.121 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 2.407 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 0.226 sec.
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.25 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 2.727 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 2.983 sec.
Execute   csim_design -clean -quiet 
Execute     source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 0.138 sec.
Command ap_source done; error code: 1; 3.134 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Graduate12/Code/gradutate/test_blend/solution1 opened at Wed Mar 04 23:29:38 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     ap_source done; 0.125 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.699 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.801 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.981 sec.
Execute   csim_design -clean -quiet 
Execute     source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Graduate12/Code/gradutate/test_blend/src/pyrA0.jpg 
Execute     is_xip E:/Graduate12/Code/gradutate/test_blend/src/pyrA0.jpg 
Execute     is_encrypted E:/Graduate12/Code/gradutate/test_blend/src/pyrA1.jpg 
Execute     is_xip E:/Graduate12/Code/gradutate/test_blend/src/pyrA1.jpg 
Execute     is_encrypted E:/Graduate12/Code/gradutate/test_blend/src/pyrB0.jpg 
Execute     is_xip E:/Graduate12/Code/gradutate/test_blend/src/pyrB0.jpg 
Execute     is_encrypted E:/Graduate12/Code/gradutate/test_blend/src/pyrB1.jpg 
Execute     is_xip E:/Graduate12/Code/gradutate/test_blend/src/pyrB1.jpg 
Execute     is_encrypted E:/Graduate12/Code/gradutate/test_blend/src/test.cpp 
Execute     is_xip E:/Graduate12/Code/gradutate/test_blend/src/test.cpp 
Execute     is_encrypted E:/Graduate12/Code/gradutate/test_blend/src/fusion.cpp 
Execute     is_xip E:/Graduate12/Code/gradutate/test_blend/src/fusion.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 10.758 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 32.323 sec.
Command ap_source done; 33.314 sec.
Execute cleanup_all 
INFO-FLOW: Workspace E:/Graduate12/Code/gradutate/test_blend/solution1 opened at Wed Mar 04 23:33:31 +0800 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.122 sec.
Command     ap_source done; 0.122 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/path_install/ViVadoSDX/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data single -quiet 
Command       ap_part_info done; 0.689 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.786 sec.
Execute     ap_part_info -data single -name xc7z020-clg484-1 
Execute     ap_part_info -name xc7z020-clg484-1 -data resources 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.96 sec.
Execute   csim_design -clean -quiet 
Execute     source E:/Graduate12/Code/gradutate/test_blend/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted E:/Graduate12/Code/gradutate/test_blend/src/pyrA0.jpg 
Execute     is_xip E:/Graduate12/Code/gradutate/test_blend/src/pyrA0.jpg 
Execute     is_encrypted E:/Graduate12/Code/gradutate/test_blend/src/pyrA1.jpg 
Execute     is_xip E:/Graduate12/Code/gradutate/test_blend/src/pyrA1.jpg 
Execute     is_encrypted E:/Graduate12/Code/gradutate/test_blend/src/pyrB0.jpg 
Execute     is_xip E:/Graduate12/Code/gradutate/test_blend/src/pyrB0.jpg 
Execute     is_encrypted E:/Graduate12/Code/gradutate/test_blend/src/pyrB1.jpg 
Execute     is_xip E:/Graduate12/Code/gradutate/test_blend/src/pyrB1.jpg 
Execute     is_encrypted E:/Graduate12/Code/gradutate/test_blend/src/test.cpp 
Execute     is_xip E:/Graduate12/Code/gradutate/test_blend/src/test.cpp 
Execute     is_encrypted E:/Graduate12/Code/gradutate/test_blend/src/fusion.cpp 
Execute     is_xip E:/Graduate12/Code/gradutate/test_blend/src/fusion.cpp 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 10.685 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 28.751 sec.
Command ap_source done; 29.722 sec.
Execute cleanup_all 
