Timing Analyzer report for quartus_compile
Tue Apr  4 22:21:01 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -1.305 (VIOLATED)
           28. Path #2: Setup slack is -1.305 (VIOLATED)
           29. Path #3: Setup slack is -1.305 (VIOLATED)
           30. Path #4: Setup slack is -1.303 (VIOLATED)
           31. Path #5: Setup slack is -1.301 (VIOLATED)
           32. Path #6: Setup slack is -1.298 (VIOLATED)
           33. Path #7: Setup slack is -1.295 (VIOLATED)
           34. Path #8: Setup slack is -1.294 (VIOLATED)
           35. Path #9: Setup slack is -1.294 (VIOLATED)
           36. Path #10: Setup slack is -1.294 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.019 
           40. Path #2: Hold slack is 0.020 
           41. Path #3: Hold slack is 0.020 
           42. Path #4: Hold slack is 0.021 
           43. Path #5: Hold slack is 0.021 
           44. Path #6: Hold slack is 0.021 
           45. Path #7: Hold slack is 0.021 
           46. Path #8: Hold slack is 0.021 
           47. Path #9: Hold slack is 0.021 
           48. Path #10: Hold slack is 0.021 
---- Recovery Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is -0.390 (VIOLATED)
           52. Path #2: Recovery slack is -0.390 (VIOLATED)
           53. Path #3: Recovery slack is -0.373 (VIOLATED)
           54. Path #4: Recovery slack is -0.370 (VIOLATED)
           55. Path #5: Recovery slack is -0.370 (VIOLATED)
           56. Path #6: Recovery slack is -0.369 (VIOLATED)
           57. Path #7: Recovery slack is -0.368 (VIOLATED)
           58. Path #8: Recovery slack is -0.368 (VIOLATED)
           59. Path #9: Recovery slack is -0.367 (VIOLATED)
           60. Path #10: Recovery slack is -0.367 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.153 
           64. Path #2: Removal slack is 0.153 
           65. Path #3: Removal slack is 0.153 
           66. Path #4: Removal slack is 0.154 
           67. Path #5: Removal slack is 0.154 
           68. Path #6: Removal slack is 0.155 
           69. Path #7: Removal slack is 0.155 
           70. Path #8: Removal slack is 0.156 
           71. Path #9: Removal slack is 0.157 
           72. Path #10: Removal slack is 0.158 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Arria 10                                          ;
; Device                ; 10AX115U1F45I1SG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Tue Apr  4 22:21:00 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/dirren/IntelHLS/stencil2d/test-fpga.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                         ;
+------------------------------------------------------+----------------+
; Panel Name                                           ; Result Flag    ;
+------------------------------------------------------+----------------+
; Timing Closure                                       ; Fail           ;
;   Setup Summary                                      ; Fail           ;
;   Hold Summary                                       ; Pass           ;
;   Recovery Summary                                   ; Fail           ;
;   Removal Summary                                    ; Pass           ;
;   Setup Data Delay Summary                           ; Not Found      ;
;   Recovery Data Delay Summary                        ; Not Found      ;
;   Minimum Pulse Width Summary                        ; Fail           ;
;   Max Skew Summary                                   ; Not Found      ;
;   Max Clock Skew Summary                             ; Not Found      ;
;   Net Delay Summary                                  ; Not Found      ;
;   Metastability Summary                              ; Not Calculated ;
;   Double Data Rate (DDR) Summary                     ; Not Found      ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found      ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found      ;
+------------------------------------------------------+----------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+------------------------------------------------------------------------------------+
; Fmax Summary                                                                       ;
+------------+-----------------+------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+------+---------------------------------+
; 433.84 MHz ; 433.84 MHz      ; clock      ;      ; Slow 900mV -40C Model           ;
+------------+-----------------+------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Setup Summary                                                                         ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -1.305 ; -635.635      ; 1352               ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.019 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Recovery Summary                                                                      ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -0.390 ; -166.584      ; 1110               ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.153 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -0.890 ; -87.156       ; 173                ; Min Period ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 2, or 15.4%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 13
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 2, or 15.4%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 0.0742 years or 2.34e+06 seconds.
Typical MTBF of Design is 0.771 years or 2.43e+07 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Number of Synchronizer Chains Found With Unsafe MTBF: 3
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.392 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 10.2 years or 3.2e+08 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 13
Number of Synchronizer Chains Found With Unsafe MTBF: 12
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.732 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 5290     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -1.305           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 5250     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.019            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 1616     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -0.390           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 1616     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.153            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -1.305 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -1.305 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_q[5]~DUPLICATE                             ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15] ; clock        ; clock       ; 1.001        ; -0.042     ; 2.518      ; Slow 900mV -40C Model           ;
; -1.305 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15] ; clock        ; clock       ; 1.037        ; -0.050     ; 2.604      ; Slow 900mV -40C Model           ;
; -1.305 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14] ; clock        ; clock       ; 1.018        ; -0.050     ; 2.609      ; Slow 900mV -40C Model           ;
; -1.303 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[13] ; clock        ; clock       ; 1.000        ; -0.050     ; 2.565      ; Slow 900mV -40C Model           ;
; -1.301 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_q[5]~DUPLICATE                             ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14] ; clock        ; clock       ; 1.000        ; -0.042     ; 2.513      ; Slow 900mV -40C Model           ;
; -1.298 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[1]                                                                                  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15] ; clock        ; clock       ; 1.001        ; -0.042     ; 2.511      ; Slow 900mV -40C Model           ;
; -1.295 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[0]                                                                                  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15] ; clock        ; clock       ; 1.001        ; -0.042     ; 2.508      ; Slow 900mV -40C Model           ;
; -1.294 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[1]                                                                                  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14] ; clock        ; clock       ; 1.000        ; -0.042     ; 2.506      ; Slow 900mV -40C Model           ;
; -1.294 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15] ; clock        ; clock       ; 1.037        ; -0.050     ; 2.593      ; Slow 900mV -40C Model           ;
; -1.294 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14] ; clock        ; clock       ; 1.018        ; -0.050     ; 2.598      ; Slow 900mV -40C Model           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -1.305 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_q[5]~DUPLICATE                              ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 6.587                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.282                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.305 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.001  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.042 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.518  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.599       ; 88         ; 0.000 ; 3.088 ;
;    Cell                ;        ; 3     ; 0.470       ; 12         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.412       ; 16         ; 0.146 ; 0.266 ;
;    Cell                ;        ; 16    ; 1.896       ; 75         ; 0.000 ; 0.720 ;
;    uTco                ;        ; 1     ; 0.210       ; 8          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.237       ; 89         ; 0.000 ; 2.883 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.069   ; 4.069   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.470 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port         ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.069 ;   3.088 ; RR ; IC     ; 1      ; FF_X107_Y73_N58       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_q[5]~DUPLICATE|clk                            ;
;   4.069 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y73_N58       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_q[5]~DUPLICATE                                ;
; 6.587   ; 2.518   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.279 ;   0.210 ; RR ; uTco   ; 1      ; FF_X107_Y73_N58       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_q[5]~DUPLICATE|q                              ;
;   4.401 ;   0.122 ; RR ; CELL   ; 1      ; FF_X107_Y73_N58       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_q[5]~DUPLICATE~la_mlab/laboutb[18]            ;
;   4.547 ;   0.146 ; RR ; IC     ; 2      ; MLABCELL_X107_Y73_N0  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~66|datad                                                                                                                                 ;
;   5.077 ;   0.530 ; RR ; CELL   ; 1      ; MLABCELL_X107_Y73_N30 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~26|cin                                                                                                                                   ;
;   5.106 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X107_Y73_N33 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~22|cout                                                                                                                                  ;
;   5.106 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y73_N36 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~18|cin                                                                                                                                   ;
;   5.139 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X107_Y73_N39 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~14|cout                                                                                                                                  ;
;   5.139 ;   0.000 ; RR ; CELL   ; 1      ; MLABCELL_X107_Y73_N42 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~10|cin                                                                                                                                   ;
;   5.164 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X107_Y73_N45 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~6|cout                                                                                                                                   ;
;   5.164 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y73_N48 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~1|cin                                                                                                                                    ;
;   5.367 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y73_N48 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~1|sumout                                                                                                                                 ;
;   5.372 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X107_Y73_N48 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~1~la_mlab/laboutb[12]                                                                                                                    ;
;   5.638 ;   0.266 ; FF ; IC     ; 4      ; LABCELL_X108_Y77_N0   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~1|datab                                                                                                                                 ;
;   6.358 ;   0.720 ; FR ; CELL   ; 3      ; LABCELL_X108_Y77_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~41|cin                                                                                                                                  ;
;   6.388 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X108_Y77_N33  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~45|cout                                                                                                                                 ;
;   6.388 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X108_Y77_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~49|cin                                                                                                                                  ;
;   6.587 ;   0.199 ; FF ; CELL   ; 1      ; LABCELL_X108_Y77_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~49|sumout                                                                                                                               ;
;   6.587 ;   0.000 ; FF ; CELL   ; 1      ; FF_X108_Y77_N38       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]|d ;
;   6.587 ;   0.000 ; FF ; CELL   ; 1      ; FF_X108_Y77_N38       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]   ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.001   ; 0.001   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.028   ; 4.027   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.001 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.001 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.355 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.764 ;   0.409 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.764 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.764 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.647 ;   2.883 ; RR ; IC     ; 1      ; FF_X108_Y77_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]|clk ;
;   4.647 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y77_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]     ;
;   5.028 ;   0.381 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.282   ; 0.254   ;    ; uTsu   ; 1      ; FF_X108_Y77_N38     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -1.305 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]  ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 6.679                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.374                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.305 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.037  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.604  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.605       ; 88         ; 0.000 ; 3.094 ;
;    Cell                ;        ; 3     ; 0.470       ; 12         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.578       ; 22         ; 0.148 ; 0.430 ;
;    Cell                ;        ; 18    ; 1.817       ; 70         ; 0.000 ; 0.586 ;
;    uTco                ;        ; 1     ; 0.209       ; 8          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.235       ; 89         ; 0.000 ; 2.881 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.075   ; 4.075   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.470 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port         ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.075 ;   3.094 ; RR ; IC     ; 1      ; FF_X104_Y77_N55       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]|clk                ;
;   4.075 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y77_N55       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]                    ;
; 6.679   ; 2.604   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.284 ;   0.209 ; RR ; uTco   ; 1      ; FF_X104_Y77_N55       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]|q                  ;
;   4.454 ;   0.170 ; RR ; CELL   ; 2      ; FF_X104_Y77_N55       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]~la_lab/laboutb[16] ;
;   4.602 ;   0.148 ; RR ; IC     ; 3      ; LABCELL_X104_Y77_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~62|datad                                                                                                                                                 ;
;   5.188 ;   0.586 ; RR ; CELL   ; 1      ; LABCELL_X104_Y77_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~26|cin                                                                                                                                                   ;
;   5.218 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X104_Y77_N33  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~22|cout                                                                                                                                                  ;
;   5.218 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X104_Y77_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~18|cin                                                                                                                                                   ;
;   5.250 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X104_Y77_N39  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~14|cout                                                                                                                                                  ;
;   5.250 ;   0.000 ; RR ; CELL   ; 1      ; LABCELL_X104_Y77_N42  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~10|cin                                                                                                                                                   ;
;   5.273 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X104_Y77_N45  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~6|cout                                                                                                                                                   ;
;   5.273 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X104_Y77_N48  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~1|cin                                                                                                                                                    ;
;   5.473 ;   0.200 ; FF ; CELL   ; 1      ; LABCELL_X104_Y77_N48  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~1|sumout                                                                                                                                                 ;
;   5.476 ;   0.003 ; FF ; CELL   ; 3      ; LABCELL_X104_Y77_N48  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~1~la_lab/laboutb[12]                                                                                                                                     ;
;   5.906 ;   0.430 ; FF ; IC     ; 4      ; MLABCELL_X105_Y75_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~13|datad                                                                                                                                                ;
;   6.028 ;   0.122 ; FR ; CELL   ; 1      ; MLABCELL_X105_Y75_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~13|shareout                                                                                                                                             ;
;   6.028 ;   0.000 ; RR ; CELL   ; 4      ; MLABCELL_X105_Y75_N12 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~17|sharein                                                                                                                                              ;
;   6.448 ;   0.420 ; RR ; CELL   ; 3      ; MLABCELL_X105_Y75_N30 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~41|cin                                                                                                                                                  ;
;   6.477 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X105_Y75_N33 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~45|cout                                                                                                                                                 ;
;   6.477 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X105_Y75_N36 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~49|cin                                                                                                                                                  ;
;   6.679 ;   0.202 ; FF ; CELL   ; 1      ; MLABCELL_X105_Y75_N36 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~49|sumout                                                                                                                                               ;
;   6.679 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y75_N38       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]|d                 ;
;   6.679 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y75_N38       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]                   ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.037   ; 0.037   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.062   ; 4.025   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.037 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.037 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.391 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.800 ;   0.409 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.800 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.800 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.681 ;   2.881 ; RR ; IC     ; 1      ; FF_X105_Y75_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]|clk ;
;   4.681 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y75_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]     ;
;   5.062 ;   0.381 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.374   ; 0.312   ;    ; uTsu   ; 1      ; FF_X105_Y75_N38     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -1.305 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]  ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 6.684                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.379                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.305 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.018  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.609  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.605       ; 88         ; 0.000 ; 3.094 ;
;    Cell                ;        ; 3     ; 0.470       ; 12         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.578       ; 22         ; 0.148 ; 0.430 ;
;    Cell                ;        ; 16    ; 1.822       ; 70         ; 0.000 ; 0.586 ;
;    uTco                ;        ; 1     ; 0.209       ; 8          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.235       ; 89         ; 0.000 ; 2.881 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.075   ; 4.075   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.470 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port         ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.075 ;   3.094 ; RR ; IC     ; 1      ; FF_X104_Y77_N55       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]|clk                ;
;   4.075 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y77_N55       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]                    ;
; 6.684   ; 2.609   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.284 ;   0.209 ; RR ; uTco   ; 1      ; FF_X104_Y77_N55       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]|q                  ;
;   4.454 ;   0.170 ; RR ; CELL   ; 2      ; FF_X104_Y77_N55       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]~la_lab/laboutb[16] ;
;   4.602 ;   0.148 ; RR ; IC     ; 3      ; LABCELL_X104_Y77_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~62|datad                                                                                                                                                 ;
;   5.188 ;   0.586 ; RR ; CELL   ; 1      ; LABCELL_X104_Y77_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~26|cin                                                                                                                                                   ;
;   5.218 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X104_Y77_N33  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~22|cout                                                                                                                                                  ;
;   5.218 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X104_Y77_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~18|cin                                                                                                                                                   ;
;   5.250 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X104_Y77_N39  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~14|cout                                                                                                                                                  ;
;   5.250 ;   0.000 ; RR ; CELL   ; 1      ; LABCELL_X104_Y77_N42  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~10|cin                                                                                                                                                   ;
;   5.273 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X104_Y77_N45  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~6|cout                                                                                                                                                   ;
;   5.273 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X104_Y77_N48  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~1|cin                                                                                                                                                    ;
;   5.473 ;   0.200 ; FF ; CELL   ; 1      ; LABCELL_X104_Y77_N48  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~1|sumout                                                                                                                                                 ;
;   5.476 ;   0.003 ; FF ; CELL   ; 3      ; LABCELL_X104_Y77_N48  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~1~la_lab/laboutb[12]                                                                                                                                     ;
;   5.906 ;   0.430 ; FF ; IC     ; 4      ; MLABCELL_X105_Y75_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~13|datad                                                                                                                                                ;
;   6.028 ;   0.122 ; FR ; CELL   ; 1      ; MLABCELL_X105_Y75_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~13|shareout                                                                                                                                             ;
;   6.028 ;   0.000 ; RR ; CELL   ; 4      ; MLABCELL_X105_Y75_N12 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~17|sharein                                                                                                                                              ;
;   6.448 ;   0.420 ; RR ; CELL   ; 3      ; MLABCELL_X105_Y75_N30 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~41|cin                                                                                                                                                  ;
;   6.684 ;   0.236 ; RR ; CELL   ; 1      ; MLABCELL_X105_Y75_N33 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~45|sumout                                                                                                                                               ;
;   6.684 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y75_N35       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]|d                 ;
;   6.684 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y75_N35       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]                   ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.018   ; 0.018   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.043   ; 4.025   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.018 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.018 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.372 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.781 ;   0.409 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.781 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.781 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.662 ;   2.881 ; RR ; IC     ; 1      ; FF_X105_Y75_N35     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]|clk ;
;   4.662 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y75_N35     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]     ;
;   5.043 ;   0.381 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.379   ; 0.336   ;    ; uTsu   ; 1      ; FF_X105_Y75_N35     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -1.303 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]  ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[13] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 6.640                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.337                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.303 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.565  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.605       ; 88         ; 0.000 ; 3.094 ;
;    Cell                ;        ; 3     ; 0.470       ; 12         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.578       ; 23         ; 0.148 ; 0.430 ;
;    Cell                ;        ; 16    ; 1.778       ; 69         ; 0.000 ; 0.586 ;
;    uTco                ;        ; 1     ; 0.209       ; 8          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.235       ; 89         ; 0.000 ; 2.881 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.075   ; 4.075   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.470 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port         ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.075 ;   3.094 ; RR ; IC     ; 1      ; FF_X104_Y77_N55       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]|clk                ;
;   4.075 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y77_N55       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]                    ;
; 6.640   ; 2.565   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.284 ;   0.209 ; RR ; uTco   ; 1      ; FF_X104_Y77_N55       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]|q                  ;
;   4.454 ;   0.170 ; RR ; CELL   ; 2      ; FF_X104_Y77_N55       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]~la_lab/laboutb[16] ;
;   4.602 ;   0.148 ; RR ; IC     ; 3      ; LABCELL_X104_Y77_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~62|datad                                                                                                                                                 ;
;   5.188 ;   0.586 ; RR ; CELL   ; 1      ; LABCELL_X104_Y77_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~26|cin                                                                                                                                                   ;
;   5.218 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X104_Y77_N33  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~22|cout                                                                                                                                                  ;
;   5.218 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X104_Y77_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~18|cin                                                                                                                                                   ;
;   5.250 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X104_Y77_N39  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~14|cout                                                                                                                                                  ;
;   5.250 ;   0.000 ; RR ; CELL   ; 1      ; LABCELL_X104_Y77_N42  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~10|cin                                                                                                                                                   ;
;   5.273 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X104_Y77_N45  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~6|cout                                                                                                                                                   ;
;   5.273 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X104_Y77_N48  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~1|cin                                                                                                                                                    ;
;   5.473 ;   0.200 ; FF ; CELL   ; 1      ; LABCELL_X104_Y77_N48  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~1|sumout                                                                                                                                                 ;
;   5.476 ;   0.003 ; FF ; CELL   ; 3      ; LABCELL_X104_Y77_N48  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~1~la_lab/laboutb[12]                                                                                                                                     ;
;   5.906 ;   0.430 ; FF ; IC     ; 4      ; MLABCELL_X105_Y75_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~13|datad                                                                                                                                                ;
;   6.028 ;   0.122 ; FR ; CELL   ; 1      ; MLABCELL_X105_Y75_N9  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~13|shareout                                                                                                                                             ;
;   6.028 ;   0.000 ; RR ; CELL   ; 4      ; MLABCELL_X105_Y75_N12 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~17|sharein                                                                                                                                              ;
;   6.448 ;   0.420 ; RR ; CELL   ; 3      ; MLABCELL_X105_Y75_N30 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~41|cin                                                                                                                                                  ;
;   6.640 ;   0.192 ; RF ; CELL   ; 1      ; MLABCELL_X105_Y75_N30 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~41|sumout                                                                                                                                               ;
;   6.640 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y75_N32       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[13]|d                 ;
;   6.640 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y75_N32       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[13]                   ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.025   ; 4.025   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.354 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.763 ;   0.409 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.644 ;   2.881 ; RR ; IC     ; 1      ; FF_X105_Y75_N32     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[13]|clk ;
;   4.644 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y75_N32     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[13]     ;
;   5.025 ;   0.381 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.337   ; 0.312   ;    ; uTsu   ; 1      ; FF_X105_Y75_N32     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[13]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -1.301 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_q[5]~DUPLICATE                              ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 6.582                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.281                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.301 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.042 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.513  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.599       ; 88         ; 0.000 ; 3.088 ;
;    Cell                ;        ; 3     ; 0.470       ; 12         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.412       ; 16         ; 0.146 ; 0.266 ;
;    Cell                ;        ; 14    ; 1.891       ; 75         ; 0.000 ; 0.720 ;
;    uTco                ;        ; 1     ; 0.210       ; 8          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.237       ; 89         ; 0.000 ; 2.883 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.069   ; 4.069   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.470 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port         ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.069 ;   3.088 ; RR ; IC     ; 1      ; FF_X107_Y73_N58       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_q[5]~DUPLICATE|clk                            ;
;   4.069 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y73_N58       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_q[5]~DUPLICATE                                ;
; 6.582   ; 2.513   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.279 ;   0.210 ; RR ; uTco   ; 1      ; FF_X107_Y73_N58       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_q[5]~DUPLICATE|q                              ;
;   4.401 ;   0.122 ; RR ; CELL   ; 1      ; FF_X107_Y73_N58       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist7_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_10_q[5]~DUPLICATE~la_mlab/laboutb[18]            ;
;   4.547 ;   0.146 ; RR ; IC     ; 2      ; MLABCELL_X107_Y73_N0  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~66|datad                                                                                                                                 ;
;   5.077 ;   0.530 ; RR ; CELL   ; 1      ; MLABCELL_X107_Y73_N30 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~26|cin                                                                                                                                   ;
;   5.106 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X107_Y73_N33 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~22|cout                                                                                                                                  ;
;   5.106 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y73_N36 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~18|cin                                                                                                                                   ;
;   5.139 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X107_Y73_N39 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~14|cout                                                                                                                                  ;
;   5.139 ;   0.000 ; RR ; CELL   ; 1      ; MLABCELL_X107_Y73_N42 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~10|cin                                                                                                                                   ;
;   5.164 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X107_Y73_N45 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~6|cout                                                                                                                                   ;
;   5.164 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y73_N48 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~1|cin                                                                                                                                    ;
;   5.367 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y73_N48 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~1|sumout                                                                                                                                 ;
;   5.372 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X107_Y73_N48 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~1~la_mlab/laboutb[12]                                                                                                                    ;
;   5.638 ;   0.266 ; FF ; IC     ; 4      ; LABCELL_X108_Y77_N0   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~1|datab                                                                                                                                 ;
;   6.358 ;   0.720 ; FR ; CELL   ; 3      ; LABCELL_X108_Y77_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~41|cin                                                                                                                                  ;
;   6.582 ;   0.224 ; RF ; CELL   ; 1      ; LABCELL_X108_Y77_N33  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~45|sumout                                                                                                                               ;
;   6.582 ;   0.000 ; FF ; CELL   ; 1      ; FF_X108_Y77_N35       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]|d ;
;   6.582 ;   0.000 ; FF ; CELL   ; 1      ; FF_X108_Y77_N35       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]   ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.027   ; 4.027   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.354 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.763 ;   0.409 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.646 ;   2.883 ; RR ; IC     ; 1      ; FF_X108_Y77_N35     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]|clk ;
;   4.646 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y77_N35     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]     ;
;   5.027 ;   0.381 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.281   ; 0.254   ;    ; uTsu   ; 1      ; FF_X108_Y77_N35     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -1.298 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[1]                                                                                   ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 6.580                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.282                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.298 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.001  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.042 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.511  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.599       ; 88         ; 0.000 ; 3.088 ;
;    Cell                ;        ; 3     ; 0.470       ; 12         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.413       ; 16         ; 0.147 ; 0.266 ;
;    Cell                ;        ; 16    ; 1.879       ; 75         ; 0.000 ; 0.720 ;
;    uTco                ;        ; 1     ; 0.219       ; 9          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.237       ; 89         ; 0.000 ; 2.883 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.069   ; 4.069   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.470 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port         ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.069 ;   3.088 ; RR ; IC     ; 1      ; FF_X107_Y73_N5        ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[1]|clk                                                                                 ;
;   4.069 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y73_N5        ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[1]                                                                                     ;
; 6.580   ; 2.511   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.288 ;   0.219 ; RR ; uTco   ; 1      ; FF_X107_Y73_N5        ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[1]|q                                                                                   ;
;   4.461 ;   0.173 ; RR ; CELL   ; 2      ; FF_X107_Y73_N5        ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[1]~la_mlab/laboutt[3]                                                                  ;
;   4.608 ;   0.147 ; RR ; IC     ; 2      ; MLABCELL_X107_Y73_N6  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~58|datad                                                                                                                                 ;
;   5.070 ;   0.462 ; RR ; CELL   ; 1      ; MLABCELL_X107_Y73_N30 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~26|cin                                                                                                                                   ;
;   5.099 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X107_Y73_N33 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~22|cout                                                                                                                                  ;
;   5.099 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y73_N36 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~18|cin                                                                                                                                   ;
;   5.132 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X107_Y73_N39 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~14|cout                                                                                                                                  ;
;   5.132 ;   0.000 ; RR ; CELL   ; 1      ; MLABCELL_X107_Y73_N42 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~10|cin                                                                                                                                   ;
;   5.157 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X107_Y73_N45 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~6|cout                                                                                                                                   ;
;   5.157 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y73_N48 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~1|cin                                                                                                                                    ;
;   5.360 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y73_N48 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~1|sumout                                                                                                                                 ;
;   5.365 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X107_Y73_N48 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~1~la_mlab/laboutb[12]                                                                                                                    ;
;   5.631 ;   0.266 ; FF ; IC     ; 4      ; LABCELL_X108_Y77_N0   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~1|datab                                                                                                                                 ;
;   6.351 ;   0.720 ; FR ; CELL   ; 3      ; LABCELL_X108_Y77_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~41|cin                                                                                                                                  ;
;   6.381 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X108_Y77_N33  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~45|cout                                                                                                                                 ;
;   6.381 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X108_Y77_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~49|cin                                                                                                                                  ;
;   6.580 ;   0.199 ; FF ; CELL   ; 1      ; LABCELL_X108_Y77_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~49|sumout                                                                                                                               ;
;   6.580 ;   0.000 ; FF ; CELL   ; 1      ; FF_X108_Y77_N38       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]|d ;
;   6.580 ;   0.000 ; FF ; CELL   ; 1      ; FF_X108_Y77_N38       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]   ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.001   ; 0.001   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.028   ; 4.027   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.001 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.001 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.355 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.764 ;   0.409 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.764 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.764 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.647 ;   2.883 ; RR ; IC     ; 1      ; FF_X108_Y77_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]|clk ;
;   4.647 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y77_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]     ;
;   5.028 ;   0.381 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.282   ; 0.254   ;    ; uTsu   ; 1      ; FF_X108_Y77_N38     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -1.295 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[0]                                                                                   ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 6.577                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.282                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.295 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.001  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.042 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.508  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.599       ; 88         ; 0.000 ; 3.088 ;
;    Cell                ;        ; 3     ; 0.470       ; 12         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.410       ; 16         ; 0.144 ; 0.266 ;
;    Cell                ;        ; 18    ; 1.888       ; 75         ; 0.000 ; 0.720 ;
;    uTco                ;        ; 1     ; 0.210       ; 8          ; 0.210 ; 0.210 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.237       ; 89         ; 0.000 ; 2.883 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.069   ; 4.069   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.470 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port         ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.069 ;   3.088 ; RR ; IC     ; 1      ; FF_X107_Y73_N56       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[0]|clk                                                                                 ;
;   4.069 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y73_N56       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[0]                                                                                     ;
; 6.577   ; 2.508   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.279 ;   0.210 ; RR ; uTco   ; 1      ; FF_X107_Y73_N56       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[0]|q                                                                                   ;
;   4.388 ;   0.109 ; RR ; CELL   ; 2      ; FF_X107_Y73_N56       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[0]~la_mlab/laboutb[17]                                                                 ;
;   4.532 ;   0.144 ; RR ; IC     ; 3      ; MLABCELL_X107_Y73_N3  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~62|datac                                                                                                                                 ;
;   4.684 ;   0.152 ; RF ; CELL   ; 1      ; MLABCELL_X107_Y73_N3  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~62|shareout                                                                                                                              ;
;   4.684 ;   0.000 ; FF ; CELL   ; 2      ; MLABCELL_X107_Y73_N6  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~58|sharein                                                                                                                               ;
;   5.067 ;   0.383 ; FR ; CELL   ; 1      ; MLABCELL_X107_Y73_N30 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~26|cin                                                                                                                                   ;
;   5.096 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X107_Y73_N33 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~22|cout                                                                                                                                  ;
;   5.096 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y73_N36 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~18|cin                                                                                                                                   ;
;   5.129 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X107_Y73_N39 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~14|cout                                                                                                                                  ;
;   5.129 ;   0.000 ; RR ; CELL   ; 1      ; MLABCELL_X107_Y73_N42 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~10|cin                                                                                                                                   ;
;   5.154 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X107_Y73_N45 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~6|cout                                                                                                                                   ;
;   5.154 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y73_N48 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~1|cin                                                                                                                                    ;
;   5.357 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y73_N48 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~1|sumout                                                                                                                                 ;
;   5.362 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X107_Y73_N48 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~1~la_mlab/laboutb[12]                                                                                                                    ;
;   5.628 ;   0.266 ; FF ; IC     ; 4      ; LABCELL_X108_Y77_N0   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~1|datab                                                                                                                                 ;
;   6.348 ;   0.720 ; FR ; CELL   ; 3      ; LABCELL_X108_Y77_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~41|cin                                                                                                                                  ;
;   6.378 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X108_Y77_N33  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~45|cout                                                                                                                                 ;
;   6.378 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X108_Y77_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~49|cin                                                                                                                                  ;
;   6.577 ;   0.199 ; FF ; CELL   ; 1      ; LABCELL_X108_Y77_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~49|sumout                                                                                                                               ;
;   6.577 ;   0.000 ; FF ; CELL   ; 1      ; FF_X108_Y77_N38       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]|d ;
;   6.577 ;   0.000 ; FF ; CELL   ; 1      ; FF_X108_Y77_N38       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]   ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.001   ; 0.001   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.028   ; 4.027   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.001 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.001 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.355 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.764 ;   0.409 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.764 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.764 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.647 ;   2.883 ; RR ; IC     ; 1      ; FF_X108_Y77_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]|clk ;
;   4.647 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y77_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]     ;
;   5.028 ;   0.381 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.282   ; 0.254   ;    ; uTsu   ; 1      ; FF_X108_Y77_N38     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -1.294 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[1]                                                                                   ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 6.575                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.281                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.294 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.042 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.506  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.599       ; 88         ; 0.000 ; 3.088 ;
;    Cell                ;        ; 3     ; 0.470       ; 12         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.413       ; 16         ; 0.147 ; 0.266 ;
;    Cell                ;        ; 14    ; 1.874       ; 75         ; 0.000 ; 0.720 ;
;    uTco                ;        ; 1     ; 0.219       ; 9          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.237       ; 89         ; 0.000 ; 2.883 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.069   ; 4.069   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.470 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port         ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.069 ;   3.088 ; RR ; IC     ; 1      ; FF_X107_Y73_N5        ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[1]|clk                                                                                 ;
;   4.069 ;   0.000 ; RR ; CELL   ; 1      ; FF_X107_Y73_N5        ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[1]                                                                                     ;
; 6.575   ; 2.506   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.288 ;   0.219 ; RR ; uTco   ; 1      ; FF_X107_Y73_N5        ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[1]|q                                                                                   ;
;   4.461 ;   0.173 ; RR ; CELL   ; 2      ; FF_X107_Y73_N5        ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist31_bgTrunc_i_sub16_i_9_i_stencil_2d68_sel_x_b_1_q[1]~la_mlab/laboutt[3]                                                                  ;
;   4.608 ;   0.147 ; RR ; IC     ; 2      ; MLABCELL_X107_Y73_N6  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~58|datad                                                                                                                                 ;
;   5.070 ;   0.462 ; RR ; CELL   ; 1      ; MLABCELL_X107_Y73_N30 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~26|cin                                                                                                                                   ;
;   5.099 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X107_Y73_N33 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~22|cout                                                                                                                                  ;
;   5.099 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y73_N36 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~18|cin                                                                                                                                   ;
;   5.132 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X107_Y73_N39 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~14|cout                                                                                                                                  ;
;   5.132 ;   0.000 ; RR ; CELL   ; 1      ; MLABCELL_X107_Y73_N42 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~10|cin                                                                                                                                   ;
;   5.157 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X107_Y73_N45 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~6|cout                                                                                                                                   ;
;   5.157 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y73_N48 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~1|cin                                                                                                                                    ;
;   5.360 ;   0.203 ; FF ; CELL   ; 1      ; MLABCELL_X107_Y73_N48 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~1|sumout                                                                                                                                 ;
;   5.365 ;   0.005 ; FF ; CELL   ; 3      ; MLABCELL_X107_Y73_N48 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_6~1~la_mlab/laboutb[12]                                                                                                                    ;
;   5.631 ;   0.266 ; FF ; IC     ; 4      ; LABCELL_X108_Y77_N0   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~1|datab                                                                                                                                 ;
;   6.351 ;   0.720 ; FR ; CELL   ; 3      ; LABCELL_X108_Y77_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~41|cin                                                                                                                                  ;
;   6.575 ;   0.224 ; RF ; CELL   ; 1      ; LABCELL_X108_Y77_N33  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_28~45|sumout                                                                                                                               ;
;   6.575 ;   0.000 ; FF ; CELL   ; 1      ; FF_X108_Y77_N35       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]|d ;
;   6.575 ;   0.000 ; FF ; CELL   ; 1      ; FF_X108_Y77_N35       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]   ;
+---------+---------+----+--------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.027   ; 4.027   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.354 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.763 ;   0.409 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.763 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.646 ;   2.883 ; RR ; IC     ; 1      ; FF_X108_Y77_N35     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]|clk ;
;   4.646 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y77_N35     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]     ;
;   5.027 ;   0.381 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.281   ; 0.254   ;    ; uTsu   ; 1      ; FF_X108_Y77_N35     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist29_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -1.294 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]  ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 6.668                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.374                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.294 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.037  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.593  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.605       ; 88         ; 0.000 ; 3.094 ;
;    Cell                ;        ; 3     ; 0.470       ; 12         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.574       ; 22         ; 0.148 ; 0.426 ;
;    Cell                ;        ; 16    ; 1.810       ; 70         ; 0.000 ; 0.586 ;
;    uTco                ;        ; 1     ; 0.209       ; 8          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.235       ; 89         ; 0.000 ; 2.881 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.075   ; 4.075   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.470 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port         ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.075 ;   3.094 ; RR ; IC     ; 1      ; FF_X104_Y77_N55       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]|clk                ;
;   4.075 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y77_N55       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]                    ;
; 6.668   ; 2.593   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.284 ;   0.209 ; RR ; uTco   ; 1      ; FF_X104_Y77_N55       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]|q                  ;
;   4.454 ;   0.170 ; RR ; CELL   ; 2      ; FF_X104_Y77_N55       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]~la_lab/laboutb[16] ;
;   4.602 ;   0.148 ; RR ; IC     ; 3      ; LABCELL_X104_Y77_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~62|datad                                                                                                                                                 ;
;   5.188 ;   0.586 ; RR ; CELL   ; 1      ; LABCELL_X104_Y77_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~26|cin                                                                                                                                                   ;
;   5.218 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X104_Y77_N33  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~22|cout                                                                                                                                                  ;
;   5.218 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X104_Y77_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~18|cin                                                                                                                                                   ;
;   5.250 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X104_Y77_N39  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~14|cout                                                                                                                                                  ;
;   5.250 ;   0.000 ; RR ; CELL   ; 1      ; LABCELL_X104_Y77_N42  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~10|cin                                                                                                                                                   ;
;   5.273 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X104_Y77_N45  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~6|cout                                                                                                                                                   ;
;   5.273 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X104_Y77_N48  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~1|cin                                                                                                                                                    ;
;   5.473 ;   0.200 ; FF ; CELL   ; 1      ; LABCELL_X104_Y77_N48  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~1|sumout                                                                                                                                                 ;
;   5.476 ;   0.003 ; FF ; CELL   ; 3      ; LABCELL_X104_Y77_N48  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~1~la_lab/laboutb[12]                                                                                                                                     ;
;   5.902 ;   0.426 ; FF ; IC     ; 4      ; MLABCELL_X105_Y75_N0  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~1|datad                                                                                                                                                 ;
;   6.437 ;   0.535 ; FR ; CELL   ; 3      ; MLABCELL_X105_Y75_N30 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~41|cin                                                                                                                                                  ;
;   6.466 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X105_Y75_N33 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~45|cout                                                                                                                                                 ;
;   6.466 ;   0.000 ; FF ; CELL   ; 1      ; MLABCELL_X105_Y75_N36 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~49|cin                                                                                                                                                  ;
;   6.668 ;   0.202 ; FF ; CELL   ; 1      ; MLABCELL_X105_Y75_N36 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~49|sumout                                                                                                                                               ;
;   6.668 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y75_N38       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]|d                 ;
;   6.668 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y75_N38       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]                   ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.037   ; 0.037   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.062   ; 4.025   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.037 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.037 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.391 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.800 ;   0.409 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.800 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.800 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.681 ;   2.881 ; RR ; IC     ; 1      ; FF_X105_Y75_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]|clk ;
;   4.681 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y75_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]     ;
;   5.062 ;   0.381 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.374   ; 0.312   ;    ; uTsu   ; 1      ; FF_X105_Y75_N38     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -1.294 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]  ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 6.673                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 5.379                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -1.294 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.018  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.050 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.598  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.605       ; 88         ; 0.000 ; 3.094 ;
;    Cell                ;        ; 3     ; 0.470       ; 12         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.574       ; 22         ; 0.148 ; 0.426 ;
;    Cell                ;        ; 14    ; 1.815       ; 70         ; 0.000 ; 0.586 ;
;    uTco                ;        ; 1     ; 0.209       ; 8          ; 0.209 ; 0.209 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.235       ; 89         ; 0.000 ; 2.881 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 4.075   ; 4.075   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.470 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.981 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port         ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   4.075 ;   3.094 ; RR ; IC     ; 1      ; FF_X104_Y77_N55       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]|clk                ;
;   4.075 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y77_N55       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]                    ;
; 6.673   ; 2.598   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.284 ;   0.209 ; RR ; uTco   ; 1      ; FF_X104_Y77_N55       ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]|q                  ;
;   4.454 ;   0.170 ; RR ; CELL   ; 2      ; FF_X104_Y77_N55       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]~la_lab/laboutb[16] ;
;   4.602 ;   0.148 ; RR ; IC     ; 3      ; LABCELL_X104_Y77_N3   ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~62|datad                                                                                                                                                 ;
;   5.188 ;   0.586 ; RR ; CELL   ; 1      ; LABCELL_X104_Y77_N30  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~26|cin                                                                                                                                                   ;
;   5.218 ;   0.030 ; RF ; CELL   ; 1      ; LABCELL_X104_Y77_N33  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~22|cout                                                                                                                                                  ;
;   5.218 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X104_Y77_N36  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~18|cin                                                                                                                                                   ;
;   5.250 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X104_Y77_N39  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~14|cout                                                                                                                                                  ;
;   5.250 ;   0.000 ; RR ; CELL   ; 1      ; LABCELL_X104_Y77_N42  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~10|cin                                                                                                                                                   ;
;   5.273 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X104_Y77_N45  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~6|cout                                                                                                                                                   ;
;   5.273 ;   0.000 ; FF ; CELL   ; 1      ; LABCELL_X104_Y77_N48  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~1|cin                                                                                                                                                    ;
;   5.473 ;   0.200 ; FF ; CELL   ; 1      ; LABCELL_X104_Y77_N48  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~1|sumout                                                                                                                                                 ;
;   5.476 ;   0.003 ; FF ; CELL   ; 3      ; LABCELL_X104_Y77_N48  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_4~1~la_lab/laboutb[12]                                                                                                                                     ;
;   5.902 ;   0.426 ; FF ; IC     ; 4      ; MLABCELL_X105_Y75_N0  ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~1|datad                                                                                                                                                 ;
;   6.437 ;   0.535 ; FR ; CELL   ; 3      ; MLABCELL_X105_Y75_N30 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~41|cin                                                                                                                                                  ;
;   6.673 ;   0.236 ; RR ; CELL   ; 1      ; MLABCELL_X105_Y75_N33 ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|add_30~45|sumout                                                                                                                                               ;
;   6.673 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y75_N35       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]|d                 ;
;   6.673 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y75_N35       ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]                   ;
+---------+---------+----+--------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.018   ; 0.018   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.043   ; 4.025   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.018 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.018 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.372 ;   0.354 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.781 ;   0.409 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.781 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.781 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.662 ;   2.881 ; RR ; IC     ; 1      ; FF_X105_Y75_N35     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]|clk ;
;   4.662 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y75_N35     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]     ;
;   5.043 ;   0.381 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.379   ; 0.336   ;    ; uTsu   ; 1      ; FF_X105_Y75_N35     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist27_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_13_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[14]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.019 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.019 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13|delays[3][0]                                                  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13|delays[4][0]                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.020 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[4][0]                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[5][0]                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.270      ; Fast 900mV -40C Model           ;
; 0.020 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[9][0]                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[10][0]                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.270      ; Fast 900mV -40C Model           ;
; 0.021 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist1_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_3_q[6]            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist2_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_4_q[6]      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_6_q[6]       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[6] ; clock        ; clock       ; 0.000        ; -0.001     ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_q[3]       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist1_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_4_q[3] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_6_q[5]       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[5] ; clock        ; clock       ; 0.000        ; -0.001     ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_delay_0[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_q[1] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[1][0]                                                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[2][0]                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.265      ; Fast 900mV -40C Model           ;
; 0.021 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_6_q[3]       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[3] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.019 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13|delays[3][0] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13|delays[4][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.471                                                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.452                                                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.019                                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.991       ; 90         ; 0.000 ; 1.807 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 63         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.223       ; 90         ; 0.000 ; 1.950 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                         ;
; 2.215   ; 2.215   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                 ;
;   2.215 ;   1.807 ; RR ; IC     ; 1      ; FF_X113_Y81_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13|delays[3][0]|clk ;
;   2.215 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y81_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13|delays[3][0]     ;
; 2.471   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                             ;
;   2.311 ;   0.096 ; FF ; uTco   ; 1      ; FF_X113_Y81_N56     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13|delays[3][0]|q   ;
;   2.471 ;   0.160 ; FF ; CELL   ; 1      ; FF_X113_Y81_N55     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13|delays[4][0]|d   ;
;   2.471 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y81_N55     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13|delays[4][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                         ;
; 2.215   ; 2.215    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                 ;
;   2.481 ;   1.950  ; RR ; IC     ; 1      ; FF_X113_Y81_N55     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13|delays[4][0]|clk ;
;   2.481 ;   0.000  ; RR ; CELL   ; 1      ; FF_X113_Y81_N55     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13|delays[4][0]     ;
;   2.215 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                               ;
; 2.452   ; 0.237    ;    ; uTh    ; 1      ; FF_X113_Y81_N55     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist36_i_first_cleanup_xor54_stencil_2d4_q_13|delays[4][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.020 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[4][0] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[5][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.486                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.466                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.020                                                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.270 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.992       ; 90         ; 0.000 ; 1.808 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 59         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.111       ; 41         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.224       ; 90         ; 0.000 ; 1.951 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                ;
; 2.216   ; 2.216   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                        ;
;   2.216 ;   1.808 ; RR ; IC     ; 1      ; FF_X113_Y78_N14     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[4][0]|clk ;
;   2.216 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y78_N14     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[4][0]     ;
; 2.486   ; 0.270   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                    ;
;   2.327 ;   0.111 ; FF ; uTco   ; 1      ; FF_X113_Y78_N14     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[4][0]|q   ;
;   2.486 ;   0.159 ; FF ; CELL   ; 1      ; FF_X113_Y78_N13     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[5][0]|d   ;
;   2.486 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y78_N13     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[5][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                ;
; 2.216   ; 2.216    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                        ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                        ;
;   2.482 ;   1.951  ; RR ; IC     ; 1      ; FF_X113_Y78_N13     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[5][0]|clk ;
;   2.482 ;   0.000  ; RR ; CELL   ; 1      ; FF_X113_Y78_N13     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[5][0]     ;
;   2.216 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                      ;
; 2.466   ; 0.250    ;    ; uTh    ; 1      ; FF_X113_Y78_N13     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[5][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.020 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[9][0]  ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[10][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.486                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.466                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.020                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.270 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.992       ; 90         ; 0.000 ; 1.808 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 59         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.111       ; 41         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.224       ; 90         ; 0.000 ; 1.951 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                ;
; 2.216   ; 2.216   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                        ;
;   2.216 ;   1.808 ; RR ; IC     ; 1      ; FF_X113_Y78_N8      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[9][0]|clk ;
;   2.216 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y78_N8      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[9][0]     ;
; 2.486   ; 0.270   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                    ;
;   2.327 ;   0.111 ; FF ; uTco   ; 1      ; FF_X113_Y78_N8      ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[9][0]|q   ;
;   2.486 ;   0.159 ; FF ; CELL   ; 1      ; FF_X113_Y78_N7      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[10][0]|d  ;
;   2.486 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y78_N7      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[10][0]    ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                               ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                 ;
; 2.216   ; 2.216    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                         ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                         ;
;   2.482 ;   1.951  ; RR ; IC     ; 1      ; FF_X113_Y78_N7      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[10][0]|clk ;
;   2.482 ;   0.000  ; RR ; CELL   ; 1      ; FF_X113_Y78_N7      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[10][0]     ;
;   2.216 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                       ;
; 2.466   ; 0.250    ;    ; uTh    ; 1      ; FF_X113_Y78_N7      ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[10][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.021 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist1_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_3_q[6] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist2_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_4_q[6] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Arrival Time               ; 2.466                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Required Time              ; 2.445                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.986       ; 90         ; 0.000 ; 1.802 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.218       ; 90         ; 0.000 ; 1.945 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.210   ; 2.210   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                       ;
;   2.210 ;   1.802 ; RR ; IC     ; 1      ; FF_X111_Y70_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist1_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_3_q[6]|clk ;
;   2.210 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y70_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist1_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_3_q[6]     ;
; 2.466   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   2.307 ;   0.097 ; FF ; uTco   ; 1      ; FF_X111_Y70_N38     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist1_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_3_q[6]|q   ;
;   2.466 ;   0.159 ; FF ; CELL   ; 1      ; FF_X111_Y70_N37     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist2_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_4_q[6]|d   ;
;   2.466 ;   0.000 ; FF ; CELL   ; 1      ; FF_X111_Y70_N37     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist2_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_4_q[6]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.210   ; 2.210    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                       ;
;   2.476 ;   1.945  ; RR ; IC     ; 1      ; FF_X111_Y70_N37     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist2_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_4_q[6]|clk ;
;   2.476 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y70_N37     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist2_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_4_q[6]     ;
;   2.210 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.445   ; 0.235    ;    ; uTh    ; 1      ; FF_X111_Y70_N37     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist2_i_llvm_experimental_vector_reduce_add_v3i16_add_red_stencil_2d21_vunroll_re_add_1_0_q_4_q[6]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.021 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_6_q[6] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[6] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.467                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 2.446                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.987       ; 90         ; 0.000 ; 1.803 ;
;    Cell                ;        ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    Cell                ;        ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;        ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.218       ; 90         ; 0.000 ; 1.945 ;
;    Cell                ;        ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.211   ; 2.211   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.211 ;   1.803 ; RR ; IC     ; 1      ; FF_X111_Y74_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_6_q[6]|clk ;
;   2.211 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y74_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_6_q[6]     ;
; 2.467   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.308 ;   0.097 ; FF ; uTco   ; 1      ; FF_X111_Y74_N38     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_6_q[6]|q   ;
;   2.467 ;   0.159 ; FF ; CELL   ; 1      ; FF_X111_Y74_N37     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[6]|d   ;
;   2.467 ;   0.000 ; FF ; CELL   ; 1      ; FF_X111_Y74_N37     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[6]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.210   ; 2.210    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.476 ;   1.945  ; RR ; IC     ; 1      ; FF_X111_Y74_N37     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[6]|clk ;
;   2.476 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y74_N37     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[6]     ;
;   2.210 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                          ;
; 2.446   ; 0.236    ;    ; uTh    ; 1      ; FF_X111_Y74_N37     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[6]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.021 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_q[3] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist1_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_4_q[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.474                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 2.453                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.994       ; 90         ; 0.000 ; 1.810 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.226       ; 90         ; 0.000 ; 1.953 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.218   ; 2.218   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.218 ;   1.810 ; RR ; IC     ; 1      ; FF_X111_Y81_N32     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_q[3]|clk ;
;   2.218 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y81_N32     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_q[3]     ;
; 2.474   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.315 ;   0.097 ; FF ; uTco   ; 1      ; FF_X111_Y81_N32     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_q[3]|q   ;
;   2.474 ;   0.159 ; FF ; CELL   ; 1      ; FF_X111_Y81_N31     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist1_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_4_q[3]|d   ;
;   2.474 ;   0.000 ; FF ; CELL   ; 1      ; FF_X111_Y81_N31     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist1_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_4_q[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.218   ; 2.218    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.484 ;   1.953  ; RR ; IC     ; 1      ; FF_X111_Y81_N31     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist1_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_4_q[3]|clk ;
;   2.484 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y81_N31     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist1_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_4_q[3]     ;
;   2.218 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                          ;
; 2.453   ; 0.235    ;    ; uTh    ; 1      ; FF_X111_Y81_N31     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist1_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_4_q[3]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.021 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_6_q[5] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[5] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.469                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 2.448                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.989       ; 90         ; 0.000 ; 1.805 ;
;    Cell                ;        ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    Cell                ;        ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;        ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.220       ; 90         ; 0.000 ; 1.947 ;
;    Cell                ;        ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.213   ; 2.213   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.213 ;   1.805 ; RR ; IC     ; 1      ; FF_X119_Y76_N50     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_6_q[5]|clk ;
;   2.213 ;   0.000 ; RR ; CELL   ; 1      ; FF_X119_Y76_N50     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_6_q[5]     ;
; 2.469   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.310 ;   0.097 ; FF ; uTco   ; 1      ; FF_X119_Y76_N50     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_6_q[5]|q   ;
;   2.469 ;   0.159 ; FF ; CELL   ; 1      ; FF_X119_Y76_N49     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[5]|d   ;
;   2.469 ;   0.000 ; FF ; CELL   ; 1      ; FF_X119_Y76_N49     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[5]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.212   ; 2.212    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.478 ;   1.947  ; RR ; IC     ; 1      ; FF_X119_Y76_N49     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[5]|clk ;
;   2.478 ;   0.000  ; RR ; CELL   ; 1      ; FF_X119_Y76_N49     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[5]     ;
;   2.212 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                          ;
; 2.448   ; 0.236    ;    ; uTh    ; 1      ; FF_X119_Y76_N49     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[5]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.021 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_delay_0[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_q[1]       ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                              ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Arrival Time               ; 2.474                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Data Required Time              ; 2.453                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.994       ; 90         ; 0.000 ; 1.810 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.226       ; 90         ; 0.000 ; 1.953 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                          ;
; 2.218   ; 2.218   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   2.218 ;   1.810 ; RR ; IC     ; 1      ; FF_X111_Y79_N50     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_delay_0[1]|clk ;
;   2.218 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y79_N50     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_delay_0[1]     ;
; 2.474   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.315 ;   0.097 ; FF ; uTco   ; 1      ; FF_X111_Y79_N50     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_delay_0[1]|q   ;
;   2.474 ;   0.159 ; FF ; CELL   ; 1      ; FF_X111_Y79_N49     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_q[1]|d         ;
;   2.474 ;   0.000 ; FF ; CELL   ; 1      ; FF_X111_Y79_N49     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_q[1]           ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.218   ; 2.218    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.484 ;   1.953  ; RR ; IC     ; 1      ; FF_X111_Y79_N49     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_q[1]|clk ;
;   2.484 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y79_N49     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_q[1]     ;
;   2.218 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                          ;
; 2.453   ; 0.235    ;    ; uTh    ; 1      ; FF_X111_Y79_N49     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist0_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_3_q[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.021 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[1][0] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[2][0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.481                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.460                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.265 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.992       ; 90         ; 0.000 ; 1.808 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 60         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.106       ; 40         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.224       ; 90         ; 0.000 ; 1.951 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                ;
; 2.216   ; 2.216   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                        ;
;   2.216 ;   1.808 ; RR ; IC     ; 1      ; FF_X113_Y78_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[1][0]|clk ;
;   2.216 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y78_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[1][0]     ;
; 2.481   ; 0.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                    ;
;   2.322 ;   0.106 ; FF ; uTco   ; 1      ; FF_X113_Y78_N38     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[1][0]|q   ;
;   2.481 ;   0.159 ; FF ; CELL   ; 1      ; FF_X113_Y78_N37     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[2][0]|d   ;
;   2.481 ;   0.000 ; FF ; CELL   ; 1      ; FF_X113_Y78_N37     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[2][0]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                ;
; 2.216   ; 2.216    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                        ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                        ;
;   2.482 ;   1.951  ; RR ; IC     ; 1      ; FF_X113_Y78_N37     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[2][0]|clk ;
;   2.482 ;   0.000  ; RR ; CELL   ; 1      ; FF_X113_Y78_N37     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[2][0]     ;
;   2.216 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                      ;
; 2.460   ; 0.244    ;    ; uTh    ; 1      ; FF_X113_Y78_N37     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist32_i_masked57_stencil_2d116_q_14|delays[2][0]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.021 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_6_q[3] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Arrival Time               ; 2.474                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time              ; 2.453                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.994       ; 90         ; 0.000 ; 1.810 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.226       ; 90         ; 0.000 ; 1.953 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.218   ; 2.218   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.218 ;   1.810 ; RR ; IC     ; 1      ; FF_X111_Y81_N2      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_6_q[3]|clk ;
;   2.218 ;   0.000 ; RR ; CELL   ; 1      ; FF_X111_Y81_N2      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_6_q[3]     ;
; 2.474   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.315 ;   0.097 ; FF ; uTco   ; 1      ; FF_X111_Y81_N2      ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist3_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_6_q[3]|q   ;
;   2.474 ;   0.159 ; FF ; CELL   ; 1      ; FF_X111_Y81_N1      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[3]|d   ;
;   2.474 ;   0.000 ; FF ; CELL   ; 1      ; FF_X111_Y81_N1      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.218   ; 2.218    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                              ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                            ;
;   2.484 ;   1.953  ; RR ; IC     ; 1      ; FF_X111_Y81_N1      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[3]|clk ;
;   2.484 ;   0.000  ; RR ; CELL   ; 1      ; FF_X111_Y81_N1      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[3]     ;
;   2.218 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                          ;
; 2.453   ; 0.235    ;    ; uTh    ; 1      ; FF_X111_Y81_N1      ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_sfc_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body8_stencil_2ds_c0_enter16615_stencil_2d0_aunroll_x|redist4_i_llvm_experimental_vector_reduce_add_v3i16_add_red108_stencil_2d22_vunroll_re_add_1_0_q_7_q[3]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.390 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.390 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[2]           ; clock        ; clock       ; 1.000        ; -0.194     ; 1.067      ; Slow 900mV 100C Model           ;
; -0.390 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0]           ; clock        ; clock       ; 1.000        ; -0.194     ; 1.067      ; Slow 900mV 100C Model           ;
; -0.373 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[2]~DUPLICATE ; clock        ; clock       ; 1.000        ; -0.194     ; 1.067      ; Slow 900mV 100C Model           ;
; -0.370 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0]~DUPLICATE ; clock        ; clock       ; 1.000        ; -0.194     ; 1.067      ; Slow 900mV 100C Model           ;
; -0.370 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[5]           ; clock        ; clock       ; 1.000        ; -0.203     ; 1.038      ; Slow 900mV 100C Model           ;
; -0.369 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[11]          ; clock        ; clock       ; 1.000        ; -0.203     ; 1.038      ; Slow 900mV 100C Model           ;
; -0.368 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[9]           ; clock        ; clock       ; 1.000        ; -0.203     ; 1.038      ; Slow 900mV 100C Model           ;
; -0.368 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[3]           ; clock        ; clock       ; 1.000        ; -0.203     ; 1.038      ; Slow 900mV 100C Model           ;
; -0.367 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]           ; clock        ; clock       ; 1.000        ; -0.194     ; 1.067      ; Slow 900mV 100C Model           ;
; -0.367 ; sync_resetn[2] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]          ; clock        ; clock       ; 1.000        ; -0.203     ; 1.038      ; Slow 900mV 100C Model           ;
+--------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.390 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[2] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 5.180                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 4.790                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; -0.390 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.194 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.067  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.687       ; 90         ; 0.486 ; 3.201 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.756       ; 71         ; 0.000 ; 0.756 ;
;    Cell                ;        ; 3     ; 0.113       ; 11         ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.198       ; 19         ; 0.198 ; 0.198 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.258       ; 90         ; 0.000 ; 2.918 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4.113   ; 4.113   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.113 ;   3.201 ; RR ; IC     ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.113 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 5.180   ; 1.067   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.311 ;   0.198 ; RR ; uTco   ; 1      ; FF_X112_Y75_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.424 ;   0.113 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.424 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.424 ;   0.000 ; RR ; CELL   ; 1470   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.180 ;   0.756 ; RR ; IC     ; 1      ; FF_X104_Y77_N5      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[2]|clrn ;
;   5.180 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y77_N5      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[2]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.919   ; 3.919   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.376 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.634 ;   2.918 ; RR ; IC     ; 1      ; FF_X104_Y77_N5      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[2]|clk ;
;   4.634 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y77_N5      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[2]     ;
;   4.919 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 4.790   ; -0.129  ;    ; uTsu   ; 1      ; FF_X104_Y77_N5      ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[2]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -0.390 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 5.180                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 4.790                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; -0.390 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.194 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.067  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.687       ; 90         ; 0.486 ; 3.201 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.756       ; 71         ; 0.000 ; 0.756 ;
;    Cell                ;        ; 3     ; 0.113       ; 11         ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.198       ; 19         ; 0.198 ; 0.198 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.258       ; 90         ; 0.000 ; 2.918 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4.113   ; 4.113   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.113 ;   3.201 ; RR ; IC     ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.113 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 5.180   ; 1.067   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.311 ;   0.198 ; RR ; uTco   ; 1      ; FF_X112_Y75_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.424 ;   0.113 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.424 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.424 ;   0.000 ; RR ; CELL   ; 1470   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.180 ;   0.756 ; RR ; IC     ; 1      ; FF_X104_Y77_N59     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0]|clrn ;
;   5.180 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y77_N59     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.919   ; 3.919   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.376 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.634 ;   2.918 ; RR ; IC     ; 1      ; FF_X104_Y77_N59     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0]|clk ;
;   4.634 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y77_N59     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0]     ;
;   4.919 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 4.790   ; -0.129  ;    ; uTsu   ; 1      ; FF_X104_Y77_N59     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -0.373 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[2]~DUPLICATE ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 5.180                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 4.807                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -0.373 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.194 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.067  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.687       ; 90         ; 0.486 ; 3.201 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.756       ; 71         ; 0.000 ; 0.756 ;
;    Cell                ;        ; 3     ; 0.113       ; 11         ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.198       ; 19         ; 0.198 ; 0.198 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.258       ; 90         ; 0.000 ; 2.918 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 4.113   ; 4.113   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.113 ;   3.201 ; RR ; IC     ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.113 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 5.180   ; 1.067   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.311 ;   0.198 ; RR ; uTco   ; 1      ; FF_X112_Y75_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.424 ;   0.113 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.424 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.424 ;   0.000 ; RR ; CELL   ; 1470   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.180 ;   0.756 ; RR ; IC     ; 1      ; FF_X104_Y77_N4      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[2]~DUPLICATE|clrn ;
;   5.180 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y77_N4      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[2]~DUPLICATE      ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.919   ; 3.919   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.376 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.634 ;   2.918 ; RR ; IC     ; 1      ; FF_X104_Y77_N4      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[2]~DUPLICATE|clk ;
;   4.634 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y77_N4      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[2]~DUPLICATE     ;
;   4.919 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.807   ; -0.112  ;    ; uTsu   ; 1      ; FF_X104_Y77_N4      ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[2]~DUPLICATE     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -0.370 (VIOLATED)
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0]~DUPLICATE ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 5.180                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 4.810                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -0.370 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.194 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.067  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.687       ; 90         ; 0.486 ; 3.201 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.756       ; 71         ; 0.000 ; 0.756 ;
;    Cell                ;        ; 3     ; 0.113       ; 11         ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.198       ; 19         ; 0.198 ; 0.198 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.258       ; 90         ; 0.000 ; 2.918 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 4.113   ; 4.113   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.113 ;   3.201 ; RR ; IC     ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.113 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 5.180   ; 1.067   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.311 ;   0.198 ; RR ; uTco   ; 1      ; FF_X112_Y75_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.424 ;   0.113 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.424 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.424 ;   0.000 ; RR ; CELL   ; 1470   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   5.180 ;   0.756 ; RR ; IC     ; 1      ; FF_X104_Y77_N58     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0]~DUPLICATE|clrn ;
;   5.180 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y77_N58     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0]~DUPLICATE      ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4.919   ; 3.919   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.716 ;   0.376 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.634 ;   2.918 ; RR ; IC     ; 1      ; FF_X104_Y77_N58     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0]~DUPLICATE|clk ;
;   4.634 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y77_N58     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0]~DUPLICATE     ;
;   4.919 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.810   ; -0.109  ;    ; uTsu   ; 1      ; FF_X104_Y77_N58     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[0]~DUPLICATE     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -0.370 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[5] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 5.151                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 4.781                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; -0.370 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.203 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.038  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.687       ; 90         ; 0.486 ; 3.201 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.727       ; 70         ; 0.000 ; 0.727 ;
;    Cell                ;        ; 3     ; 0.113       ; 11         ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.198       ; 19         ; 0.198 ; 0.198 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.249       ; 90         ; 0.000 ; 2.909 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4.113   ; 4.113   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.113 ;   3.201 ; RR ; IC     ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.113 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 5.151   ; 1.038   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.311 ;   0.198 ; RR ; uTco   ; 1      ; FF_X112_Y75_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.424 ;   0.113 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.424 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.424 ;   0.000 ; RR ; CELL   ; 1470   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.151 ;   0.727 ; RR ; IC     ; 1      ; FF_X105_Y73_N8      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[5]|clrn ;
;   5.151 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y73_N8      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[5]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.910   ; 3.910   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.376 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.625 ;   2.909 ; RR ; IC     ; 1      ; FF_X105_Y73_N8      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[5]|clk ;
;   4.625 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y73_N8      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[5]     ;
;   4.910 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 4.781   ; -0.129  ;    ; uTsu   ; 1      ; FF_X105_Y73_N8      ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[5]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -0.369 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[11] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 5.151                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 4.782                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -0.369 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.203 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.038  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.687       ; 90         ; 0.486 ; 3.201 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.727       ; 70         ; 0.000 ; 0.727 ;
;    Cell                ;        ; 3     ; 0.113       ; 11         ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.198       ; 19         ; 0.198 ; 0.198 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.249       ; 90         ; 0.000 ; 2.909 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.113   ; 4.113   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.113 ;   3.201 ; RR ; IC     ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.113 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.151   ; 1.038   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.311 ;   0.198 ; RR ; uTco   ; 1      ; FF_X112_Y75_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.424 ;   0.113 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.424 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.424 ;   0.000 ; RR ; CELL   ; 1470   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   5.151 ;   0.727 ; RR ; IC     ; 1      ; FF_X105_Y73_N26     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[11]|clrn ;
;   5.151 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y73_N26     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[11]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4.910   ; 3.910   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.716 ;   0.376 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.625 ;   2.909 ; RR ; IC     ; 1      ; FF_X105_Y73_N26     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[11]|clk ;
;   4.625 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y73_N26     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[11]     ;
;   4.910 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 4.782   ; -0.128  ;    ; uTsu   ; 1      ; FF_X105_Y73_N26     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[11]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is -0.368 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[9] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 5.151                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 4.783                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; -0.368 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.203 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.038  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.687       ; 90         ; 0.486 ; 3.201 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.727       ; 70         ; 0.000 ; 0.727 ;
;    Cell                ;        ; 3     ; 0.113       ; 11         ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.198       ; 19         ; 0.198 ; 0.198 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.249       ; 90         ; 0.000 ; 2.909 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4.113   ; 4.113   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.113 ;   3.201 ; RR ; IC     ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.113 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 5.151   ; 1.038   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.311 ;   0.198 ; RR ; uTco   ; 1      ; FF_X112_Y75_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.424 ;   0.113 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.424 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.424 ;   0.000 ; RR ; CELL   ; 1470   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.151 ;   0.727 ; RR ; IC     ; 1      ; FF_X105_Y73_N20     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[9]|clrn ;
;   5.151 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y73_N20     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[9]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.910   ; 3.910   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.376 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.625 ;   2.909 ; RR ; IC     ; 1      ; FF_X105_Y73_N20     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[9]|clk ;
;   4.625 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y73_N20     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[9]     ;
;   4.910 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 4.783   ; -0.127  ;    ; uTsu   ; 1      ; FF_X105_Y73_N20     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[9]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is -0.368 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[3] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 5.151                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 4.783                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; -0.368 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.203 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.038  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.687       ; 90         ; 0.486 ; 3.201 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.727       ; 70         ; 0.000 ; 0.727 ;
;    Cell                ;        ; 3     ; 0.113       ; 11         ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.198       ; 19         ; 0.198 ; 0.198 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.249       ; 90         ; 0.000 ; 2.909 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4.113   ; 4.113   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.113 ;   3.201 ; RR ; IC     ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.113 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 5.151   ; 1.038   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.311 ;   0.198 ; RR ; uTco   ; 1      ; FF_X112_Y75_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.424 ;   0.113 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.424 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.424 ;   0.000 ; RR ; CELL   ; 1470   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.151 ;   0.727 ; RR ; IC     ; 1      ; FF_X105_Y73_N2      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[3]|clrn ;
;   5.151 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y73_N2      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[3]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.910   ; 3.910   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.376 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.625 ;   2.909 ; RR ; IC     ; 1      ; FF_X105_Y73_N2      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[3]|clk ;
;   4.625 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y73_N2      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[3]     ;
;   4.910 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 4.783   ; -0.127  ;    ; uTsu   ; 1      ; FF_X105_Y73_N2      ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[3]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is -0.367 (VIOLATED)
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 5.180                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 4.813                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; -0.367 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.194 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.067  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.687       ; 90         ; 0.486 ; 3.201 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.756       ; 71         ; 0.000 ; 0.756 ;
;    Cell                ;        ; 3     ; 0.113       ; 11         ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.198       ; 19         ; 0.198 ; 0.198 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.258       ; 90         ; 0.000 ; 2.918 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4.113   ; 4.113   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   4.113 ;   3.201 ; RR ; IC     ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   4.113 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 5.180   ; 1.067   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   4.311 ;   0.198 ; RR ; uTco   ; 1      ; FF_X112_Y75_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.424 ;   0.113 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   4.424 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.424 ;   0.000 ; RR ; CELL   ; 1470   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.180 ;   0.756 ; RR ; IC     ; 1      ; FF_X104_Y77_N55     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]|clrn ;
;   5.180 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y77_N55     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]      ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 4.919   ; 3.919   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.376 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   4.634 ;   2.918 ; RR ; IC     ; 1      ; FF_X104_Y77_N55     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]|clk ;
;   4.634 ;   0.000 ; RR ; CELL   ; 1      ; FF_X104_Y77_N55     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]     ;
;   4.919 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; 4.813   ; -0.106  ;    ; uTsu   ; 1      ; FF_X104_Y77_N55     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist28_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_12_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[1]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is -0.367 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 5.151                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 4.784                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; -0.367 (VIOLATED)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.203 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.038  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.687       ; 90         ; 0.486 ; 3.201 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.727       ; 70         ; 0.000 ; 0.727 ;
;    Cell                ;        ; 3     ; 0.113       ; 11         ; 0.000 ; 0.113 ;
;    uTco                ;        ; 1     ; 0.198       ; 19         ; 0.198 ; 0.198 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.249       ; 90         ; 0.000 ; 2.909 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 4.113   ; 4.113   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.912 ;   0.426 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   4.113 ;   3.201 ; RR ; IC     ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   4.113 ;   0.000 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.151   ; 1.038   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   4.311 ;   0.198 ; RR ; uTco   ; 1      ; FF_X112_Y75_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.424 ;   0.113 ; RR ; CELL   ; 1      ; FF_X112_Y75_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   4.424 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|resetn|input                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   4.424 ;   0.000 ; RR ; CELL   ; 1470   ; Boundary Port       ;            ; stencil_2d_inst|resetn                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   5.151 ;   0.727 ; RR ; IC     ; 1      ; FF_X105_Y73_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]|clrn ;
;   5.151 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y73_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 4.910   ; 3.910   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   1.716 ;   0.376 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.716 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   4.625 ;   2.909 ; RR ; IC     ; 1      ; FF_X105_Y73_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]|clk ;
;   4.625 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y73_N38     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]     ;
;   4.910 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 4.784   ; -0.126  ;    ; uTsu   ; 1      ; FF_X105_Y73_N38     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_sfc_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_stencil_2ds_c0_enter16114_stencil_2d0_aunroll_x|redist25_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_15_shuffle_i_stencil_2d0_NO_NAME_x_q_1_q[15]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.153 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.153 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.211      ; Fast 900mV -40C Model           ;
; 0.153 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.211      ; Fast 900mV -40C Model           ;
; 0.153 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.211      ; Fast 900mV -40C Model           ;
; 0.154 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.211      ; Fast 900mV -40C Model           ;
; 0.154 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.211      ; Fast 900mV -40C Model           ;
; 0.155 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.211      ; Fast 900mV -40C Model           ;
; 0.155 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.211      ; Fast 900mV -40C Model           ;
; 0.156 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.211      ; Fast 900mV -40C Model           ;
; 0.157 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.211      ; Fast 900mV -40C Model           ;
; 0.158 ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.211      ; Fast 900mV -40C Model           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.153 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.424                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.271                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.153                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.211 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.989       ; 90         ; 0.000 ; 1.805 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.068       ; 32         ; 0.068 ; 0.068 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.948 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.213   ; 2.213   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.213 ;   1.805 ; RR ; IC     ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.213 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.424   ; 0.211   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.309 ;   0.096 ; RR ; uTco   ; 1      ; FF_X115_Y72_N56     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.356 ;   0.047 ; RR ; CELL   ; 13     ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.424 ;   0.068 ; RR ; IC     ; 1      ; FF_X115_Y72_N31     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|clrn                                        ;
;   2.424 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N31     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                             ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.213   ; 2.213    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.479 ;   1.948  ; RR ; IC     ; 1      ; FF_X115_Y72_N31     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|clk ;
;   2.479 ;   0.000  ; RR ; CELL   ; 1      ; FF_X115_Y72_N31     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
;   2.213 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.271   ; 0.058    ;    ; uTh    ; 1      ; FF_X115_Y72_N31     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.153 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.424                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.271                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.153                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.211 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.989       ; 90         ; 0.000 ; 1.805 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.068       ; 32         ; 0.068 ; 0.068 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.948 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.213   ; 2.213   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.213 ;   1.805 ; RR ; IC     ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.213 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.424   ; 0.211   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.309 ;   0.096 ; RR ; uTco   ; 1      ; FF_X115_Y72_N56     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.356 ;   0.047 ; RR ; CELL   ; 13     ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.424 ;   0.068 ; RR ; IC     ; 1      ; FF_X115_Y72_N29     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]|clrn                                        ;
;   2.424 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N29     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                             ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.213   ; 2.213    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.479 ;   1.948  ; RR ; IC     ; 1      ; FF_X115_Y72_N29     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]|clk ;
;   2.479 ;   0.000  ; RR ; CELL   ; 1      ; FF_X115_Y72_N29     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]     ;
;   2.213 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.271   ; 0.058    ;    ; uTh    ; 1      ; FF_X115_Y72_N29     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.153 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.424                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.271                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.153                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.211 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.989       ; 90         ; 0.000 ; 1.805 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.068       ; 32         ; 0.068 ; 0.068 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.948 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.213   ; 2.213   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.213 ;   1.805 ; RR ; IC     ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.213 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.424   ; 0.211   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.309 ;   0.096 ; RR ; uTco   ; 1      ; FF_X115_Y72_N56     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.356 ;   0.047 ; RR ; CELL   ; 13     ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.424 ;   0.068 ; RR ; IC     ; 1      ; FF_X115_Y72_N26     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]|clrn                                        ;
;   2.424 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N26     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                             ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.213   ; 2.213    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.479 ;   1.948  ; RR ; IC     ; 1      ; FF_X115_Y72_N26     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]|clk ;
;   2.479 ;   0.000  ; RR ; CELL   ; 1      ; FF_X115_Y72_N26     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]     ;
;   2.213 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.271   ; 0.058    ;    ; uTh    ; 1      ; FF_X115_Y72_N26     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.154 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.424                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.270                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.154                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.211 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.989       ; 90         ; 0.000 ; 1.805 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.068       ; 32         ; 0.068 ; 0.068 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.948 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.213   ; 2.213   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.213 ;   1.805 ; RR ; IC     ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.213 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.424   ; 0.211   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.309 ;   0.096 ; RR ; uTco   ; 1      ; FF_X115_Y72_N56     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.356 ;   0.047 ; RR ; CELL   ; 13     ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.424 ;   0.068 ; RR ; IC     ; 1      ; FF_X115_Y72_N11     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clrn                                        ;
;   2.424 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N11     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                             ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.213   ; 2.213    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.479 ;   1.948  ; RR ; IC     ; 1      ; FF_X115_Y72_N11     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.479 ;   0.000  ; RR ; CELL   ; 1      ; FF_X115_Y72_N11     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
;   2.213 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.270   ; 0.057    ;    ; uTh    ; 1      ; FF_X115_Y72_N11     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.154 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.424                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.270                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.154                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.211 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.989       ; 90         ; 0.000 ; 1.805 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.068       ; 32         ; 0.068 ; 0.068 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.948 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.213   ; 2.213   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.213 ;   1.805 ; RR ; IC     ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.213 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.424   ; 0.211   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.309 ;   0.096 ; RR ; uTco   ; 1      ; FF_X115_Y72_N56     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.356 ;   0.047 ; RR ; CELL   ; 13     ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.424 ;   0.068 ; RR ; IC     ; 1      ; FF_X115_Y72_N19     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]|clrn                                        ;
;   2.424 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N19     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                             ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.213   ; 2.213    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.479 ;   1.948  ; RR ; IC     ; 1      ; FF_X115_Y72_N19     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]|clk ;
;   2.479 ;   0.000  ; RR ; CELL   ; 1      ; FF_X115_Y72_N19     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]     ;
;   2.213 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.270   ; 0.057    ;    ; uTh    ; 1      ; FF_X115_Y72_N19     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.155 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.424                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.269                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.155                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.211 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.989       ; 90         ; 0.000 ; 1.805 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.068       ; 32         ; 0.068 ; 0.068 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.948 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.213   ; 2.213   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.213 ;   1.805 ; RR ; IC     ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.213 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.424   ; 0.211   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.309 ;   0.096 ; RR ; uTco   ; 1      ; FF_X115_Y72_N56     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.356 ;   0.047 ; RR ; CELL   ; 13     ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.424 ;   0.068 ; RR ; IC     ; 1      ; FF_X115_Y72_N7      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]|clrn                                        ;
;   2.424 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N7      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                             ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.213   ; 2.213    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.479 ;   1.948  ; RR ; IC     ; 1      ; FF_X115_Y72_N7      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]|clk ;
;   2.479 ;   0.000  ; RR ; CELL   ; 1      ; FF_X115_Y72_N7      ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]     ;
;   2.213 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.269   ; 0.056    ;    ; uTh    ; 1      ; FF_X115_Y72_N7      ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.155 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.424                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.269                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.155                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.211 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.989       ; 90         ; 0.000 ; 1.805 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.068       ; 32         ; 0.068 ; 0.068 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.948 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.213   ; 2.213   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.213 ;   1.805 ; RR ; IC     ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.213 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.424   ; 0.211   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.309 ;   0.096 ; RR ; uTco   ; 1      ; FF_X115_Y72_N56     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.356 ;   0.047 ; RR ; CELL   ; 13     ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.424 ;   0.068 ; RR ; IC     ; 1      ; FF_X115_Y72_N22     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|clrn                                        ;
;   2.424 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N22     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                             ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.213   ; 2.213    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.479 ;   1.948  ; RR ; IC     ; 1      ; FF_X115_Y72_N22     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]|clk ;
;   2.479 ;   0.000  ; RR ; CELL   ; 1      ; FF_X115_Y72_N22     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
;   2.213 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.269   ; 0.056    ;    ; uTh    ; 1      ; FF_X115_Y72_N22     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.156 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.424                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.268                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.156                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.211 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.989       ; 90         ; 0.000 ; 1.805 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.068       ; 32         ; 0.068 ; 0.068 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.948 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.213   ; 2.213   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.213 ;   1.805 ; RR ; IC     ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.213 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.424   ; 0.211   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.309 ;   0.096 ; RR ; uTco   ; 1      ; FF_X115_Y72_N56     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.356 ;   0.047 ; RR ; CELL   ; 13     ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.424 ;   0.068 ; RR ; IC     ; 1      ; FF_X115_Y72_N13     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]|clrn                                        ;
;   2.424 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N13     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                             ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.213   ; 2.213    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.479 ;   1.948  ; RR ; IC     ; 1      ; FF_X115_Y72_N13     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]|clk ;
;   2.479 ;   0.000  ; RR ; CELL   ; 1      ; FF_X115_Y72_N13     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]     ;
;   2.213 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.268   ; 0.055    ;    ; uTh    ; 1      ; FF_X115_Y72_N13     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.157 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                          ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.424                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.267                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.157                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.211 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.989       ; 90         ; 0.000 ; 1.805 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.068       ; 32         ; 0.068 ; 0.068 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.948 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.213   ; 2.213   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.213 ;   1.805 ; RR ; IC     ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.213 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.424   ; 0.211   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.309 ;   0.096 ; RR ; uTco   ; 1      ; FF_X115_Y72_N56     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.356 ;   0.047 ; RR ; CELL   ; 13     ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.424 ;   0.068 ; RR ; IC     ; 1      ; FF_X115_Y72_N14     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]|clrn                                        ;
;   2.424 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N14     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                             ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; 2.213   ; 2.213    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;   2.479 ;   1.948  ; RR ; IC     ; 1      ; FF_X115_Y72_N14     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]|clk ;
;   2.479 ;   0.000  ; RR ; CELL   ; 1      ; FF_X115_Y72_N14     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]     ;
;   2.213 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 2.267   ; 0.054    ;    ; uTh    ; 1      ; FF_X115_Y72_N14     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.158 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ;
; To Node                         ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                         ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time               ; 2.424                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Data Required Time              ; 2.266                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Slack                           ; 0.158                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.211 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.989       ; 90         ; 0.000 ; 1.805 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.068       ; 32         ; 0.068 ; 0.068 ;
;    Cell                ;       ; 2     ; 0.047       ; 22         ; 0.000 ; 0.047 ;
;    uTco                ;       ; 1     ; 0.096       ; 45         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.221       ; 90         ; 0.000 ; 1.948 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; 2.213   ; 2.213   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   2.213 ;   1.805 ; RR ; IC     ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                ;
;   2.213 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                    ;
; 2.424   ; 0.211   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   2.309 ;   0.096 ; RR ; uTco   ; 1      ; FF_X115_Y72_N56     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                  ;
;   2.356 ;   0.047 ; RR ; CELL   ; 13     ; FF_X115_Y72_N56     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_lab/laboutb[17] ;
;   2.424 ;   0.068 ; RR ; IC     ; 1      ; FF_X115_Y72_N44     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1|clrn                                                       ;
;   2.424 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y72_N44     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
; 2.213   ; 2.213    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.258  ; RR ; CELL   ; 40     ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; stencil_2d_inst|clock|input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; CELL   ; 2217   ; Boundary Port       ;            ; stencil_2d_inst|clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   2.479 ;   1.948  ; RR ; IC     ; 1      ; FF_X115_Y72_N44     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1|clk ;
;   2.479 ;   0.000  ; RR ; CELL   ; 1      ; FF_X115_Y72_N44     ; High Speed ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1     ;
;   2.213 ;   -0.266 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 2.266   ; 0.053    ;    ; uTh    ; 1      ; FF_X115_Y72_N44     ;            ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B13|thebb_stencil_2d_B13_stall_region|thei_sfc_s_c0_in_for_body32_stencil_2ds_c0_enter23019_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body32_stencil_2ds_c0_exit256_stencil_2d0|ms.acl_mid_speed_fifo_inst|write_into_fifo_ESM1     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Tue Apr  4 22:20:54 2023
    Info: System process ID: 40283
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/dirren/IntelHLS/stencil2d/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_stencil_2d".
Info (16678): Successfully loaded final database: elapsed time is 00:00:04.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.305
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -1.305            -635.635      1352      clock Slow 900mV -40C Model 
Info (332146): Worst-case hold slack is 0.019
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.019               0.000         0      clock Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -0.390
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.390            -166.584      1110      clock Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.153
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.153               0.000         0      clock Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -0.890
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.890             -87.156       173      clock Slow 900mV -40C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 13 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 2, or 15.4%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Info (332114): Report Metastability (Slow 900mV -40C Model): Found 13 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 13
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 2, or 15.4%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Critical Warning (19536): Report Metastability (Fast 900mV 100C Model): Found 13 synchronizer chains, 3 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 0.0742 years or 2.34e+06 seconds.
    Critical Warning (19536): Typical MTBF of Design is 0.771 years or 2.43e+07 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 13
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 3
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.392 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Critical Warning (19536): Report Metastability (Fast 900mV -40C Model): Found 13 synchronizer chains, 12 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 10.2 years or 3.2e+08 seconds.
    Critical Warning (19536): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 13
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 12
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.732 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 2521 megabytes
    Info: Processing ended: Tue Apr  4 22:21:02 2023
    Info: Elapsed time: 00:00:08
    Info: System process ID: 40283


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 34    ; 34   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; resetn              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_start[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_stall[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                        ;
+---------------------------+---------------------------------------------------------------------------------------+
; Output Port               ; Comment                                                                               ;
+---------------------------+---------------------------------------------------------------------------------------+
; stencil_2d_busy[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_done[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; resetn              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_start[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_stall[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                        ;
+---------------------------+---------------------------------------------------------------------------------------+
; Output Port               ; Comment                                                                               ;
+---------------------------+---------------------------------------------------------------------------------------+
; stencil_2d_busy[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_done[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; stencil_2d_returndata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.305   ; 0.019 ; -0.390   ; 0.153   ; -0.890              ;
;  clock           ; -1.305   ; 0.019 ; -0.390   ; 0.153   ; -0.890              ;
; Design-wide TNS  ; -635.635 ; 0.0   ; -166.584 ; 0.0     ; -87.156             ;
;  clock           ; -635.635 ; 0.000 ; -166.584 ; 0.000   ; -87.156             ;
+------------------+----------+-------+----------+---------+---------------------+


