
*** Running vivado
    with args -log kolejka_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kolejka_blk_mem_gen_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source kolejka_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 348.055 ; gain = 93.996
INFO: [Synth 8-638] synthesizing module 'kolejka_blk_mem_gen_0_0' [c:/makiv2/kamera_akustyczna_v0.1/kamera_akustyczna_v0.1.srcs/sources_1/bd/kolejka/ip/kolejka_blk_mem_gen_0_0/synth/kolejka_blk_mem_gen_0_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'kolejka_blk_mem_gen_0_0' (9#1) [c:/makiv2/kamera_akustyczna_v0.1/kamera_akustyczna_v0.1.srcs/sources_1/bd/kolejka/ip/kolejka_blk_mem_gen_0_0/synth/kolejka_blk_mem_gen_0_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:01:46 ; elapsed = 00:02:13 . Memory (MB): peak = 556.652 ; gain = 302.594
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:46 ; elapsed = 00:02:13 . Memory (MB): peak = 556.652 ; gain = 302.594
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 618.211 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:00 ; elapsed = 00:02:30 . Memory (MB): peak = 618.211 ; gain = 364.152
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:00 ; elapsed = 00:02:30 . Memory (MB): peak = 618.211 ; gain = 364.152
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:00 ; elapsed = 00:02:30 . Memory (MB): peak = 618.211 ; gain = 364.152
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:00 ; elapsed = 00:02:30 . Memory (MB): peak = 618.211 ; gain = 364.152
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:30 . Memory (MB): peak = 618.211 ; gain = 364.152
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:11 ; elapsed = 00:02:43 . Memory (MB): peak = 654.906 ; gain = 400.848
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:43 . Memory (MB): peak = 655.910 ; gain = 401.852
Finished Technology Mapping : Time (s): cpu = 00:02:11 ; elapsed = 00:02:43 . Memory (MB): peak = 665.051 ; gain = 410.992
Finished IO Insertion : Time (s): cpu = 00:02:12 ; elapsed = 00:02:45 . Memory (MB): peak = 665.051 ; gain = 410.992
Finished Renaming Generated Instances : Time (s): cpu = 00:02:12 ; elapsed = 00:02:45 . Memory (MB): peak = 665.051 ; gain = 410.992
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:12 ; elapsed = 00:02:45 . Memory (MB): peak = 665.051 ; gain = 410.992
Finished Renaming Generated Ports : Time (s): cpu = 00:02:12 ; elapsed = 00:02:45 . Memory (MB): peak = 665.051 ; gain = 410.992
Finished Handling Custom Attributes : Time (s): cpu = 00:02:12 ; elapsed = 00:02:45 . Memory (MB): peak = 665.051 ; gain = 410.992
Finished Renaming Generated Nets : Time (s): cpu = 00:02:12 ; elapsed = 00:02:45 . Memory (MB): peak = 665.051 ; gain = 410.992

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:12 ; elapsed = 00:02:45 . Memory (MB): peak = 665.051 ; gain = 410.992
synth_design: Time (s): cpu = 00:02:14 ; elapsed = 00:02:47 . Memory (MB): peak = 677.574 ; gain = 431.910
