{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748191764284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748191764296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 00:49:24 2025 " "Processing started: Mon May 26 00:49:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748191764296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748191764296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Music_Box -c Music_Box " "Command: quartus_map --read_settings_files=on --write_settings_files=off Music_Box -c Music_Box" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748191764297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748191765037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748191765037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_box.v 1 1 " "Found 1 design units, including 1 entities, in source file music_box.v" { { "Info" "ISGN_ENTITY_NAME" "1 Music_Box " "Found entity 1: Music_Box" {  } { { "Music_Box.v" "" { Text "D:/Quartus_Project/Music_Box/Music_Box.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748191772557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748191772557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "note_generator.v 3 3 " "Found 3 design units, including 3 entities, in source file note_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Note_Generator " "Found entity 1: Note_Generator" {  } { { "Note_Generator.v" "" { Text "D:/Quartus_Project/Music_Box/Note_Generator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748191772572 ""} { "Info" "ISGN_ENTITY_NAME" "2 Note_to_PWM " "Found entity 2: Note_to_PWM" {  } { { "Note_Generator.v" "" { Text "D:/Quartus_Project/Music_Box/Note_Generator.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748191772572 ""} { "Info" "ISGN_ENTITY_NAME" "3 PWM_Gen " "Found entity 3: PWM_Gen" {  } { { "Note_Generator.v" "" { Text "D:/Quartus_Project/Music_Box/Note_Generator.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748191772572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748191772572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_player.v 1 1 " "Found 1 design units, including 1 entities, in source file song_player.v" { { "Info" "ISGN_ENTITY_NAME" "1 Song_Player_V2 " "Found entity 1: Song_Player_V2" {  } { { "Song_Player.v" "" { Text "D:/Quartus_Project/Music_Box/Song_Player.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748191772589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748191772589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SCAN_CNT scan_cnt Array_KeyBoard.v(16) " "Verilog HDL Declaration information at Array_KeyBoard.v(16): object \"SCAN_CNT\" differs only in case from object \"scan_cnt\" in the same scope" {  } { { "Array_KeyBoard.v" "" { Text "D:/Quartus_Project/Music_Box/Array_KeyBoard.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748191772602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file array_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Array_KeyBoard " "Found entity 1: Array_KeyBoard" {  } { { "Array_KeyBoard.v" "" { Text "D:/Quartus_Project/Music_Box/Array_KeyBoard.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748191772606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748191772606 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Music_Box " "Elaborating entity \"Music_Box\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748191772712 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Music_Box.v(48) " "Verilog HDL Case Statement information at Music_Box.v(48): all case item expressions in this case statement are onehot" {  } { { "Music_Box.v" "" { Text "D:/Quartus_Project/Music_Box/Music_Box.v" 48 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748191772716 "|Music_Box"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Array_KeyBoard Array_KeyBoard:u_keyboard " "Elaborating entity \"Array_KeyBoard\" for hierarchy \"Array_KeyBoard:u_keyboard\"" {  } { { "Music_Box.v" "u_keyboard" { Text "D:/Quartus_Project/Music_Box/Music_Box.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748191772741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Song_Player_V2 Song_Player_V2:u_player " "Elaborating entity \"Song_Player_V2\" for hierarchy \"Song_Player_V2:u_player\"" {  } { { "Music_Box.v" "u_player" { Text "D:/Quartus_Project/Music_Box/Music_Box.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748191772750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Note_Generator Note_Generator:u_generator " "Elaborating entity \"Note_Generator\" for hierarchy \"Note_Generator:u_generator\"" {  } { { "Music_Box.v" "u_generator" { Text "D:/Quartus_Project/Music_Box/Music_Box.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748191772817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Note_to_PWM Note_Generator:u_generator\|Note_to_PWM:u_note_to_pwm " "Elaborating entity \"Note_to_PWM\" for hierarchy \"Note_Generator:u_generator\|Note_to_PWM:u_note_to_pwm\"" {  } { { "Note_Generator.v" "u_note_to_pwm" { Text "D:/Quartus_Project/Music_Box/Note_Generator.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748191772825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Gen Note_Generator:u_generator\|PWM_Gen:u_pwm_gen " "Elaborating entity \"PWM_Gen\" for hierarchy \"Note_Generator:u_generator\|PWM_Gen:u_pwm_gen\"" {  } { { "Note_Generator.v" "u_pwm_gen" { Text "D:/Quartus_Project/Music_Box/Note_Generator.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748191772830 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Array_KeyBoard.v" "" { Text "D:/Quartus_Project/Music_Box/Array_KeyBoard.v" 36 -1 0 } } { "Array_KeyBoard.v" "" { Text "D:/Quartus_Project/Music_Box/Array_KeyBoard.v" 73 -1 0 } } { "Array_KeyBoard.v" "" { Text "D:/Quartus_Project/Music_Box/Array_KeyBoard.v" 57 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1748191774001 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1748191774001 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] VCC " "Pin \"led\[7\]\" is stuck at VCC" {  } { { "Music_Box.v" "" { Text "D:/Quartus_Project/Music_Box/Music_Box.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748191774210 "|Music_Box|led[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748191774210 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748191774371 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748191775253 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus_Project/Music_Box/output_files/Music_Box.map.smsg " "Generated suppressed messages file D:/Quartus_Project/Music_Box/output_files/Music_Box.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748191775349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748191775584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748191775584 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748191775720 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748191775720 ""} { "Info" "ICUT_CUT_TM_LCELLS" "334 " "Implemented 334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748191775720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748191775720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748191775758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 26 00:49:35 2025 " "Processing ended: Mon May 26 00:49:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748191775758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748191775758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748191775758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748191775758 ""}
