#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 10 12:49:07 2023
# Process ID: 12608
# Current directory: C:/Users/huang/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13780
# Log file: C:/Users/huang/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/huang/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 10 12:50:05 2023...
ed scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/huang/ECE527/MP5_HLS/MP5_HLS/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 906.684 ; gain = 181.102
update_compile_order -fileset sources_1
write_hwdef -force  -file C:/Users/huang/ECE527/MP5/MP5.sdk/design_1_wrapper.hdf
file copy -force C:/Users/huang/ECE527/MP5/MP5.runs/impl_1/design_1_wrapper.sysdef C:/Users/huang/ECE527/MP5/MP5.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/huang/ECE527/MP5/MP5.sdk -hwspec C:/Users/huang/ECE527/MP5/MP5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/huang/ECE527/MP5/MP5.sdk -hwspec C:/Users/huang/ECE527/MP5/MP5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:LeNet:1.0 - LeNet_0
Successfully read diagram <design_1> from BD file <C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1183.418 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.mode_64bit {0}] [get_bd_cells axi_timer_0]
endgroup
save_bd_design
Wrote  : <C:\Users\huang\ECE527\MP5\MP5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
reset_run design_1_axi_timer_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-927] Following properties on pin /LeNet_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\huang\ECE527\MP5\MP5.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'LeNet_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'LeNet_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'LeNet_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'LeNet_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LeNet_0 .
Exporting to file c:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_4/bd_0/hw_handoff/design_1_axi_smc_4.hwh
Generated Block Design Tcl file c:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_4/bd_0/hw_handoff/design_1_axi_smc_4_bd.tcl
Generated Hardware Definition File c:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_4/bd_0/synth/design_1_axi_smc_4.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 778.695 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_timer_0_0, cache-ID = d1c7ecea75bea0e4; cache size = 778.695 MB.
[Fri Nov 10 12:52:29 2023] Launched synth_1...
Run output will be captured here: C:/Users/huang/ECE527/MP5/MP5.runs/synth_1/runme.log
[Fri Nov 10 12:52:29 2023] Launched impl_1...
Run output will be captured here: C:/Users/huang/ECE527/MP5/MP5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1381.605 ; gain = 198.188
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 1939 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2650.691 ; gain = 16.293
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2650.691 ; gain = 16.293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2650.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 198 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 123 instances
  SRLC32E => SRL16E: 11 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 2776.562 ; gain = 1394.957
open_report: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2902.430 ; gain = 110.793
file copy -force C:/Users/huang/ECE527/MP5/MP5.runs/impl_1/design_1_wrapper.sysdef C:/Users/huang/ECE527/MP5/MP5.sdk/design_1_wrapper.hdf

file copy -force C:/Users/huang/ECE527/MP5/MP5.runs/impl_1/design_1_wrapper.sysdef C:/Users/huang/ECE527/MP5/MP5.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/huang/ECE527/MP5/MP5.sdk -hwspec C:/Users/huang/ECE527/MP5/MP5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/huang/ECE527/MP5/MP5.sdk -hwspec C:/Users/huang/ECE527/MP5/MP5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/huang/ECE527/MP5_HLS/MP5_HLS/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/huang/ECE527/MP5_HLS/MP5_HLS/solution1'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:LeNet:1.0 [get_ips  design_1_LeNet_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_LeNet_0_0 (Lenet 1.0) from revision 2113289385 to revision 2113289468
Wrote  : <C:\Users\huang\ECE527\MP5\MP5.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/huang/ECE527/MP5/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_LeNet_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-927] Following properties on pin /LeNet_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\huang\ECE527\MP5\MP5.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'LeNet_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'LeNet_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'LeNet_0_m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'LeNet_0_m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
WARNING: [IP_Flow 19-519] IP 'design_1_LeNet_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.
INFO: [BD 41-1029] Generation completed for the IP Integrator block LeNet_0 .
Exporting to file c:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_4/bd_0/hw_handoff/design_1_axi_smc_4.hwh
Generated Block Design Tcl file c:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_4/bd_0/hw_handoff/design_1_axi_smc_4_bd.tcl
Generated Hardware Definition File c:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_4/bd_0/synth/design_1_axi_smc_4.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3794.242 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all design_1_LeNet_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = bff70cfbc061a5b1; cache size = 703.012 MB.
export_ip_user_files -of_objects [get_files C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 10 design_1_LeNet_0_0_synth_1
[Fri Nov 10 13:08:54 2023] Launched design_1_LeNet_0_0_synth_1...
Run output will be captured here: C:/Users/huang/ECE527/MP5/MP5.runs/design_1_LeNet_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/huang/ECE527/MP5/MP5.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/huang/ECE527/MP5/MP5.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/huang/ECE527/MP5/MP5.ip_user_files -ipstatic_source_dir C:/Users/huang/ECE527/MP5/MP5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/huang/ECE527/MP5/MP5.cache/compile_simlib/modelsim} {questa=C:/Users/huang/ECE527/MP5/MP5.cache/compile_simlib/questa} {riviera=C:/Users/huang/ECE527/MP5/MP5.cache/compile_simlib/riviera} {activehdl=C:/Users/huang/ECE527/MP5/MP5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Fri Nov 10 13:12:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/huang/ECE527/MP5/MP5.runs/synth_1/runme.log
[Fri Nov 10 13:12:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/huang/ECE527/MP5/MP5.runs/impl_1/runme.log
file copy -force C:/Users/huang/ECE527/MP5/MP5.runs/impl_1/design_1_wrapper.sysdef C:/Users/huang/ECE527/MP5/MP5.sdk/design_1_wrapper.hdf

file copy -force C:/Users/huang/ECE527/MP5/MP5.runs/impl_1/design_1_wrapper.sysdef C:/Users/huang/ECE527/MP5/MP5.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/huang/ECE527/MP5/MP5.sdk -hwspec C:/Users/huang/ECE527/MP5/MP5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/huang/ECE527/MP5/MP5.sdk -hwspec C:/Users/huang/ECE527/MP5/MP5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/huang/ECE527/MP5/MP5.sdk -hwspec C:/Users/huang/ECE527/MP5/MP5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/huang/ECE527/MP5/MP5.sdk -hwspec C:/Users/huang/ECE527/MP5/MP5.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
archive_project C:/Users/huang/ECE527/MP5.xpr.zip -temp_dir C:/Users/huang/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12608-yh_dell -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/huang/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-12608-yh_dell' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/huang/ECE527/MP5_HLS/MP5_HLS/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_processing_system7_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_smc_4_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xbar_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_LeNet_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_smc_4_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_LeNet_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_LeNet_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_LeNet_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_smc_4'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_smc_4'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
