#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Nov 24 15:02:05 2017
# Process ID: 11332
# Current directory: C:/TEMP/Labo4/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10156 C:\TEMP\Labo4\lab4\lab4.xpr
# Log file: C:/TEMP/Labo4/lab4/vivado.log
# Journal file: C:/TEMP/Labo4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TEMP/Labo4/lab4/lab4.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {c:/TEMP/Labo4/ip_repo C:/TEMP/Labo4/SobelLab4} [current_project]
update_ip_catalog
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP1 {1} CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_EN_CLK3_PORT {1} CONFIG.PCW_EN_RST0_PORT {0} CONFIG.PCW_EN_RST3_PORT {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N]
endgroup
delete_bd_objs [get_bd_nets rst_ps7_0_76M_interconnect_aresetn] [get_bd_cells rst_ps7_0_76M]
startgroup
create_bd_cell -type ip -vlnv polymtl.ca:hls:sobel_filter:1.0 sobel_filter_0
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/sobel_filter_0/m_axi_gmem" intc_ip "New AXI SmartConnect" Clk_xbar "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_master "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK3 (100 MHz)" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/zed_hdmi_display/axi_vdma_0/M_AXI_MM2S" intc_ip "New AXI SmartConnect" Clk_xbar "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_master "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK3 (100 MHz)" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
undo
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/sobel_filter_0/m_axi_gmem2" intc_ip "New AXI SmartConnect" Clk_xbar "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_master "/processing_system7_0/FCLK_CLK3 (100 MHz)" Clk_slave "/processing_system7_0/FCLK_CLK3 (100 MHz)" }  [get_bd_intf_pins processing_system7_0/S_AXI_HP2]
undo
undo
undo
undo
undo
undo
