Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,66
design__instance__area,1010.62
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000015157588677539025
power__switching__total,0.000003266305157012539
power__leakage__total,0.0000017393922462360933
power__total,0.000020163286535535008
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2510700052258199
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25103123068558825
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.128893649401995
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.451825145641836
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.128894
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.523882
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2521974089836363
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2521605218225999
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6606894107702073
timing__setup__ws__corner:nom_slow_1p08V_125C,15.040857873796282
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.660689
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.827738
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25150476857455906
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25146702099065427
timing__hold__ws__corner:nom_typ_1p20V_25C,0.32227593728083503
timing__setup__ws__corner:nom_typ_1p20V_25C,15.300195321542246
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.322276
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.921627
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2510700052258199
clock__skew__worst_setup,0.25103123068558825
timing__hold__ws,0.128893649401995
timing__setup__ws,15.040857873796282
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.128894
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.827738
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,66
design__instance__area__stdcell,1010.62
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0349194
design__instance__utilization__stdcell,0.0349194
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:sequential_cell,8
design__instance__area__class:sequential_cell,377.395
design__instance__count__class:multi_input_combinational_cell,38
design__instance__area__class:multi_input_combinational_cell,328.406
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1174.42
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,17
design__instance__count__class:timing_repair_buffer,17
design__instance__area__class:timing_repair_buffer,277.603
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,93
route__net__special,2
route__drc_errors__iter:0,8
route__wirelength__iter:0,1129
route__drc_errors__iter:1,2
route__wirelength__iter:1,1110
route__drc_errors__iter:2,2
route__wirelength__iter:2,1107
route__drc_errors__iter:3,0
route__wirelength__iter:3,1104
route__drc_errors,0
route__wirelength,1104
route__vias,327
route__vias__singlecut,327
route__vias__multicut,0
design__disconnected_pin__count,18
design__critical_disconnected_pin__count,0
route__wirelength__max,107.745
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,25
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,25
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,25
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,25
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000019874
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000278592
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,2.42689E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000278592
design_powergrid__voltage__worst,0.00000278592
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000278592
design_powergrid__drop__worst__net:VPWR,0.0000019874
design_powergrid__voltage__worst__net:VGND,0.00000278592
design_powergrid__drop__worst__net:VGND,0.00000278592
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,2.519999999999999801261947075803337980914875515736639499664306640625E-7
ir__drop__worst,0.00000199000000000000000523994909962244292955801938660442829132080078125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
