#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jan 19 14:22:23 2022
# Process ID: 3932
# Current directory: C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SPI_3MHz_20220113/Cmod-A7_SPI_3MHz_20220113.runs/synth_1
# Command line: vivado.exe -log FPGA_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_TOP.tcl
# Log file: C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SPI_3MHz_20220113/Cmod-A7_SPI_3MHz_20220113.runs/synth_1/FPGA_TOP.vds
# Journal file: C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SPI_3MHz_20220113/Cmod-A7_SPI_3MHz_20220113.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FPGA_TOP.tcl -notrace
