;redcode
;assert 1
	SPL 0, #72
	CMP -7, <-420
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB #2, 0
	SUB 2, 250
	SUB #2, 0
	SUB @605, <2
	SPL -7, @-20
	DJN <127, 100
	SUB 2, 250
	CMP #13, <-0
	ADD -0, 0
	SUB #2, 0
	SUB @127, 100
	SUB 12, @10
	SUB @127, 100
	SUB 12, @0
	SUB 12, @0
	SPL 12, #0
	SUB -7, <-420
	SPL 0, #72
	SUB 583, @11
	SUB 583, @11
	SLT -10, 9
	CMP #-1, 0
	SPL 12, #0
	SUB @0, @2
	SUB 802, -250
	SUB 583, @11
	SUB #2, 0
	SPL 0, #72
	SPL <2
	MOV @121, 106
	SPL <2
	CMP -7, <-420
	SPL 0, #542
	SUB <0, @2
	CMP -7, <-420
	MOV -7, <-20
	SUB 2, 250
	SUB <0, @2
	SUB 2, 250
	SUB 270, 501
	SUB 831, 110
	SLT -10, 9
	SUB @-127, 106
	SUB #-1, 0
	SUB @127, 106
	SUB 12, @0
	MOV -1, <-26
	CMP #-1, 0
	DJN -1, @-20
	SPL 0, #72
	SUB 2, 250
	SUB #13, <-0
	ADD @21, 3
	ADD 85, 20
	JMZ -7, @-520
	SUB 2, 250
	SUB 2, 250
	SUB 831, 110
	JMP -7, @-20
	JMZ -7, @-520
	SPL 0, #542
	DAT <0, <2
	SLT -0, @2
	SUB #2, 0
	JMP -7, @-20
	DAT #127, #106
	SLT -10, 9
	SPL -7, @-20
	SPL 0, #72
	SPL -7, @-20
	SLT -10, 9
	DAT #605, #5
	JMP 100, 90
	SLT #13, <-0
	SUB #2, 0
	DJN 0, #2
	JMP 100, 90
	DJN 0, #2
	DAT #605, #5
	SUB 831, 110
	CMP 831, 110
