//
// Generated by LLVM NVPTX Back-End
//

.version 7.5
.target sm_80
.address_size 64

	// .globl	neg_kernel_0d1d2d

.visible .entry neg_kernel_0d1d2d(
	.param .u64 neg_kernel_0d1d2d_param_0,
	.param .u64 neg_kernel_0d1d2d_param_1,
	.param .u32 neg_kernel_0d1d2d_param_2
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<9>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<6>;

	ld.param.u64 	%rd3, [neg_kernel_0d1d2d_param_0];
	ld.param.u64 	%rd4, [neg_kernel_0d1d2d_param_1];
	mov.u32 	%r3, %tid.x;
	and.b32  	%r4, %r3, 3;
	ld.param.u32 	%r5, [neg_kernel_0d1d2d_param_2];
	mov.u32 	%r6, %ctaid.x;
	shl.b32 	%r7, %r6, 2;
	or.b32  	%r8, %r7, %r4;
	setp.lt.s32 	%p1, %r8, %r5;
	mul.wide.s32 	%rd5, %r8, 4;
	add.s64 	%rd1, %rd3, %rd5;
	@%p1 ld.global.b32 { %r1 }, [ %rd1 + 0 ];
	mov.b32 	%f1, %r1;
	mov.f32 	%f2, 0f00000000;
	sub.f32 	%f3, %f2, %f1;
	add.s64 	%rd2, %rd4, %rd5;
	mov.b32 	%r2, %f3;
	@%p1 st.global.b32 [ %rd2 + 0 ], { %r2 };
	ret;

}
