<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_ep Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>dwc_ep Struct Reference</h1><!-- doxytag: class="dwc_ep" -->The <code><a class="el" href="structdwc__ep.html">dwc_ep</a></code> structure represents the state of a single endpoint when acting in device mode.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1dd76dafde9ac2a466d64a5acbc35214"></a><!-- doxytag: member="dwc_ep::num" ref="1dd76dafde9ac2a466d64a5acbc35214" args="" -->
uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#1dd76dafde9ac2a466d64a5acbc35214">num</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EP number used for register address lookup. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b882b6b7c857100ed20600e94ea37760"></a><!-- doxytag: member="dwc_ep::is_in" ref="b882b6b7c857100ed20600e94ea37760" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#b882b6b7c857100ed20600e94ea37760">is_in</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EP direction 0 = OUT. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="63b7a1a3ee32df393ff10d8bfc5c8648"></a><!-- doxytag: member="dwc_ep::active" ref="63b7a1a3ee32df393ff10d8bfc5c8648" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#63b7a1a3ee32df393ff10d8bfc5c8648">active</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EP active. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ffa14f48094778143353b845b5d238cd"></a><!-- doxytag: member="dwc_ep::tx_fifo_num" ref="ffa14f48094778143353b845b5d238cd" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#ffa14f48094778143353b845b5d238cd">tx_fifo_num</a>:4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Periodic Tx FIFO # for IN EPs For INTR EP set to 0 to use non-periodic Tx FIFO If dedicated Tx FIFOs are enabled for all IN Eps - Tx FIFO # FOR IN EPs. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="17b10677bd9b0a1d612dd4ce2fb0eb0f"></a><!-- doxytag: member="dwc_ep::type" ref="17b10677bd9b0a1d612dd4ce2fb0eb0f" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#17b10677bd9b0a1d612dd4ce2fb0eb0f">type</a>:2</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EP type: 0 - Control, 1 - ISOC, 2 - BULK, 3 - INTR. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="4ceafa9e067ba462ab38c20ffcf8d597"></a><!-- doxytag: member="dwc_ep::data_pid_start" ref="4ceafa9e067ba462ab38c20ffcf8d597" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#4ceafa9e067ba462ab38c20ffcf8d597">data_pid_start</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DATA start PID for INTR and BULK EP. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="0692ad9970f4ff48b4210577a6bf86ee"></a><!-- doxytag: member="dwc_ep::even_odd_frame" ref="0692ad9970f4ff48b4210577a6bf86ee" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#0692ad9970f4ff48b4210577a6bf86ee">even_odd_frame</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame (even/odd) for ISOC EP. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d17473ece3c9a34f5e7a230d3315de94"></a><!-- doxytag: member="dwc_ep::maxpacket" ref="d17473ece3c9a34f5e7a230d3315de94" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#d17473ece3c9a34f5e7a230d3315de94">maxpacket</a>:11</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Max Packet bytes. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="f60095e5ebedf7f98f3bfea77ce9a755"></a><!-- doxytag: member="dwc_ep::maxxfer" ref="f60095e5ebedf7f98f3bfea77ce9a755" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#f60095e5ebedf7f98f3bfea77ce9a755">maxxfer</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Max Transfer size. <br></td></tr>
<tr><td colspan="2"><div class="groupHeader">Transfer state</div></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b40ce70422b6d105a855a8df4b33d45d"></a><!-- doxytag: member="dwc_ep::dma_addr" ref="b40ce70422b6d105a855a8df4b33d45d" args="" -->
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#b40ce70422b6d105a855a8df4b33d45d">dma_addr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to the beginning of the transfer buffer -- do not modify during transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1a43e464429530e874472092e0e1af09"></a><!-- doxytag: member="dwc_ep::dma_desc_addr" ref="1a43e464429530e874472092e0e1af09" args="" -->
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#1a43e464429530e874472092e0e1af09">dma_desc_addr</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="57e934b26e76939912eaa76321075a0d"></a><!-- doxytag: member="dwc_ep::desc_addr" ref="57e934b26e76939912eaa76321075a0d" args="" -->
<a class="el" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#57e934b26e76939912eaa76321075a0d">desc_addr</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d0cda8ded2e5142d9a1c9c17efc5812f"></a><!-- doxytag: member="dwc_ep::start_xfer_buff" ref="d0cda8ded2e5142d9a1c9c17efc5812f" args="" -->
uint8_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#d0cda8ded2e5142d9a1c9c17efc5812f">start_xfer_buff</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="97fa9bf5c31ba734d54f70e6fe6ae8eb"></a><!-- doxytag: member="dwc_ep::xfer_buff" ref="97fa9bf5c31ba734d54f70e6fe6ae8eb" args="" -->
uint8_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#97fa9bf5c31ba734d54f70e6fe6ae8eb">xfer_buff</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">pointer to the transfer buffer <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="36d4010478ceb27479c0b12b376a7924"></a><!-- doxytag: member="dwc_ep::xfer_len" ref="36d4010478ceb27479c0b12b376a7924" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#36d4010478ceb27479c0b12b376a7924">xfer_len</a>:19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of bytes to transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="23d4871510b5bcb54fbf0674d8f122bd"></a><!-- doxytag: member="dwc_ep::xfer_count" ref="23d4871510b5bcb54fbf0674d8f122bd" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#23d4871510b5bcb54fbf0674d8f122bd">xfer_count</a>:19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of bytes transferred. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="8c6340435beba0b8c025a4677602acab"></a><!-- doxytag: member="dwc_ep::sent_zlp" ref="8c6340435beba0b8c025a4677602acab" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#8c6340435beba0b8c025a4677602acab">sent_zlp</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Sent ZLP. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5a218f200cff0491b735f43fed5176bf"></a><!-- doxytag: member="dwc_ep::total_len" ref="5a218f200cff0491b735f43fed5176bf" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#5a218f200cff0491b735f43fed5176bf">total_len</a>:19</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total len for control transfer. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="0d30d306e370810fc819f6ef735c7e67"></a><!-- doxytag: member="dwc_ep::stall_clear_flag" ref="0d30d306e370810fc819f6ef735c7e67" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#0d30d306e370810fc819f6ef735c7e67">stall_clear_flag</a>:1</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">stall clear flag <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="5e5bfcc93d41670bc0d29ad5f0f35871"></a><!-- doxytag: member="dwc_ep::desc_cnt" ref="5e5bfcc93d41670bc0d29ad5f0f35871" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#5e5bfcc93d41670bc0d29ad5f0f35871">desc_cnt</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Allocated DMA Desc count. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="553936d1d003413d00a24330274887f9"></a><!-- doxytag: member="dwc_ep::dma_addr0" ref="553936d1d003413d00a24330274887f9" args="" -->
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#553936d1d003413d00a24330274887f9">dma_addr0</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DMA addresses of ISOC buffers. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="02dc1be77d505b19f14651fe9805c97f"></a><!-- doxytag: member="dwc_ep::dma_addr1" ref="02dc1be77d505b19f14651fe9805c97f" args="" -->
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#02dc1be77d505b19f14651fe9805c97f">dma_addr1</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d571f49545171ea167193edac7984173"></a><!-- doxytag: member="dwc_ep::iso_dma_desc_addr" ref="d571f49545171ea167193edac7984173" args="" -->
dwc_dma_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#d571f49545171ea167193edac7984173">iso_dma_desc_addr</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4e11d12099ad64dd5048a3a210fc9f6"></a><!-- doxytag: member="dwc_ep::iso_desc_addr" ref="a4e11d12099ad64dd5048a3a210fc9f6" args="" -->
<a class="el" href="structdwc__otg__dev__dma__desc.html">dwc_otg_dev_dma_desc_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#a4e11d12099ad64dd5048a3a210fc9f6">iso_desc_addr</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="b6d727e366ac589d304256c758d2d44a"></a><!-- doxytag: member="dwc_ep::xfer_buff0" ref="b6d727e366ac589d304256c758d2d44a" args="" -->
uint8_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#b6d727e366ac589d304256c758d2d44a">xfer_buff0</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">pointer to the transfer buffers <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="36ff87362a0da5bce95eaf85522d49ff"></a><!-- doxytag: member="dwc_ep::xfer_buff1" ref="36ff87362a0da5bce95eaf85522d49ff" args="" -->
uint8_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#36ff87362a0da5bce95eaf85522d49ff">xfer_buff1</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="53033f174854701986545f05502e1cad"></a><!-- doxytag: member="dwc_ep::proc_buf_num" ref="53033f174854701986545f05502e1cad" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#53033f174854701986545f05502e1cad">proc_buf_num</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">number of ISOC Buffer is processing <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="4638b25387e59a5a4721a503b5279dfc"></a><!-- doxytag: member="dwc_ep::buf_proc_intrvl" ref="4638b25387e59a5a4721a503b5279dfc" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#4638b25387e59a5a4721a503b5279dfc">buf_proc_intrvl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interval of ISOC Buffer processing. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="4672369f4724db642856d72d5048213e"></a><!-- doxytag: member="dwc_ep::data_per_frame" ref="4672369f4724db642856d72d5048213e" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#4672369f4724db642856d72d5048213e">data_per_frame</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data size for regular frame. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="c505483882bd67a7b0076851f693f2cc"></a><!-- doxytag: member="dwc_ep::data_pattern_frame" ref="c505483882bd67a7b0076851f693f2cc" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#c505483882bd67a7b0076851f693f2cc">data_pattern_frame</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data size for pattern frame. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1b9094ddfba3cddf397fd308cdbf4c81"></a><!-- doxytag: member="dwc_ep::sync_frame" ref="1b9094ddfba3cddf397fd308cdbf4c81" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#1b9094ddfba3cddf397fd308cdbf4c81">sync_frame</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame number of pattern data. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d9e9ffe348764ababc3165ed04f9ec6c"></a><!-- doxytag: member="dwc_ep::bInterval" ref="d9e9ffe348764ababc3165ed04f9ec6c" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#d9e9ffe348764ababc3165ed04f9ec6c">bInterval</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">bInterval <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="fe51420474de8a9d74fc9c4adc811c4b"></a><!-- doxytag: member="dwc_ep::pkt_per_frm" ref="fe51420474de8a9d74fc9c4adc811c4b" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#fe51420474de8a9d74fc9c4adc811c4b">pkt_per_frm</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ISO Packet number per frame. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="1e9f4d08454c973c17acb3e52a2c3689"></a><!-- doxytag: member="dwc_ep::next_frame" ref="1e9f4d08454c973c17acb3e52a2c3689" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#1e9f4d08454c973c17acb3e52a2c3689">next_frame</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Next frame num for which will be setup DMA Desc. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="46349fb0608d8c6849ced211b0628c15"></a><!-- doxytag: member="dwc_ep::pkt_cnt" ref="46349fb0608d8c6849ced211b0628c15" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#46349fb0608d8c6849ced211b0628c15">pkt_cnt</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of packets per buffer processing. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a8ed15a24123a2dad6861da7d61dfb48"></a><!-- doxytag: member="dwc_ep::pkt_info" ref="a8ed15a24123a2dad6861da7d61dfb48" args="" -->
<a class="el" href="structiso__pkt__info.html">iso_pkt_info_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#a8ed15a24123a2dad6861da7d61dfb48">pkt_info</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Info for all isoc packets. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d4e63c7d944c2b48260b4a75c2b58925"></a><!-- doxytag: member="dwc_ep::cur_pkt" ref="d4e63c7d944c2b48260b4a75c2b58925" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#d4e63c7d944c2b48260b4a75c2b58925">cur_pkt</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">current pkt number <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="d3bc23598a77d3cca52c70a28afc6b5e"></a><!-- doxytag: member="dwc_ep::cur_pkt_addr" ref="d3bc23598a77d3cca52c70a28afc6b5e" args="" -->
uint8_t *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#d3bc23598a77d3cca52c70a28afc6b5e">cur_pkt_addr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">current pkt number <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="ed4594c9f6c2bcbcf6f1bbe9e9c64061"></a><!-- doxytag: member="dwc_ep::cur_pkt_dma_addr" ref="ed4594c9f6c2bcbcf6f1bbe9e9c64061" args="" -->
uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__ep.html#ed4594c9f6c2bcbcf6f1bbe9e9c64061">cur_pkt_dma_addr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">current pkt number <br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
The <code><a class="el" href="structdwc__ep.html">dwc_ep</a></code> structure represents the state of a single endpoint when acting in device mode. 
<p>
It contains the data items needed for an endpoint to be activated and transfer packets. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__cil_8h-source.html#l00088">88</a> of file <a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a>.<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__cil_8h-source.html">dwc_otg_cil.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:49 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
