# ASIC

.
├── LAB-1/
│   ├── RTL codes (adder, counter, flip-flops)
│   └── Simulation using Cadence NCLaunch
│
├── LAB-2/
│   ├── Basic synthesis flow
│   ├── Timing constraints (.g / .sdc)
│   └── Reports (area, timing, power)
│
├── LAB-3/
│   ├── RTL synthesis using Cadence Genus
│   ├── Script-based constraint definition
│   └── Gate-level netlist generation
│
├── LAB-4/
│   ├── Datapath and Control Path designs
│   ├── Multiplication, GCD, Booth’s algorithm
│   └── FSM-based controllers
│
├── LAB-5/
│   ├── Physical design using Innovus
│   ├── Floorplanning, CTS, routing
│   └── Adding CPU implementation
│
├── LAB-6/
│   ├── Pre-synthesis verification
│   ├── Post-synthesis verification
│   └── 2x2 Multiplier physical design
│
└── README.md
