Analysis & Synthesis report for compile
Sun Nov 18 19:40:21 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |main|game_data:data|logic_state
 10. State Machine - |main|game_ctrl:control|g_curr
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for game_data:data|ram:game_state|altsyncram:altsyncram_component|altsyncram_6bm2:auto_generated
 16. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated
 17. Parameter Settings for User Entity Instance: game_data:data|ram:game_state|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 24. Parameter Settings for Inferred Entity Instance: game_data:data|lpm_divide:Mod1
 25. Parameter Settings for Inferred Entity Instance: game_data:data|lpm_divide:Div1
 26. altsyncram Parameter Settings by Entity Instance
 27. altpll Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "game_data:data|ram:game_state"
 29. Port Connectivity Checks: "controller:keyboard"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 18 19:40:20 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; compile                                     ;
; Top-level Entity Name           ; main                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 700                                         ;
; Total pins                      ; 62                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 131,584                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; main               ; compile            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+-----------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                     ; Library ;
+-----------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; ../ram.v                                ; yes             ; User Wizard-Generated File   ; /media/edtoaster/LABS/csc258/fpga-lightbike/ram.v                                ;         ;
; ../drivers/vga/vga_pll.v                ; yes             ; User Wizard-Generated File   ; /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_pll.v                ;         ;
; ../drivers/vga/vga_controller.v         ; yes             ; User Verilog HDL File        ; /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_controller.v         ;         ;
; ../drivers/vga/vga_address_translator.v ; yes             ; User Verilog HDL File        ; /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_address_translator.v ;         ;
; ../drivers/vga/vga_adapter.v            ; yes             ; User Verilog HDL File        ; /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_adapter.v            ;         ;
; ../drivers/keyboard.v                   ; yes             ; User Verilog HDL File        ; /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/keyboard.v                   ;         ;
; ../main.v                               ; yes             ; User Verilog HDL File        ; /media/edtoaster/LABS/csc258/fpga-lightbike/main.v                               ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                 ; /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf         ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                 ; /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc  ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                 ; /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                 ; /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/lpm_decode.inc         ;         ;
; aglobal180.inc                          ; yes             ; Megafunction                 ; /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/aglobal180.inc         ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                 ; /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/a_rdenreg.inc          ;         ;
; altrom.inc                              ; yes             ; Megafunction                 ; /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/altrom.inc             ;         ;
; altram.inc                              ; yes             ; Megafunction                 ; /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/altram.inc             ;         ;
; altdpram.inc                            ; yes             ; Megafunction                 ; /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; db/altsyncram_6bm2.tdf                  ; yes             ; Auto-Generated Megafunction  ; /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/altsyncram_6bm2.tdf       ;         ;
; db/altsyncram_s6m1.tdf                  ; yes             ; Auto-Generated Megafunction  ; /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/altsyncram_s6m1.tdf       ;         ;
; db/decode_7la.tdf                       ; yes             ; Auto-Generated Megafunction  ; /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/decode_7la.tdf            ;         ;
; db/decode_01a.tdf                       ; yes             ; Auto-Generated Megafunction  ; /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/decode_01a.tdf            ;         ;
; db/mux_lfb.tdf                          ; yes             ; Auto-Generated Megafunction  ; /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/mux_lfb.tdf               ;         ;
; altpll.tdf                              ; yes             ; Megafunction                 ; /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/altpll.tdf             ;         ;
; stratix_pll.inc                         ; yes             ; Megafunction                 ; /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/stratix_pll.inc        ;         ;
; stratixii_pll.inc                       ; yes             ; Megafunction                 ; /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/stratixii_pll.inc      ;         ;
; cycloneii_pll.inc                       ; yes             ; Megafunction                 ; /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc      ;         ;
; db/altpll_80u.tdf                       ; yes             ; Auto-Generated Megafunction  ; /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/altpll_80u.tdf            ;         ;
; lpm_divide.tdf                          ; yes             ; Megafunction                 ; /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/lpm_divide.tdf         ;         ;
; abs_divider.inc                         ; yes             ; Megafunction                 ; /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/abs_divider.inc        ;         ;
; sign_div_unsign.inc                     ; yes             ; Megafunction                 ; /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc    ;         ;
; db/lpm_divide_q3m.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/lpm_divide_q3m.tdf        ;         ;
; db/sign_div_unsign_tlh.tdf              ; yes             ; Auto-Generated Megafunction  ; /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/sign_div_unsign_tlh.tdf   ;         ;
; db/alt_u_div_00f.tdf                    ; yes             ; Auto-Generated Megafunction  ; /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/alt_u_div_00f.tdf         ;         ;
; db/lpm_divide_nbm.tdf                   ; yes             ; Auto-Generated Megafunction  ; /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/lpm_divide_nbm.tdf        ;         ;
+-----------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1306           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1831           ;
;     -- 7 input functions                    ; 4              ;
;     -- 6 input functions                    ; 774            ;
;     -- 5 input functions                    ; 64             ;
;     -- 4 input functions                    ; 102            ;
;     -- <=3 input functions                  ; 887            ;
;                                             ;                ;
; Dedicated logic registers                   ; 700            ;
;                                             ;                ;
; I/O pins                                    ; 62             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 131584         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 677            ;
; Total fan-out                               ; 9813           ;
; Average fan-out                             ; 3.67           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |main                                                   ; 1831 (28)           ; 700 (22)                  ; 131584            ; 0          ; 62   ; 0            ; |main                                                                                                                ; main                   ; work         ;
;    |controller:keyboard|                                ; 1186 (1186)         ; 551 (551)                 ; 0                 ; 0          ; 0    ; 0            ; |main|controller:keyboard                                                                                            ; controller             ; work         ;
;    |game_ctrl:control|                                  ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |main|game_ctrl:control                                                                                              ; game_ctrl              ; work         ;
;    |game_data:data|                                     ; 547 (228)           ; 94 (94)                   ; 16384             ; 0          ; 0    ; 0            ; |main|game_data:data                                                                                                 ; game_data              ; work         ;
;       |lpm_divide:Div1|                                 ; 154 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|game_data:data|lpm_divide:Div1                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_nbm:auto_generated|                ; 154 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|game_data:data|lpm_divide:Div1|lpm_divide_nbm:auto_generated                                                   ; lpm_divide_nbm         ; work         ;
;             |sign_div_unsign_tlh:divider|               ; 154 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|game_data:data|lpm_divide:Div1|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh    ; work         ;
;                |alt_u_div_00f:divider|                  ; 154 (154)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|game_data:data|lpm_divide:Div1|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; alt_u_div_00f          ; work         ;
;       |lpm_divide:Mod1|                                 ; 163 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|game_data:data|lpm_divide:Mod1                                                                                 ; lpm_divide             ; work         ;
;          |lpm_divide_q3m:auto_generated|                ; 163 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|game_data:data|lpm_divide:Mod1|lpm_divide_q3m:auto_generated                                                   ; lpm_divide_q3m         ; work         ;
;             |sign_div_unsign_tlh:divider|               ; 163 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|game_data:data|lpm_divide:Mod1|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; sign_div_unsign_tlh    ; work         ;
;                |alt_u_div_00f:divider|                  ; 163 (163)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|game_data:data|lpm_divide:Mod1|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; alt_u_div_00f          ; work         ;
;       |ram:game_state|                                  ; 2 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |main|game_data:data|ram:game_state                                                                                  ; ram                    ; work         ;
;          |altsyncram:altsyncram_component|              ; 2 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |main|game_data:data|ram:game_state|altsyncram:altsyncram_component                                                  ; altsyncram             ; work         ;
;             |altsyncram_6bm2:auto_generated|            ; 2 (2)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |main|game_data:data|ram:game_state|altsyncram:altsyncram_component|altsyncram_6bm2:auto_generated                   ; altsyncram_6bm2        ; work         ;
;    |vga_adapter:VGA|                                    ; 67 (3)              ; 30 (0)                    ; 115200            ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA                                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 12 (0)              ; 4 (0)                     ; 115200            ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|altsyncram:VideoMemory                                                                         ; altsyncram             ; work         ;
;          |altsyncram_s6m1:auto_generated|               ; 12 (0)              ; 4 (4)                     ; 115200            ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated                                          ; altsyncram_s6m1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated|decode_01a:rden_decode_b                 ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated|decode_7la:decode2                       ; decode_7la             ; work         ;
;             |mux_lfb:mux3|                              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated|mux_lfb:mux3                             ; mux_lfb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_address_translator:user_input_translator                                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_controller:controller                                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_pll:mypll                                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                          ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; Name                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF       ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; game_data:data|ram:game_state|altsyncram:altsyncram_component|altsyncram_6bm2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 8192         ; 2            ; 8192         ; 2            ; 16384  ; None      ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; 19200        ; 6            ; 19200        ; 6            ; 115200 ; black.mif ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |main|game_data:data|logic_state                                                                                                                                                                                                                               ;
+--------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+
; Name               ; logic_state.C_P2W ; logic_state.C_P1W ; logic_state.C_P0W ; logic_state.C_P2 ; logic_state.C_P1 ; logic_state.C_P0 ; logic_state.M_P2 ; logic_state.M_P1 ; logic_state.M_P0 ; logic_state.W_P2 ; logic_state.W_P1 ; logic_state.W_P0 ; logic_state.L_IDLE ;
+--------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+
; logic_state.L_IDLE ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                  ;
; logic_state.W_P0   ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                  ;
; logic_state.W_P1   ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                  ;
; logic_state.W_P2   ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                  ;
; logic_state.M_P0   ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                  ;
; logic_state.M_P1   ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; logic_state.M_P2   ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; logic_state.C_P0   ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; logic_state.C_P1   ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; logic_state.C_P2   ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; logic_state.C_P0W  ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; logic_state.C_P1W  ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
; logic_state.C_P2W  ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                  ;
+--------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |main|game_ctrl:control|g_curr                ;
+---------------+---------------+---------------+---------------+
; Name          ; g_curr.G_DISP ; g_curr.G_IDLE ; g_curr.G_GAME ;
+---------------+---------------+---------------+---------------+
; g_curr.G_IDLE ; 0             ; 0             ; 0             ;
; g_curr.G_GAME ; 0             ; 1             ; 1             ;
; g_curr.G_DISP ; 1             ; 1             ; 0             ;
+---------------+---------------+---------------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                            ;
+-----------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal             ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------+------------------------+
; controller:keyboard|pcf                             ; GND                             ; yes                    ;
; game_data:data|next_logic_state.C_P0_2031           ; game_ctrl:control|g_curr.G_GAME ; yes                    ;
; game_data:data|next_logic_state.C_P1_2025           ; game_ctrl:control|g_curr.G_GAME ; yes                    ;
; game_data:data|next_logic_state.C_P2_2019           ; game_ctrl:control|g_curr.G_GAME ; yes                    ;
; game_data:data|wren_a                               ; game_ctrl:control|g_curr.G_DISP ; yes                    ;
; game_data:data|data_a[0]                            ; game_data:data|data_a[0]        ; yes                    ;
; game_data:data|address_a[0]                         ; game_data:data|address_a[0]     ; yes                    ;
; game_data:data|address_a[1]                         ; game_data:data|address_a[0]     ; yes                    ;
; game_data:data|address_a[2]                         ; game_data:data|address_a[0]     ; yes                    ;
; game_data:data|address_a[3]                         ; game_data:data|address_a[0]     ; yes                    ;
; game_data:data|address_a[4]                         ; game_data:data|address_a[0]     ; yes                    ;
; game_data:data|address_a[5]                         ; game_data:data|address_a[0]     ; yes                    ;
; game_data:data|address_a[6]                         ; game_data:data|address_a[0]     ; yes                    ;
; game_data:data|address_a[7]                         ; game_data:data|address_a[0]     ; yes                    ;
; game_data:data|address_a[8]                         ; game_data:data|address_a[0]     ; yes                    ;
; game_data:data|address_a[9]                         ; game_data:data|address_a[0]     ; yes                    ;
; game_data:data|address_a[10]                        ; game_data:data|address_a[0]     ; yes                    ;
; game_data:data|address_a[11]                        ; game_data:data|address_a[0]     ; yes                    ;
; game_data:data|address_a[12]                        ; game_data:data|address_a[0]     ; yes                    ;
; game_data:data|data_a[1]                            ; game_data:data|data_a[0]        ; yes                    ;
; game_data:data|next_logic_state.M_P0_2049           ; game_ctrl:control|g_curr.G_GAME ; yes                    ;
; game_data:data|next_logic_state.M_P1_2043           ; game_ctrl:control|g_curr.G_GAME ; yes                    ;
; game_data:data|next_logic_state.M_P2_2037           ; game_ctrl:control|g_curr.G_GAME ; yes                    ;
; game_data:data|next_logic_state.W_P2_2055           ; game_ctrl:control|g_curr.G_GAME ; yes                    ;
; game_data:data|next_logic_state.W_P1_2061           ; game_ctrl:control|g_curr.G_GAME ; yes                    ;
; game_data:data|next_logic_state.W_P0_2067           ; game_ctrl:control|g_curr.G_GAME ; yes                    ;
; game_data:data|next_logic_state.C_P1W_2007          ; game_ctrl:control|g_curr.G_GAME ; yes                    ;
; game_data:data|next_logic_state.C_P0W_2013          ; game_ctrl:control|g_curr.G_GAME ; yes                    ;
; game_data:data|next_logic_state.C_P2W_2001          ; game_ctrl:control|g_curr.G_GAME ; yes                    ;
; game_data:data|next_logic_state.L_IDLE_2073         ; game_ctrl:control|g_curr.G_GAME ; yes                    ;
; Number of user-specified and inferred latches = 30  ;                                 ;                        ;
+-----------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+----------------------------------------+------------------------------------------+
; Register name                          ; Reason for Removal                       ;
+----------------------------------------+------------------------------------------+
; game_data:data|logic_state~2           ; Lost fanout                              ;
; game_data:data|logic_state~3           ; Lost fanout                              ;
; game_data:data|logic_state~4           ; Lost fanout                              ;
; game_data:data|logic_state~5           ; Lost fanout                              ;
; controller:keyboard|scan[17..20]       ; Merged with controller:keyboard|scan[16] ;
; controller:keyboard|scan[22,23]        ; Merged with controller:keyboard|scan[21] ;
; controller:keyboard|scan[8,9,11]       ; Merged with controller:keyboard|scan[10] ;
; controller:keyboard|scan[13..15]       ; Merged with controller:keyboard|scan[12] ;
; Total Number of Removed Registers = 16 ;                                          ;
+----------------------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 700   ;
; Number of registers using Synchronous Clear  ; 37    ;
; Number of registers using Synchronous Load   ; 84    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 71    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |main|game_data:data|disp_counter[0]                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |main|game_data:data|draw_counter[13]                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |main|game_data:data|draw_counter[7]                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |main|vga_adapter:VGA|vga_controller:controller|yCounter[0]                                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |main|controller:keyboard|data[11]                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|game_data:data|p_pos_x[0][5]                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_data:data|p_pos_y[0][0]                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |main|game_data:data|p_pos_x[0][2]                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_data:data|p_pos_y[0][2]                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_data:data|p_pos_x[1][1]                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_data:data|p_pos_y[1][5]                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|game_data:data|p_pos_x[1][6]                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_data:data|p_pos_y[1][2]                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|game_data:data|p_pos_x[2][3]                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_data:data|p_pos_y[2][1]                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_data:data|p_pos_x[2][6]                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |main|game_data:data|p_pos_y[2][4]                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|game_data:data|p_dir[0][1]                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|game_data:data|p_dir[1][1]                                                                        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |main|game_data:data|logic_state                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |main|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated|mux_lfb:mux3|result_node[5] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |main|game_data:data|address_a[0]                                                                       ;
; 7:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |main|game_data:data|Add1                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_data:data|ram:game_state|altsyncram:altsyncram_component|altsyncram_6bm2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_data:data|ram:game_state|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 2                    ; Signed Integer                                 ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 2                    ; Signed Integer                                 ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_6bm2      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 2         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 6                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 6                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_s6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 2          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game_data:data|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                               ;
; LPM_WIDTHD             ; 8              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: game_data:data|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                               ;
; LPM_WIDTHD             ; 8              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_nbm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 2                                                             ;
; Entity Instance                           ; game_data:data|ram:game_state|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 2                                                             ;
;     -- NUMWORDS_A                         ; 8192                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                        ;
;     -- WIDTH_B                            ; 2                                                             ;
;     -- NUMWORDS_B                         ; 8192                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 6                                                             ;
;     -- NUMWORDS_A                         ; 19200                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 6                                                             ;
;     -- NUMWORDS_B                         ; 19200                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "game_data:data|ram:game_state"                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wren_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:keyboard"                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_persist     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; out               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; make_lut[511..94] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; make_lut[92..91]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; make_lut[89..83]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; make_lut[81..60]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; make_lut[58..52]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; make_lut[50..29]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; make_lut[26..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; persist_lut       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; break_lut         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 700                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 13                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 47                          ;
;     SCLR              ; 16                          ;
;     SLD               ; 37                          ;
;     plain             ; 566                         ;
; arriav_lcell_comb     ; 1833                        ;
;     arith             ; 272                         ;
;         0 data inputs ; 28                          ;
;         1 data inputs ; 90                          ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 68                          ;
;         4 data inputs ; 36                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 1510                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 502                         ;
;         3 data inputs ; 100                         ;
;         4 data inputs ; 62                          ;
;         5 data inputs ; 64                          ;
;         6 data inputs ; 774                         ;
;     shared            ; 47                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 4                           ;
; boundary_port         ; 62                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 20                          ;
;                       ;                             ;
; Max LUT depth         ; 19.10                       ;
; Average LUT depth     ; 6.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Nov 18 19:40:06 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off compile -c compile
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/ram.v
    Info (12023): Found entity 1: ram File: /media/edtoaster/LABS/csc258/fpga-lightbike/ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/keyboard.v
    Info (12023): Found entity 1: controller File: /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/keyboard.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file /media/edtoaster/LABS/csc258/fpga-lightbike/main.v
    Info (12023): Found entity 1: main File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 1
    Info (12023): Found entity 2: game_ctrl File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 128
    Info (12023): Found entity 3: game_data File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 186
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "controller" for hierarchy "controller:keyboard" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 45
Warning (10230): Verilog HDL assignment warning at keyboard.v(81): truncated value with size 25 to match size of target (24) File: /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/keyboard.v Line: 81
Info (10041): Inferred latch for "pcf" at keyboard.v(17) File: /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/keyboard.v Line: 17
Info (12128): Elaborating entity "game_ctrl" for hierarchy "game_ctrl:control" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 66
Info (10264): Verilog HDL Case Statement information at main.v(177): all case item expressions in this case statement are onehot File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 177
Info (12128): Elaborating entity "game_data" for hierarchy "game_data:data" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 93
Info (10264): Verilog HDL Case Statement information at main.v(305): all case item expressions in this case statement are onehot File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 305
Warning (10240): Verilog HDL Always Construct warning at main.v(301): inferring latch(es) for variable "wren_a", which holds its previous value in one or more paths through the always construct File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Warning (10240): Verilog HDL Always Construct warning at main.v(301): inferring latch(es) for variable "address_a", which holds its previous value in one or more paths through the always construct File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Warning (10240): Verilog HDL Always Construct warning at main.v(301): inferring latch(es) for variable "data_a", which holds its previous value in one or more paths through the always construct File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Warning (10240): Verilog HDL Always Construct warning at main.v(301): inferring latch(es) for variable "next_logic_state", which holds its previous value in one or more paths through the always construct File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Info (10264): Verilog HDL Case Statement information at main.v(364): all case item expressions in this case statement are onehot File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 364
Warning (10230): Verilog HDL assignment warning at main.v(381): truncated value with size 8 to match size of target (7) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 381
Warning (10230): Verilog HDL assignment warning at main.v(382): truncated value with size 8 to match size of target (7) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 382
Warning (10230): Verilog HDL assignment warning at main.v(383): truncated value with size 8 to match size of target (7) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 383
Warning (10230): Verilog HDL assignment warning at main.v(385): truncated value with size 7 to match size of target (6) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 385
Warning (10230): Verilog HDL assignment warning at main.v(386): truncated value with size 7 to match size of target (6) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 386
Warning (10230): Verilog HDL assignment warning at main.v(387): truncated value with size 7 to match size of target (6) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 387
Warning (10230): Verilog HDL assignment warning at main.v(391): truncated value with size 32 to match size of target (13) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 391
Info (10264): Verilog HDL Case Statement information at main.v(394): all case item expressions in this case statement are onehot File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 394
Warning (10230): Verilog HDL assignment warning at main.v(514): truncated value with size 15 to match size of target (13) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 514
Warning (10230): Verilog HDL assignment warning at main.v(522): truncated value with size 32 to match size of target (15) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 522
Warning (10230): Verilog HDL assignment warning at main.v(530): truncated value with size 15 to match size of target (8) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 530
Warning (10230): Verilog HDL assignment warning at main.v(531): truncated value with size 15 to match size of target (7) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 531
Warning (10034): Output port "LEDR[4..0]" at main.v(210) has no driver File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 210
Info (10041): Inferred latch for "next_logic_state.C_P2W" at main.v(301) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Info (10041): Inferred latch for "next_logic_state.C_P1W" at main.v(301) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Info (10041): Inferred latch for "next_logic_state.C_P0W" at main.v(301) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Info (10041): Inferred latch for "next_logic_state.C_P2" at main.v(301) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Info (10041): Inferred latch for "next_logic_state.C_P1" at main.v(301) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Info (10041): Inferred latch for "next_logic_state.C_P0" at main.v(301) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Info (10041): Inferred latch for "next_logic_state.M_P2" at main.v(301) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Info (10041): Inferred latch for "next_logic_state.M_P1" at main.v(301) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Info (10041): Inferred latch for "next_logic_state.M_P0" at main.v(301) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Info (10041): Inferred latch for "next_logic_state.W_P2" at main.v(301) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Info (10041): Inferred latch for "next_logic_state.W_P1" at main.v(301) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Info (10041): Inferred latch for "next_logic_state.W_P0" at main.v(301) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Info (10041): Inferred latch for "next_logic_state.L_IDLE" at main.v(301) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Info (10041): Inferred latch for "data_a[0]" at main.v(348) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
Info (10041): Inferred latch for "data_a[1]" at main.v(348) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
Info (10041): Inferred latch for "address_a[0]" at main.v(348) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
Info (10041): Inferred latch for "address_a[1]" at main.v(348) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
Info (10041): Inferred latch for "address_a[2]" at main.v(348) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
Info (10041): Inferred latch for "address_a[3]" at main.v(348) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
Info (10041): Inferred latch for "address_a[4]" at main.v(348) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
Info (10041): Inferred latch for "address_a[5]" at main.v(348) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
Info (10041): Inferred latch for "address_a[6]" at main.v(348) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
Info (10041): Inferred latch for "address_a[7]" at main.v(348) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
Info (10041): Inferred latch for "address_a[8]" at main.v(348) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
Info (10041): Inferred latch for "address_a[9]" at main.v(348) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
Info (10041): Inferred latch for "address_a[10]" at main.v(348) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
Info (10041): Inferred latch for "address_a[11]" at main.v(348) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
Info (10041): Inferred latch for "address_a[12]" at main.v(348) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
Info (10041): Inferred latch for "wren_a" at main.v(348) File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
Info (12128): Elaborating entity "ram" for hierarchy "game_data:data|ram:game_state" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 288
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_data:data|ram:game_state|altsyncram:altsyncram_component" File: /media/edtoaster/LABS/csc258/fpga-lightbike/ram.v Line: 97
Info (12130): Elaborated megafunction instantiation "game_data:data|ram:game_state|altsyncram:altsyncram_component" File: /media/edtoaster/LABS/csc258/fpga-lightbike/ram.v Line: 97
Info (12133): Instantiated megafunction "game_data:data|ram:game_state|altsyncram:altsyncram_component" with the following parameter: File: /media/edtoaster/LABS/csc258/fpga-lightbike/ram.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6bm2.tdf
    Info (12023): Found entity 1: altsyncram_6bm2 File: /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/altsyncram_6bm2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6bm2" for hierarchy "game_data:data|ram:game_state|altsyncram:altsyncram_component|altsyncram_6bm2:auto_generated" File: /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 119
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s6m1.tdf
    Info (12023): Found entity 1: altsyncram_s6m1 File: /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/altsyncram_s6m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_s6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated" File: /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated|decode_7la:decode2" File: /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/altsyncram_s6m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated|decode_01a:rden_decode_b" File: /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/altsyncram_s6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/mux_lfb.tdf Line: 22
Info (12128): Elaborating entity "mux_lfb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_s6m1:auto_generated|mux_lfb:mux3" File: /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/altsyncram_s6m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: /home/edtoaster/FPGA/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: /media/edtoaster/LABS/csc258/fpga-lightbike/drivers/vga/vga_adapter.v Line: 252
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "game_data:data|Mod1" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 530
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "game_data:data|Div1" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 531
Info (12130): Elaborated megafunction instantiation "game_data:data|lpm_divide:Mod1" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 530
Info (12133): Instantiated megafunction "game_data:data|lpm_divide:Mod1" with the following parameter: File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 530
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf
    Info (12023): Found entity 1: lpm_divide_q3m File: /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/lpm_divide_q3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/sign_div_unsign_tlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f File: /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/alt_u_div_00f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "game_data:data|lpm_divide:Div1" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 531
Info (12133): Instantiated megafunction "game_data:data|lpm_divide:Div1" with the following parameter: File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 531
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf
    Info (12023): Found entity 1: lpm_divide_nbm File: /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/lpm_divide_nbm.tdf Line: 24
Warning (13012): Latch game_data:data|data_a[0] has unsafe behavior File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_data:data|next_logic_state.W_P1_2061 File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Warning (13012): Latch game_data:data|address_a[0] has unsafe behavior File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_ctrl:control|g_curr.G_GAME File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 152
Warning (13012): Latch game_data:data|address_a[1] has unsafe behavior File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_ctrl:control|g_curr.G_GAME File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 152
Warning (13012): Latch game_data:data|address_a[2] has unsafe behavior File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_ctrl:control|g_curr.G_GAME File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 152
Warning (13012): Latch game_data:data|address_a[3] has unsafe behavior File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_ctrl:control|g_curr.G_GAME File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 152
Warning (13012): Latch game_data:data|address_a[4] has unsafe behavior File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_ctrl:control|g_curr.G_GAME File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 152
Warning (13012): Latch game_data:data|address_a[5] has unsafe behavior File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_ctrl:control|g_curr.G_GAME File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 152
Warning (13012): Latch game_data:data|address_a[6] has unsafe behavior File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_ctrl:control|g_curr.G_GAME File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 152
Warning (13012): Latch game_data:data|address_a[7] has unsafe behavior File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_ctrl:control|g_curr.G_GAME File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 152
Warning (13012): Latch game_data:data|address_a[8] has unsafe behavior File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_ctrl:control|g_curr.G_GAME File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 152
Warning (13012): Latch game_data:data|address_a[9] has unsafe behavior File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_ctrl:control|g_curr.G_GAME File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 152
Warning (13012): Latch game_data:data|address_a[10] has unsafe behavior File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_ctrl:control|g_curr.G_GAME File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 152
Warning (13012): Latch game_data:data|address_a[11] has unsafe behavior File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_ctrl:control|g_curr.G_GAME File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 152
Warning (13012): Latch game_data:data|address_a[12] has unsafe behavior File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_ctrl:control|g_curr.G_GAME File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 152
Warning (13012): Latch game_data:data|data_a[1] has unsafe behavior File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 348
    Warning (13013): Ports D and ENA on the latch are fed by the same signal game_data:data|next_logic_state.W_P2_2055 File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 301
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 6
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 6
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 6
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 6
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 6
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /media/edtoaster/LABS/csc258/fpga-lightbike/compile/output_files/compile.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /media/edtoaster/LABS/csc258/fpga-lightbike/compile/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[2]" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 4
    Warning (15610): No output dependent on input pin "KEY[3]" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 4
    Warning (15610): No output dependent on input pin "SW[0]" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 5
    Warning (15610): No output dependent on input pin "SW[1]" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 5
    Warning (15610): No output dependent on input pin "SW[2]" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 5
    Warning (15610): No output dependent on input pin "SW[3]" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 5
    Warning (15610): No output dependent on input pin "SW[4]" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 5
    Warning (15610): No output dependent on input pin "SW[5]" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 5
    Warning (15610): No output dependent on input pin "SW[6]" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 5
    Warning (15610): No output dependent on input pin "SW[7]" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 5
    Warning (15610): No output dependent on input pin "SW[8]" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 5
    Warning (15610): No output dependent on input pin "SW[9]" File: /media/edtoaster/LABS/csc258/fpga-lightbike/main.v Line: 5
Info (21057): Implemented 1938 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 45 output pins
    Info (21061): Implemented 1855 logic cells
    Info (21064): Implemented 20 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 1135 megabytes
    Info: Processing ended: Sun Nov 18 19:40:21 2018
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /media/edtoaster/LABS/csc258/fpga-lightbike/compile/output_files/compile.map.smsg.


