{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1473642166967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1473642166967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 12 09:02:46 2016 " "Processing started: Mon Sep 12 09:02:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1473642166967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1473642166967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1473642166967 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1 1473642167092 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram_ov7670_vga EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"sdram_ov7670_vga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1473642167123 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1473642167170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1473642167170 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1111 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473642167232 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 4 25 0 0 " "Implementing clock multiplication of 4, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1112 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473642167232 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1113 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473642167232 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1114 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473642167232 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1111 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1473642167232 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_64_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/pll_64_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1090 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473642167232 ""}  } { { "db/pll_64_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/pll_64_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1090 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1473642167232 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1473642167497 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1473642167747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1473642167747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1473642167747 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1473642167747 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1 1473642167763 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1473642167763 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1473642167763 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 79 " "No exact pin location assignment(s) for 2 pins of 79 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos_rst_n " "Pin cmos_rst_n not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos_rst_n } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 48 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 181 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473642168293 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cmos_pwdn " "Pin cmos_pwdn not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { cmos_pwdn } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 49 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cmos_pwdn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 182 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1473642168293 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1473642168293 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "S_CLK system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 100 MHz 64 MHz " "Output pin \"S_CLK\" (external output clock of PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 64 MHz for this combination of I/O standard, current strength and load" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 72 0 0 } } { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1111 8288 9036 0} { 0 { 0 ""} 0 167 8288 9036 0}  }  } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_CLK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 24 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_CLK } "NODE_NAME" } } { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_CLK } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "" 0 -1 1473642168324 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1111 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473642168324 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 4 25 0 0 " "Implementing clock multiplication of 4, clock division of 25, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1112 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473642168324 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1113 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473642168324 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1114 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473642168324 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1111 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1473642168324 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_64_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/pll_64_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1090 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1473642168340 ""}  } { { "db/pll_64_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/pll_64_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1090 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1473642168340 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4en1 " "Entity dcfifo_4en1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe11\|dffe12a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1473642168777 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1473642168777 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nen1 " "Entity dcfifo_nen1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1473642168777 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1473642168777 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1473642168777 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1473642168777 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1473642168777 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1473642168777 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_ov7670_vga.sdc " "Synopsys Design Constraints File file not found: 'sdram_ov7670_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1473642168839 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK " "Node: CLOCK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1473642168839 "|sdram_ov7670_vga|CLOCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CMOS_PCLK " "Node: CMOS_PCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1473642168839 "|sdram_ov7670_vga|CMOS_PCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_config:reg_config_inst\|clock_20k " "Node: reg_config:reg_config_inst\|clock_20k was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1473642168839 "|sdram_ov7670_vga|reg_config:reg_config_inst|clock_20k"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642168870 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642168870 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642168870 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_system_ctrl\|u_sdram_pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642168870 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 125.000 " "Node: u_system_ctrl\|u_pll_64\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 125.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642168870 ""}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1 1473642168870 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1473642168870 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1473642168870 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1473642168870 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1473642168870 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1473642168870 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1473642168870 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1473642168870 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1473642168870 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473642168979 ""}  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 20 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 6201 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473642168979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473642168979 ""}  } { { "db/pll_64_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/pll_64_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|pll_64:u_pll_64|altpll:altpll_component|pll_64_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1090 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473642168979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473642168979 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1111 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473642168979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473642168979 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1111 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473642168979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473642168979 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1111 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473642168979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_1) " "Automatically promoted node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473642168979 ""}  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 92 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1111 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473642168979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CMOS_PCLK~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node CMOS_PCLK~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473642168979 ""}  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 45 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_PCLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 6203 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473642168979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473642168979 ""}  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 3566 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473642168979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_config:reg_config_inst\|clock_20k  " "Automatically promoted node reg_config:reg_config_inst\|clock_20k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473642168979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst\|i2c_com:u1\|i2c_sclk " "Destination node reg_config:reg_config_inst\|i2c_com:u1\|i2c_sclk" {  } { { "../src/cmos_i2c_ov7670/i2c_com.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov7670/i2c_com.v" 16 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst|i2c_com:u1|i2c_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 915 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473642168979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_config:reg_config_inst\|clock_20k~0 " "Destination node reg_config:reg_config_inst\|clock_20k~0" {  } { { "../src/cmos_i2c_ov7670/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov7670/reg_config.v" 10 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst|clock_20k~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1550 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473642168979 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1473642168979 ""}  } { { "../src/cmos_i2c_ov7670/reg_config.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/cmos_i2c_ov7670/reg_config.v" 10 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg_config:reg_config_inst|clock_20k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1006 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473642168979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_ctrl:u_system_ctrl\|sysrst_nr2  " "Automatically promoted node system_ctrl:u_system_ctrl\|sysrst_nr2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473642168979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~0 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|comb~0" {  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1544 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473642168979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|sys_r_wn~1" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 50 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1721 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473642168979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.100 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.100" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 427 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473642168979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.100 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.100" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 49 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 430 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473642168979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.001 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.001" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 432 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473642168979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.011 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.011" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 418 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473642168979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.011 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.011" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 49 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.011 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 423 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473642168979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.001 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write.001" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 49 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_write.001 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 421 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473642168979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.000 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.000" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 431 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473642168979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.010 " "Destination node sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read.010" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 88 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_vga_top:u_sdram_vga_top|sdbank_switch:u_sdbank_switch|state_read.010 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 412 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473642168979 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1473642168979 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1473642168979 ""}  } { { "../src/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v" 98 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_ctrl:u_system_ctrl|sysrst_nr2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 1156 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473642168979 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1473642168995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 5167 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473642168995 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 4110 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1473642168995 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1473642168995 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 4641 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1473642168995 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1473642169572 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1473642169572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1473642169572 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1473642169572 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1473642169572 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1473642169588 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1473642169588 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1473642169588 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1473642170134 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1473642170134 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1473642170134 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1473642170149 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1473642170149 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1473642170149 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 12 8 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1473642170149 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 6 13 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1473642170149 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 13 13 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1473642170149 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 14 13 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1473642170149 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 7 18 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1473642170149 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 9 5 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1473642170149 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 13 13 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1473642170149 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 7 19 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1473642170149 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1473642170149 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1473642170149 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1 clk\[0\] CMOS_XCLK~output " "PLL \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CMOS_XCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sdram_pll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/sdram_pll.v" 115 0 0 } } { "../src/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v" 71 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 72 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 46 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1473642170181 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1 0 " "PLL \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1 driven by system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl which is OUTCLK output port of Clock control block type node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl " "Input port INCLK\[0\] of node \"system_ctrl:u_system_ctrl\|pll_64:u_pll_64\|altpll:altpll_component\|pll_64_altpll:auto_generated\|pll1\" is driven by system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl which is OUTCLK output port of Clock control block type node system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl" {  } { { "db/pll_64_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/pll_64_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_64.vhd" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/pll_64.vhd" 140 0 0 } } { "../src/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v" 82 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 72 0 0 } } { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/sdram_pll_altpll.v" 50 -1 0 } } { "sdram_pll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/sdram_pll.v" 115 0 0 } } { "../src/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v" 71 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1 1473642170181 ""}  } { { "db/pll_64_altpll.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/db/pll_64_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_64.vhd" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/pll_64.vhd" 140 0 0 } } { "../src/system_ctrl.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/system_ctrl.v" 82 0 0 } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 72 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1 1473642170181 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUZZER " "Node \"BUZZER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUZZER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA0 " "Node \"DATA0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK " "Node \"DCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[0\] " "Node \"DIG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[1\] " "Node \"DIG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[2\] " "Node \"DIG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[3\] " "Node \"DIG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[4\] " "Node \"DIG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[5\] " "Node \"DIG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[6\] " "Node \"DIG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[7\] " "Node \"DIG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO10 " "Node \"IO10\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO11 " "Node \"IO11\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO12 " "Node \"IO12\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO13 " "Node \"IO13\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO14 " "Node \"IO14\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO15 " "Node \"IO15\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO16 " "Node \"IO16\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO17 " "Node \"IO17\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO18 " "Node \"IO18\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO18" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO19 " "Node \"IO19\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO19" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO20 " "Node \"IO20\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO20" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO21 " "Node \"IO21\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO21" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO22 " "Node \"IO22\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO22" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO23 " "Node \"IO23\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO23" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO24 " "Node \"IO24\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO25 " "Node \"IO25\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO26 " "Node \"IO26\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO26" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO27 " "Node \"IO27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO28 " "Node \"IO28\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO28" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO29 " "Node \"IO29\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO29" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO3 " "Node \"IO3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO30 " "Node \"IO30\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO30" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO31 " "Node \"IO31\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO31" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO32 " "Node \"IO32\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO32" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO33 " "Node \"IO33\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO33" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO34 " "Node \"IO34\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO34" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO35 " "Node \"IO35\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO35" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO36 " "Node \"IO36\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO36" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO4 " "Node \"IO4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO5 " "Node \"IO5\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO6 " "Node \"IO6\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO7 " "Node \"IO7\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO8 " "Node \"IO8\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IO9 " "Node \"IO9\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY2 " "Node \"KEY2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY3 " "Node \"KEY3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY4 " "Node \"KEY4\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RESET " "Node \"RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_DATA " "Node \"RTC_DATA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC_DATA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_NRST " "Node \"RTC_NRST\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC_NRST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RTC_SCLK " "Node \"RTC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RTC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD " "Node \"RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCE " "Node \"SCE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCL " "Node \"SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDA " "Node \"SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDO " "Node \"SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DI " "Node \"SD_DI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DOUT " "Node \"SD_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_NCS " "Node \"SD_NCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_NCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[0\] " "Node \"SEL\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[1\] " "Node \"SEL\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[2\] " "Node \"SEL\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[3\] " "Node \"SEL\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[4\] " "Node \"SEL\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[5\] " "Node \"SEL\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TXD " "Node \"TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_lr " "Node \"lcd_lr\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_lr" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_mode " "Node \"lcd_mode\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_mode" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_clk " "Node \"lcd_out_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_de " "Node \"lcd_out_de\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_de" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_hs " "Node \"lcd_out_hs\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_hs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[0\] " "Node \"lcd_out_rgb_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[1\] " "Node \"lcd_out_rgb_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[2\] " "Node \"lcd_out_rgb_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[3\] " "Node \"lcd_out_rgb_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[4\] " "Node \"lcd_out_rgb_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_b\[5\] " "Node \"lcd_out_rgb_b\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_b\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[0\] " "Node \"lcd_out_rgb_g\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[1\] " "Node \"lcd_out_rgb_g\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[2\] " "Node \"lcd_out_rgb_g\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[3\] " "Node \"lcd_out_rgb_g\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[4\] " "Node \"lcd_out_rgb_g\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_g\[5\] " "Node \"lcd_out_rgb_g\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_g\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[0\] " "Node \"lcd_out_rgb_r\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[1\] " "Node \"lcd_out_rgb_r\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[2\] " "Node \"lcd_out_rgb_r\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[3\] " "Node \"lcd_out_rgb_r\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[4\] " "Node \"lcd_out_rgb_r\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_rgb_r\[5\] " "Node \"lcd_out_rgb_r\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_rgb_r\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_out_vs " "Node \"lcd_out_vs\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_out_vs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_pwm " "Node \"lcd_pwm\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_pwm" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_ud " "Node \"lcd_ud\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_ud" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1473642170212 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1473642170212 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1473642170212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1473642171039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1473642171600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1473642171616 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1473642172209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1473642172209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1473642172957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1473642174034 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1473642174034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1473642174252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1473642174252 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1473642174252 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1473642174252 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1473642174377 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1473642174751 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1473642174798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1473642175297 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1473642175937 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1473642176436 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "30 Cyclone IV E " "30 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[0\] 3.3-V LVCMOS R5 " "Pin S_DB\[0\] uses I/O standard 3.3-V LVCMOS at R5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[0\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 122 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[1\] 3.3-V LVCMOS T4 " "Pin S_DB\[1\] uses I/O standard 3.3-V LVCMOS at T4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[1\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 123 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[2\] 3.3-V LVCMOS T3 " "Pin S_DB\[2\] uses I/O standard 3.3-V LVCMOS at T3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[2\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 124 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[3\] 3.3-V LVCMOS R3 " "Pin S_DB\[3\] uses I/O standard 3.3-V LVCMOS at R3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[3\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 125 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[4\] 3.3-V LVCMOS T2 " "Pin S_DB\[4\] uses I/O standard 3.3-V LVCMOS at T2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[4\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 126 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[5\] 3.3-V LVCMOS R1 " "Pin S_DB\[5\] uses I/O standard 3.3-V LVCMOS at R1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[5\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 127 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[6\] 3.3-V LVCMOS P2 " "Pin S_DB\[6\] uses I/O standard 3.3-V LVCMOS at P2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[6\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 128 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[7\] 3.3-V LVCMOS P1 " "Pin S_DB\[7\] uses I/O standard 3.3-V LVCMOS at P1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[7\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 129 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[8\] 3.3-V LVCMOS R13 " "Pin S_DB\[8\] uses I/O standard 3.3-V LVCMOS at R13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[8] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[8\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 130 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[9\] 3.3-V LVCMOS T13 " "Pin S_DB\[9\] uses I/O standard 3.3-V LVCMOS at T13" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[9] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[9\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 131 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[10\] 3.3-V LVCMOS R12 " "Pin S_DB\[10\] uses I/O standard 3.3-V LVCMOS at R12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[10] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[10\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 132 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[11\] 3.3-V LVCMOS T12 " "Pin S_DB\[11\] uses I/O standard 3.3-V LVCMOS at T12" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[11] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[11\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 133 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[12\] 3.3-V LVCMOS T10 " "Pin S_DB\[12\] uses I/O standard 3.3-V LVCMOS at T10" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[12] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[12\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 134 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[13\] 3.3-V LVCMOS R10 " "Pin S_DB\[13\] uses I/O standard 3.3-V LVCMOS at R10" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[13] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[13\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 135 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[14\] 3.3-V LVCMOS T11 " "Pin S_DB\[14\] uses I/O standard 3.3-V LVCMOS at T11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[14] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[14\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 136 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "S_DB\[15\] 3.3-V LVCMOS R11 " "Pin S_DB\[15\] uses I/O standard 3.3-V LVCMOS at R11" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { S_DB[15] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "S_DB\[15\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 33 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S_DB[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 137 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_SDAT 3.3-V LVCMOS D6 " "Pin CMOS_SDAT uses I/O standard 3.3-V LVCMOS at D6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_SDAT } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_SDAT" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 42 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 176 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 3.3-V LVCMOS E1 " "Pin CLOCK uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 20 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 166 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[0\] 3.3-V LVCMOS E5 " "Pin CMOS_DB\[0\] uses I/O standard 3.3-V LVCMOS at E5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[0\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 154 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_PCLK 3.3-V LVCMOS M1 " "Pin CMOS_PCLK uses I/O standard 3.3-V LVCMOS at M1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_PCLK } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_PCLK" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 45 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_PCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 179 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_HREF 3.3-V LVCMOS F2 " "Pin CMOS_HREF uses I/O standard 3.3-V LVCMOS at F2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_HREF } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_HREF" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 44 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_HREF } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 178 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_VSYNC 3.3-V LVCMOS G5 " "Pin CMOS_VSYNC uses I/O standard 3.3-V LVCMOS at G5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_VSYNC } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_VSYNC" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 43 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_VSYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 177 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[1\] 3.3-V LVCMOS F6 " "Pin CMOS_DB\[1\] uses I/O standard 3.3-V LVCMOS at F6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[1\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 155 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[2\] 3.3-V LVCMOS D5 " "Pin CMOS_DB\[2\] uses I/O standard 3.3-V LVCMOS at D5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[2\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 156 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[3\] 3.3-V LVCMOS C3 " "Pin CMOS_DB\[3\] uses I/O standard 3.3-V LVCMOS at C3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[3\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 157 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[4\] 3.3-V LVCMOS D3 " "Pin CMOS_DB\[4\] uses I/O standard 3.3-V LVCMOS at D3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[4\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 158 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[5\] 3.3-V LVCMOS D1 " "Pin CMOS_DB\[5\] uses I/O standard 3.3-V LVCMOS at D1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[5\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 159 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[6\] 3.3-V LVCMOS F5 " "Pin CMOS_DB\[6\] uses I/O standard 3.3-V LVCMOS at F5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[6\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 160 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CMOS_DB\[7\] 3.3-V LVCMOS F3 " "Pin CMOS_DB\[7\] uses I/O standard 3.3-V LVCMOS at F3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { CMOS_DB[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CMOS_DB\[7\]" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 47 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CMOS_DB[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 161 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY1 3.3-V LVCMOS E15 " "Pin KEY1 uses I/O standard 3.3-V LVCMOS at E15" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { KEY1 } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } } { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/src/sdram_ov7670_vga.v" 51 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/" { { 0 { 0 ""} 0 183 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1473642176467 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1473642176467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/sdram_ov7670_vga.fit.smsg " "Generated suppressed messages file E:/Project/AN5642/verilog/AX301/sdram_ov5640_rgb_vga_1024768/sdram_ov5640_rgb_vga_1024768/dev/sdram_ov7670_vga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1473642176733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 117 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1473642177637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 12 09:02:57 2016 " "Processing ended: Mon Sep 12 09:02:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1473642177637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1473642177637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1473642177637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1473642177637 ""}
