Release 14.7 - xst P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/ise/daveland/github/Panotest/cpu1/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "cpu1_xst.prj"
Verilog Include Directory          : {"/home/ise/daveland/github/Panotest/cpu1/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6slx150fgg484-2
Output File Name                   : "../implementation/cpu1.ngc"

---- Source Options
Top Module Name                    : cpu1

---- Target Options
Add IO Buffers                     : NO
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" into library work
Parsing entity <cpu1>.
Parsing architecture <STRUCTURE> of entity <cpu1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cpu1> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" Line 2120: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" Line 2129: <ibufgds> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" Line 2190: Net <axi4_0_S_ARLOCK[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" Line 2202: Net <axi4_0_S_AWLOCK[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" Line 2264: Net <axi4lite_0_S_ARLOCK[1]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" Line 2275: Net <axi4lite_0_S_AWLOCK[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu1>.
    Related source file is "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_0>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_intc>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_ilmb>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_i_bram_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_dlmb>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_d_bram_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_bram_block>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0>.
    Set property "BOX_TYPE = user_black_box" for instance <debug_module>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_timer_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_timebase_wdt_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_bram_ctrl_0_bram_block>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_bram_ctrl_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4lite_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4_0>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232>.
    Set property "BOX_TYPE = user_black_box" for instance <Generic_GPIO>.
    Set property "BOX_TYPE = user_black_box" for instance <Generic_Ethernet_10_100>.
    Set property "buffer_type = IBUF" for signal <Generic_EMAC_TX_CLK>.
    Set property "buffer_type = IBUF" for signal <Generic_EMAC_RX_CLK>.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2473: Output port <Peripheral_Reset> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2473: Output port <Peripheral_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2473: Output port <RstcPPCresetcore_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2473: Output port <RstcPPCresetchip_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2473: Output port <RstcPPCresetsys_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2473: Output port <RstcPPCresetcore_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2473: Output port <RstcPPCresetchip_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2473: Output port <RstcPPCresetsys_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2499: Output port <Processor_ack_out> of the instance <microblaze_0_intc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <Sl1_DBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <Sl2_DBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <Sl3_DBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <SPLB_CTRL_Sl_SSize> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <SPLB_CTRL_Sl_MBusy> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <Sl1_Ready> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <Sl1_Wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <Sl1_UE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <Sl1_CE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <Sl2_Ready> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <Sl2_Wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <Sl2_UE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <Sl2_CE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <Sl3_Ready> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <Sl3_Wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <Sl3_UE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <Sl3_CE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <Interrupt> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <UE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <CE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <SPLB_CTRL_Sl_addrAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <SPLB_CTRL_Sl_wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <SPLB_CTRL_Sl_wrComp> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <SPLB_CTRL_Sl_rdComp> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2559: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <Sl1_DBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <Sl2_DBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <Sl3_DBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <SPLB_CTRL_Sl_SSize> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <SPLB_CTRL_Sl_MBusy> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <Sl1_Ready> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <Sl1_Wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <Sl1_UE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <Sl1_CE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <Sl2_Ready> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <Sl2_Wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <Sl2_UE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <Sl2_CE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <Sl3_Ready> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <Sl3_Wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <Sl3_UE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <Sl3_CE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <Interrupt> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <UE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <CE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <SPLB_CTRL_Sl_addrAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <SPLB_CTRL_Sl_wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <SPLB_CTRL_Sl_wrComp> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <SPLB_CTRL_Sl_rdComp> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2707: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <LOCKSTEP_MASTER_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <LOCKSTEP_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <IPLB_M_ABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <IPLB_M_UABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <IPLB_M_BE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <IPLB_M_MSize> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <IPLB_M_priority> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <IPLB_M_size> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <IPLB_M_TAttribute> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <IPLB_M_type> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <IPLB_M_wrDBus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DPLB_M_ABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DPLB_M_UABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DPLB_M_BE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DPLB_M_MSize> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DPLB_M_priority> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DPLB_M_size> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DPLB_M_TAttribute> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DPLB_M_type> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DPLB_M_wrDBus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IC_AWDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IC_AWSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IC_AWBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IC_ARDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IC_ARSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IC_ARBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IC_CRRESP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IC_CDDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_DC_AWDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_DC_AWSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_DC_AWBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_DC_ARDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_DC_ARSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_DC_ARBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_DC_CRRESP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_DC_CDDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_Instruction> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_PC> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_Reg_Addr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_MSR_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_PID_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_New_Reg_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_Exception_Kind> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_Data_Address> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_Data_Write_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_Data_Byte_Enable> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL0_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL1_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL2_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL3_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL4_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL5_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL6_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL7_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL8_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL9_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL10_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL11_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL12_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL13_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL14_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL15_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M0_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M1_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M2_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M3_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M4_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M5_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M6_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M7_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M8_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M9_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M10_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M11_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M12_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M13_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M14_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M15_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <ICACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DCACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <MB_Error> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <SLEEP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DBG_WAKEUP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <IPLB_M_ABort> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <IPLB_M_busLock> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <IPLB_M_lockErr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <IPLB_M_rdBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <IPLB_M_request> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <IPLB_M_RNW> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <IPLB_M_wrBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DPLB_M_ABort> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DPLB_M_busLock> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DPLB_M_lockErr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DPLB_M_rdBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DPLB_M_request> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DPLB_M_RNW> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DPLB_M_wrBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IC_WACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IC_RACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IC_ACREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IC_CRVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IC_CDVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_IC_CDLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_DC_WACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_DC_RACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_DC_ACREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_DC_CRVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_DC_CDVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M_AXI_DC_CDLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_Valid_Instr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_Reg_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_Exception_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_Jump_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_Delay_Slot> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_Data_Access> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_Data_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_Data_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_DCache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_DCache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_DCache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_DCache_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_ICache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_ICache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_ICache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_OF_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_EX_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_MEM_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <Trace_Jump_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL0_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL0_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL0_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL0_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL0_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL1_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL1_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL1_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL1_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL1_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL2_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL2_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL2_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL2_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL2_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL3_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL3_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL3_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL3_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL3_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL4_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL4_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL4_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL4_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL4_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL5_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL5_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL5_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL5_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL5_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL6_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL6_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL6_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL6_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL6_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL7_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL7_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL7_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL7_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL7_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL8_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL8_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL8_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL8_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL8_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL9_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL9_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL9_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL9_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL9_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL10_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL10_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL10_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL10_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL10_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL11_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL11_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL11_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL11_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL11_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL12_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL12_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL12_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL12_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL12_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL13_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL13_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL13_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL13_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL13_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL14_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL14_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL14_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL14_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL14_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL15_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL15_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL15_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL15_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <FSL15_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M0_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M0_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <S0_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M1_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M1_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <S1_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M2_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M2_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <S2_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M3_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M3_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <S3_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M4_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M4_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <S4_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M5_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M5_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <S5_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M6_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M6_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <S6_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M7_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M7_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <S7_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M8_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M8_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <S8_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M9_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M9_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <S9_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M10_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M10_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <S10_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M11_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M11_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <S11_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M12_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M12_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <S12_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M13_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M13_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <S13_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M14_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M14_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <S14_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M15_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <M15_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <S15_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <ICACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <ICACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <ICACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <ICACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <ICACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DCACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DCACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DCACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DCACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 2844: Output port <DCACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Sl_SSize> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Sl_rdDBus> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Sl_rdWdAddr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Sl_MBusy> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Sl_MWrErr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Sl_MRdErr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Sl_MIRQ> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Reg_En_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Interrupt> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Sl_addrAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Sl_wait> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Sl_rearbitrate> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Sl_wrDAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Sl_wrComp> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Sl_wrBTerm> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Sl_rdDAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Sl_rdComp> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Sl_rdBTerm> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Clk_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_TDI_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Capture_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Shift_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Update_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Dbg_Rst_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <bscan_tdi> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <bscan_reset> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <bscan_shift> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <bscan_update> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <bscan_capture> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <bscan_sel1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <bscan_drck1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <bscan_ext_tdo> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Ext_JTAG_DRCK> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Ext_JTAG_RESET> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Ext_JTAG_SEL> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Ext_JTAG_CAPTURE> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Ext_JTAG_SHIFT> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Ext_JTAG_UPDATE> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3488: Output port <Ext_JTAG_TDI> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <CLKOUT1> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <CLKOUT2> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <CLKOUT3> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3837: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3866: Output port <GenerateOut0> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3866: Output port <GenerateOut1> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3866: Output port <PWM0> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3896: Output port <WDT_Reset> of the instance <axi_timebase_wdt_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3941: Output port <S_AXI_CTRL_BRESP> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3941: Output port <S_AXI_CTRL_RDATA> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3941: Output port <S_AXI_CTRL_RRESP> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3941: Output port <ECC_Interrupt> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3941: Output port <ECC_UE> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3941: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3941: Output port <S_AXI_CTRL_WREADY> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3941: Output port <S_AXI_CTRL_BVALID> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3941: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 3941: Output port <S_AXI_CTRL_RVALID> of the instance <axi_bram_ctrl_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <S_AXI_BUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <S_AXI_RUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <M_AXI_AWLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <M_AXI_AWPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <M_AXI_AWREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <M_AXI_AWQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <M_AXI_AWUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <M_AXI_WID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <M_AXI_WUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <M_AXI_ARLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <M_AXI_ARPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <M_AXI_ARREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <M_AXI_ARQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <M_AXI_ARUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <S_AXI_CTRL_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <S_AXI_CTRL_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <S_AXI_CTRL_RRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AW_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AW_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AR_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AR_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_BID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_RID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <IRQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <S_AXI_CTRL_WREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <S_AXI_CTRL_BVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <S_AXI_CTRL_RVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_BID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4014: Output port <DEBUG_RID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <M_AXI_AWREGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <M_AXI_AWQOS> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <M_AXI_AWUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <M_AXI_WID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <M_AXI_WUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <M_AXI_ARREGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <M_AXI_ARQOS> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <M_AXI_ARUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <S_AXI_CTRL_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <S_AXI_CTRL_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <S_AXI_CTRL_RRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AW_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AW_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AR_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AR_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_BID_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_RID_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <IRQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <S_AXI_CTRL_WREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <S_AXI_CTRL_BVALID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <S_AXI_CTRL_RVALID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_BID_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4222: Output port <DEBUG_RID_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4430: Output port <Interrupt> of the instance <RS232> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4456: Output port <GPIO2_IO_O> of the instance <Generic_GPIO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4456: Output port <GPIO2_IO_T> of the instance <Generic_GPIO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/ise/daveland/github/Panotest/cpu1/hdl/cpu1.vhd" line 4578: Output port <O> of the instance <ibufgds_5> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi4_0_S_ARLOCK<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_AWLOCK<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu1> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/cpu1_generic_ethernet_10_100_wrapper.ngc>.
Reading core <../implementation/cpu1_rs232_wrapper.ngc>.
Reading core <../implementation/cpu1_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/cpu1_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/cpu1_microblaze_0_ilmb_wrapper.ngc>.
Reading core <../implementation/cpu1_microblaze_0_dlmb_wrapper.ngc>.
Reading core <../implementation/cpu1_axi4lite_0_wrapper.ngc>.
Reading core <../implementation/cpu1_axi4_0_wrapper.ngc>.
Reading core <../implementation/cpu1_microblaze_0_wrapper.ngc>.
Reading core <../implementation/cpu1_microblaze_0_intc_wrapper.ngc>.
Reading core <../implementation/cpu1_microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/cpu1_microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/cpu1_axi_bram_ctrl_0_wrapper.ngc>.
Reading core <../implementation/cpu1_debug_module_wrapper.ngc>.
Reading core <../implementation/cpu1_axi_timer_0_wrapper.ngc>.
Reading core <../implementation/cpu1_axi_timebase_wdt_0_wrapper.ngc>.
Reading core <../implementation/cpu1_generic_gpio_wrapper.ngc>.
Reading core <../implementation/cpu1_microblaze_0_bram_block_wrapper.ngc>.
Reading core <../implementation/cpu1_axi_bram_ctrl_0_bram_block_wrapper.ngc>.
Loading core <cpu1_generic_ethernet_10_100_wrapper> for timing and area information for instance <Generic_Ethernet_10_100>.
Loading core <cpu1_rs232_wrapper> for timing and area information for instance <RS232>.
Loading core <cpu1_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <cpu1_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <cpu1_microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <cpu1_microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <cpu1_axi4lite_0_wrapper> for timing and area information for instance <axi4lite_0>.
Loading core <cpu1_axi4_0_wrapper> for timing and area information for instance <axi4_0>.
Loading core <cpu1_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <cpu1_microblaze_0_intc_wrapper> for timing and area information for instance <microblaze_0_intc>.
Loading core <cpu1_microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <cpu1_microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <cpu1_axi_bram_ctrl_0_wrapper> for timing and area information for instance <axi_bram_ctrl_0>.
Loading core <cpu1_debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <cpu1_axi_timer_0_wrapper> for timing and area information for instance <axi_timer_0>.
Loading core <cpu1_axi_timebase_wdt_0_wrapper> for timing and area information for instance <axi_timebase_wdt_0>.
Loading core <cpu1_generic_gpio_wrapper> for timing and area information for instance <Generic_GPIO>.
Loading core <cpu1_microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.
Loading core <cpu1_axi_bram_ctrl_0_bram_block_wrapper> for timing and area information for instance <axi_bram_ctrl_0_bram_block>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpu1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block cpu1, actual ratio is 4.
INFO:Xst:2260 - The FF/Latch <Generic_Ethernet_10_100/XEMAC_I/TX_DONE_D1_I> in Unit <Generic_Ethernet_10_100> is equivalent to the following FF/Latch : <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Generic_Ethernet_10_100> is equivalent to the following 2 FFs/Latches : <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232> is equivalent to the following FF/Latch : <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 3 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_3> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 3 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_3> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1> <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd2> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_2> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_1> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_araddr_full> in Unit <axi_bram_ctrl_0> is equivalent to the following 2 FFs/Latches : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_araddr_full_1> <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_araddr_full_2> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd4> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_0> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_full> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_full_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <Generic_Ethernet_10_100/XEMAC_I/TX_DONE_D1_I> in Unit <Generic_Ethernet_10_100> is equivalent to the following FF/Latch : <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE24A> 
INFO:Xst:2260 - The FF/Latch <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_STATE/state21a> in Unit <Generic_Ethernet_10_100> is equivalent to the following 2 FFs/Latches : <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE21A> <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_STATE_MACHINE/STATE19A> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <RS232> is equivalent to the following FF/Latch : <RS232/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 3 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_3> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi4lite_0> is equivalent to the following 3 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_2> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_3> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_2_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i> in Unit <axi4_0> is equivalent to the following FF/Latch : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0> in Unit <axi4_0> is equivalent to the following 2 FFs/Latches : <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_1> <axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Take_Intr_or_Exc_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <microblaze_0_intc> is equivalent to the following FF/Latch : <microblaze_0_intc/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_1> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd4> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_full> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_awaddr_full_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd2> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_araddr_full> in Unit <axi_bram_ctrl_0> is equivalent to the following 2 FFs/Latches : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_araddr_full_1> <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_araddr_full_2> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_2> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_2_1> 
INFO:Xst:2260 - The FF/Latch <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_0> in Unit <axi_bram_ctrl_0> is equivalent to the following FF/Latch : <axi_bram_ctrl_0/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0> in Unit <axi_timebase_wdt_0> is equivalent to the following FF/Latch : <axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6914
#      GND                         : 24
#      INV                         : 104
#      LUT1                        : 111
#      LUT2                        : 478
#      LUT3                        : 1073
#      LUT4                        : 772
#      LUT5                        : 1073
#      LUT6                        : 1872
#      LUT6_2                      : 80
#      MULT_AND                    : 40
#      MUXCY                       : 333
#      MUXCY_L                     : 292
#      MUXF7                       : 229
#      MUXF8                       : 2
#      VCC                         : 14
#      XORCY                       : 417
# FlipFlops/Latches                : 5027
#      FD                          : 484
#      FDC                         : 127
#      FDC_1                       : 5
#      FDCE                        : 55
#      FDE                         : 1088
#      FDE_1                       : 8
#      FDP                         : 23
#      FDPE                        : 6
#      FDR                         : 1400
#      FDRE                        : 1666
#      FDRE_1                      : 1
#      FDS                         : 42
#      FDSE                        : 122
# RAMS                             : 81
#      RAM16X1D                    : 2
#      RAM16X1S                    : 4
#      RAM32M                      : 23
#      RAMB16BWER                  : 52
# Shift Registers                  : 236
#      SRL16                       : 1
#      SRL16E                      : 35
#      SRLC16E                     : 197
#      SRLC32E                     : 3
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 8
#      IBUF                        : 2
#      IBUFGDS                     : 1
#      IOBUF                       : 5
# DSPs                             : 8
#      DSP48A1                     : 8
# Others                           : 6
#      AND2B1L                     : 4
#      BSCAN_SPARTAN6              : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx150fgg484-2 


Slice Logic Utilization: 
 Number of Slice Registers:            5016  out of  184304     2%  
 Number of Slice LUTs:                 5899  out of  92152     6%  
    Number used as Logic:              5563  out of  92152     6%  
    Number used as Memory:              336  out of  21680     1%  
       Number used as RAM:              100
       Number used as SRL:              236

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8318
   Number with an unused Flip Flop:    3302  out of   8318    39%  
   Number with an unused LUT:          2419  out of   8318    29%  
   Number of fully used LUT-FF pairs:  2597  out of   8318    31%  
   Number of unique control sets:       326

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                   9  out of    338     2%  
    IOB Flip Flops/Latches:              11

Specific Feature Utilization:
 Number of Block RAM/FIFO:               52  out of    268    19%  
    Number using Block RAM only:         52
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                      8  out of    180     4%  
 Number of PLL_ADVs:                      1  out of      6    16%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                         | Clock buffer(FF name)                                                                                             | Load  |
-------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
Generic_EMAC_RX_CLK                  | IBUF                                                                                                              | 40    |
Generic_EMAC_TX_CLK                  | IBUF                                                                                                              | 45    |
Generic_EMAC_TX_ER                   | PLL_ADV:CLKOUT0                                                                                                   | 5013  |
debug_module/debug_module/drck_i     | BUFG                                                                                                              | 209   |
debug_module/Ext_JTAG_UPDATE         | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)| 43    |
Generic_Ethernet_10_100/IP2INTC_Irpt | NONE(microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_2)                                                 | 1     |
axi_timebase_wdt_0/Timebase_Interrupt| NONE(microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/intr_sync_1)                                                 | 1     |
-------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.910ns (Maximum Frequency: 83.963MHz)
   Minimum input arrival time before clock: 8.502ns
   Maximum output required time after clock: 11.582ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Generic_EMAC_TX_CLK'
  Clock period: 3.666ns (frequency: 272.777MHz)
  Total number of paths / destination ports: 153 / 85
-------------------------------------------------------------------------
Delay:               1.833ns (Levels of Logic = 1)
  Source:            Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:       Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.TEN_FF (FF)
  Source Clock:      Generic_EMAC_TX_CLK falling
  Destination Clock: Generic_EMAC_TX_CLK rising

  Data Path: Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/phy_tx_en_i to Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.TEN_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.525   0.984  Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/phy_tx_en_i (Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/phy_tx_en_i)
     LUT2:I0->O            1   0.250   0.000  Generic_Ethernet_10_100/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11 (Generic_Ethernet_10_100/phy_tx_data_i<3>)
     FDRE:D                    0.074          Generic_Ethernet_10_100/IOFFS_GEN[3].TX_FF_I
    ----------------------------------------
    Total                      1.833ns (0.849ns logic, 0.984ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Generic_EMAC_TX_ER'
  Clock period: 11.910ns (frequency: 83.963MHz)
  Total number of paths / destination ports: 776835 / 13995
-------------------------------------------------------------------------
Delay:               11.910ns (Levels of Logic = 23)
  Source:            axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Use_Carry (FF)
  Source Clock:      Generic_EMAC_TX_ER rising
  Destination Clock: Generic_EMAC_TX_ER rising

  Data Path: axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Use_Carry
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             14   0.525   1.355  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2)
     LUT3:I0->O           85   0.235   2.369  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1 (DEBUG_SF_CB_RDATACONTROL<0>)
     end scope: 'axi4_0:S_AXI_RVALID<0>'
     begin scope: 'microblaze_0:M_AXI_DC_RVALID'
     LUT4:I0->O           19   0.254   1.489  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle)
     LUT6:I3->O            1   0.235   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N)
     MUXCY_L:S->LO         1   0.215   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_ii)
     MUXCY_L:CI->LO       34   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_dcache_data_strobe)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      272   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<1>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<2>)
     MUXCY_L:CI->LO      421   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_EX_PipeRun)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[4].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<4>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<5>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<6>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<7>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<8>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<9>)
     MUXCY_L:CI->LO      397   0.023   2.447  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_OF_PipeRun)
     LUT6:I5->O            6   0.254   0.876  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/_n17751 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/_n1775)
     LUT3:I2->O            2   0.254   0.726  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable191 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Reset_OR_DriverANDClockEnable19)
     LUT6:I5->O            1   0.254   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Use_Carry_rstpot (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Use_Carry_rstpot)
     FD:D                      0.074          microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Use_Carry
    ----------------------------------------
    Total                     11.910ns (2.649ns logic, 9.261ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Generic_EMAC_RX_CLK'
  Clock period: 3.200ns (frequency: 312.500MHz)
  Total number of paths / destination ports: 124 / 78
-------------------------------------------------------------------------
Delay:               1.600ns (Levels of Logic = 1)
  Source:            Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.RER_FF (FF)
  Destination:       Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM (RAM)
  Source Clock:      Generic_EMAC_RX_CLK rising
  Destination Clock: Generic_EMAC_RX_CLK falling

  Data Path: Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.RER_FF to Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.681  Generic_Ethernet_10_100/IOFFS_GEN2.RER_FF (Generic_Ethernet_10_100/phy_rx_er_reg)
     begin scope: 'Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM:DIN<0>'
     RAM32M:DIA0               0.394          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
    ----------------------------------------
    Total                      1.600ns (0.919ns logic, 0.681ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 8.185ns (frequency: 122.175MHz)
  Total number of paths / destination ports: 345 / 249
-------------------------------------------------------------------------
Delay:               4.093ns (Levels of Logic = 11)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      debug_module/debug_module/drck_i falling
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.525   1.112  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O           17   0.254   1.317  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'debug_module:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.250   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.206   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.074          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      4.093ns (1.664ns logic, 2.429ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/Ext_JTAG_UPDATE'
  Clock period: 11.574ns (frequency: 86.401MHz)
  Total number of paths / destination ports: 350 / 53
-------------------------------------------------------------------------
Delay:               5.787ns (Levels of Logic = 4)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk (FF)
  Source Clock:      debug_module/Ext_JTAG_UPDATE falling
  Destination Clock: debug_module/Ext_JTAG_UPDATE rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.525   1.235  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.250   1.156  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I41 (Dbg_Reg_En_0<3>)
     end scope: 'debug_module:Dbg_Reg_En_0<3>'
     begin scope: 'microblaze_0:DBG_REG_EN<3>'
     LUT5:I0->O            4   0.254   0.804  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_996_o_PWR_193_o_MUX_6004_o111 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_996_o_PWR_193_o_MUX_6004_o11)
     LUT4:I3->O           10   0.254   1.007  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En<0>1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.302          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk
    ----------------------------------------
    Total                      5.787ns (1.585ns logic, 4.202ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Generic_EMAC_RX_CLK'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.074ns (Levels of Logic = 1)
  Source:            Generic_EMAC_RX_ER (PAD)
  Destination:       Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.RER_FF (FF)
  Destination Clock: Generic_EMAC_RX_CLK rising

  Data Path: Generic_EMAC_RX_ER to Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN2.RER_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'Generic_Ethernet_10_100:PHY_rx_er'
     FDRE:D                    0.074          Generic_Ethernet_10_100/IOFFS_GEN2.RER_FF
    ----------------------------------------
    Total                      0.074ns (0.074ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Generic_EMAC_TX_ER'
  Total number of paths / destination ports: 198 / 197
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 3)
  Source:            Generic_EMAC_TX_CLK (PAD)
  Destination:       Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/tx_clk_reg_d1 (FF)
  Destination Clock: Generic_EMAC_TX_ER rising

  Data Path: Generic_EMAC_TX_CLK to Generic_Ethernet_10_100/Generic_Ethernet_10_100/XEMAC_I/EMAC_I/tx_clk_reg_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.328   0.875  Generic_EMAC_TX_CLK_IBUF (Generic_EMAC_TX_CLK_IBUF)
     begin scope: 'Generic_Ethernet_10_100:PHY_tx_clk'
     INV:I->O             41   0.255   1.670  Generic_Ethernet_10_100/phy_tx_clk_i1_INV_0 (Generic_Ethernet_10_100/phy_tx_clk_i)
     FDR:D                     0.074          Generic_Ethernet_10_100/XEMAC_I/EMAC_I/tx_clk_reg_d1
    ----------------------------------------
    Total                      4.202ns (1.657ns logic, 2.545ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 182 / 126
-------------------------------------------------------------------------
Offset:              3.752ns (Levels of Logic = 11)
  Source:            debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    5   0.000   1.296  debug_module/Use_Spartan6.BSCAN_SPARTAN6_I (Ext_JTAG_SHIFT)
     LUT6:I0->O           17   0.254   1.317  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'debug_module:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.250   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.215   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.206   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.074          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      3.752ns (1.139ns logic, 2.613ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              8.502ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SEL (PAD)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: debug_module/Ext_JTAG_UPDATE falling

  Data Path: debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:SEL to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     8   0.000   1.052  debug_module/Use_Spartan6.BSCAN_SPARTAN6_I (debug_module/sel)
     LUT5:I3->O            1   0.250   0.958  debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n01281 (debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n0128)
     LUT4:I0->O            1   0.254   0.958  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.254   0.958  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.254   0.681  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.459          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      8.502ns (1.979ns logic, 6.523ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Generic_EMAC_TX_ER'
  Total number of paths / destination ports: 264 / 16
-------------------------------------------------------------------------
Offset:              9.311ns (Levels of Logic = 13)
  Source:            axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI (PAD)
  Source Clock:      Generic_EMAC_TX_ER rising

  Data Path: axi4_0/axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             14   0.525   1.355  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2 (axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/state_FSM_FFd2)
     LUT3:I0->O           85   0.235   2.369  axi4_0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/s_rvalid_i1 (DEBUG_SF_CB_RDATACONTROL<0>)
     end scope: 'axi4_0:S_AXI_RVALID<0>'
     begin scope: 'microblaze_0:M_AXI_DC_RVALID'
     LUT4:I0->O           19   0.254   1.489  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Update_Idle)
     LUT6:I3->O            1   0.235   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.A_N)
     MUXCY_L:S->LO         1   0.215   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_ii)
     MUXCY_L:CI->LO       34   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_dcache_data_strobe)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      272   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<1>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<2>)
     MUXCY_L:CI->LO      421   0.023   2.449  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_EX_PipeRun)
    AND2B1L:DI                 0.000          microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    ----------------------------------------
    Total                      9.311ns (1.650ns logic, 7.661ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Generic_EMAC_TX_CLK'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.525ns (Levels of Logic = 1)
  Source:            Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[3].TX_FF_I (FF)
  Destination:       Generic_EMAC_TXD<3> (PAD)
  Source Clock:      Generic_EMAC_TX_CLK rising

  Data Path: Generic_Ethernet_10_100/Generic_Ethernet_10_100/IOFFS_GEN[3].TX_FF_I to Generic_EMAC_TXD<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.525   0.000  Generic_Ethernet_10_100/IOFFS_GEN[3].TX_FF_I (PHY_tx_data<3>)
     end scope: 'Generic_Ethernet_10_100:PHY_tx_data<3>'
    ----------------------------------------
    Total                      0.525ns (0.525ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 49 / 1
-------------------------------------------------------------------------
Offset:              7.962ns (Levels of Logic = 8)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      debug_module/Ext_JTAG_UPDATE falling

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.525   1.235  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.250   0.910  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I81 (Dbg_Reg_En_0<7>)
     end scope: 'debug_module:Dbg_Reg_En_0<7>'
     begin scope: 'microblaze_0:DBG_REG_EN<7>'
     LUT6:I5->O            1   0.254   0.790  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I4->O            1   0.250   0.910  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1223 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222)
     LUT3:I0->O            1   0.235   1.137  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1224 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.254   0.958  debug_module/MDM_Core_I1/Mmux_TDO_i13 (debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.254   0.000  debug_module/MDM_Core_I1/Mmux_TDO_i16 (debug_module/tdo)
    BSCAN_SPARTAN6:TDO         0.000          debug_module/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                      7.962ns (2.022ns logic, 5.940ns route)
                                       (25.4% logic, 74.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 199 / 1
-------------------------------------------------------------------------
Offset:              11.582ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (FF)
  Destination:       debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 to debug_module/debug_module/Use_Spartan6.BSCAN_SPARTAN6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              30   0.525   1.917  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<3>)
     LUT5:I0->O            1   0.254   1.112  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO125 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO124)
     LUT6:I1->O            1   0.254   1.112  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO125)
     LUT6:I1->O            1   0.254   1.112  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO127 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO126)
     LUT6:I1->O            1   0.254   0.790  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I4->O            1   0.250   0.910  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1223 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222)
     LUT3:I0->O            1   0.235   1.137  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1224 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.254   0.958  debug_module/MDM_Core_I1/Mmux_TDO_i13 (debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.254   0.000  debug_module/MDM_Core_I1/Mmux_TDO_i16 (debug_module/tdo)
    BSCAN_SPARTAN6:TDO         0.000          debug_module/Use_Spartan6.BSCAN_SPARTAN6_I
    ----------------------------------------
    Total                     11.582ns (2.534ns logic, 9.048ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Generic_EMAC_RX_CLK
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
Generic_EMAC_RX_CLK|         |         |    3.049|         |
Generic_EMAC_TX_ER |    5.229|         |    4.341|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Generic_EMAC_TX_CLK
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
Generic_EMAC_TX_CLK|         |    1.833|    3.392|         |
Generic_EMAC_TX_ER |    5.229|         |    3.556|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Generic_EMAC_TX_ER
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
Generic_EMAC_RX_CLK                  |         |    2.245|         |         |
Generic_EMAC_TX_CLK                  |         |    3.826|         |         |
Generic_EMAC_TX_ER                   |   11.910|         |         |         |
Generic_Ethernet_10_100/IP2INTC_Irpt |    1.280|         |         |         |
axi_timebase_wdt_0/Timebase_Interrupt|    1.280|         |         |         |
debug_module/Ext_JTAG_UPDATE         |    4.371|    3.446|         |         |
debug_module/debug_module/drck_i     |    5.387|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Generic_Ethernet_10_100/IP2INTC_Irpt
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
Generic_EMAC_TX_ER|    3.644|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock axi_timebase_wdt_0/Timebase_Interrupt
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
Generic_EMAC_TX_ER|    3.644|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock debug_module/Ext_JTAG_UPDATE
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Generic_EMAC_TX_ER              |    2.723|         |         |         |
debug_module/Ext_JTAG_UPDATE    |         |    5.787|    9.385|         |
debug_module/debug_module/drck_i|    1.439|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock debug_module/debug_module/drck_i
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
Generic_EMAC_TX_ER              |    6.303|         |         |         |
debug_module/Ext_JTAG_UPDATE    |         |    5.808|    3.344|         |
debug_module/debug_module/drck_i|    2.860|    4.093|    3.740|         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 66.00 secs
Total CPU time to Xst completion: 62.26 secs
 
--> 


Total memory usage is 581524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :  974 (   0 filtered)

