{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575844870094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575844870095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec  8 15:41:09 2019 " "Processing started: Sun Dec  8 15:41:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575844870095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575844870095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575844870096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575844870375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1575844870375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575844894080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575844894080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dwadeiv/Documents/Digital_Logic/Lab_2/src/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../src/counter.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575844894083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575844894083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/codeconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dwadeiv/Documents/Digital_Logic/Lab_2/src/codeconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 codeconverter " "Found entity 1: codeconverter" {  } { { "../src/codeconverter.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/codeconverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575844894084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575844894084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dwadeiv/Documents/Digital_Logic/Lab_2/src/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../src/clock_divider.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575844894087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575844894087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575844894286 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 top.v(59) " "Verilog HDL assignment warning at top.v(59): truncated value with size 32 to match size of target (7)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575844894296 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 top.v(71) " "Verilog HDL assignment warning at top.v(71): truncated value with size 7 to match size of target (5)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575844894296 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top.v(77) " "Verilog HDL assignment warning at top.v(77): truncated value with size 32 to match size of target (5)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575844894296 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top.v(83) " "Verilog HDL assignment warning at top.v(83): truncated value with size 32 to match size of target (5)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575844894296 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top.v(89) " "Verilog HDL assignment warning at top.v(89): truncated value with size 32 to match size of target (5)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575844894296 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top.v(106) " "Verilog HDL assignment warning at top.v(106): truncated value with size 32 to match size of target (5)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575844894296 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top.v(112) " "Verilog HDL assignment warning at top.v(112): truncated value with size 32 to match size of target (5)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575844894296 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 top.v(118) " "Verilog HDL assignment warning at top.v(118): truncated value with size 32 to match size of target (5)" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575844894296 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] top.v(9) " "Output port \"LEDR\[0\]\" at top.v(9) has no driver" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1575844894296 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:c " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:c\"" {  } { { "../src/top.v" "c" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575844894297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 clock_divider.v(23) " "Verilog HDL assignment warning at clock_divider.v(23): truncated value with size 32 to match size of target (24)" {  } { { "../src/clock_divider.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/clock_divider.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575844894298 "|top|clock_divider:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 clock_divider.v(36) " "Verilog HDL assignment warning at clock_divider.v(36): truncated value with size 32 to match size of target (24)" {  } { { "../src/clock_divider.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/clock_divider.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575844894299 "|top|clock_divider:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:cnt " "Elaborating entity \"counter\" for hierarchy \"counter:cnt\"" {  } { { "../src/top.v" "cnt" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575844894299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(14) " "Verilog HDL assignment warning at counter.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../src/counter.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/counter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575844894301 "|top|counter:cnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(25) " "Verilog HDL assignment warning at counter.v(25): truncated value with size 32 to match size of target (4)" {  } { { "../src/counter.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/counter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1575844894301 "|top|counter:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codeconverter codeconverter:h0 " "Elaborating entity \"codeconverter\" for hierarchy \"codeconverter:h0\"" {  } { { "../src/top.v" "h0" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575844894302 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk " "Found clock multiplexer clk" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 33 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1575844894529 "|top|clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1575844894529 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/counter.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/counter.v" 13 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1575844894978 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1575844894978 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575844895127 "|top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575844895127 "|top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575844895127 "|top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575844895127 "|top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575844895127 "|top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575844895127 "|top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575844895127 "|top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../src/top.v" "" { Text "/home/dwadeiv/Documents/Digital_Logic/Lab_2/src/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575844895127 "|top|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575844895127 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575844895389 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575844896187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575844896187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575844896306 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575844896306 ""} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Implemented 170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575844896306 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575844896306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "923 " "Peak virtual memory: 923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575844896316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec  8 15:41:36 2019 " "Processing ended: Sun Dec  8 15:41:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575844896316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575844896316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575844896316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575844896316 ""}
