
*** Running vivado
    with args -log miniCarTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source miniCarTop.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source miniCarTop.tcl -notrace
Command: synth_design -top miniCarTop -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 419.152 ; gain = 96.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'miniCarTop' [C:/Users/wdj/source/vivado_work/smallcar/miniCarTop.v:17]
INFO: [Synth 8-638] synthesizing module 'createCLK' [C:/Users/wdj/source/vivado_work/smallcar/createCLK.v:17]
INFO: [Synth 8-638] synthesizing module 'divFrequence' [C:/Users/wdj/source/vivado_work/smallcar/divFrequence.v:17]
INFO: [Synth 8-256] done synthesizing module 'divFrequence' (1#1) [C:/Users/wdj/source/vivado_work/smallcar/divFrequence.v:17]
INFO: [Synth 8-256] done synthesizing module 'createCLK' (2#1) [C:/Users/wdj/source/vivado_work/smallcar/createCLK.v:17]
INFO: [Synth 8-638] synthesizing module 'carControl' [C:/Users/wdj/source/vivado_work/smallcar/Control.v:17]
INFO: [Synth 8-638] synthesizing module 'HongWai' [C:/Users/wdj/source/vivado_work/smallcar/HongWai.v:17]
	Parameter IDLE bound to: 3'b000 
	Parameter LEADER_9 bound to: 3'b001 
	Parameter LEADER_4 bound to: 3'b010 
	Parameter DATA_STATE bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'HongWai' (3#1) [C:/Users/wdj/source/vivado_work/smallcar/HongWai.v:17]
INFO: [Synth 8-638] synthesizing module 'GetAction' [C:/Users/wdj/source/vivado_work/smallcar/GetAction.v:18]
	Parameter Straight_Slow bound to: 4'b0001 
	Parameter Straight_Norm bound to: 4'b0010 
	Parameter Straight_Fast bound to: 4'b0011 
	Parameter Turn_Left bound to: 4'b0100 
	Parameter Turn_Right bound to: 4'b0101 
	Parameter sTurn_Left bound to: 4'b0110 
	Parameter sTurn_Right bound to: 4'b0111 
	Parameter Reverse_Left bound to: 4'b1000 
	Parameter Reverse_Right bound to: 4'b1001 
	Parameter Retreat bound to: 4'b1010 
	Parameter Accelerate bound to: 4'b1011 
	Parameter Decelerate bound to: 4'b1100 
	Parameter Stop bound to: 4'b1111 
WARNING: [Synth 8-5788] Register mode_seg_en_reg in module GetAction is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wdj/source/vivado_work/smallcar/GetAction.v:69]
INFO: [Synth 8-256] done synthesizing module 'GetAction' (4#1) [C:/Users/wdj/source/vivado_work/smallcar/GetAction.v:18]
WARNING: [Synth 8-689] width (3) of port connection 'mode_seg_en' does not match port width (2) of module 'GetAction' [C:/Users/wdj/source/vivado_work/smallcar/Control.v:49]
INFO: [Synth 8-256] done synthesizing module 'carControl' (5#1) [C:/Users/wdj/source/vivado_work/smallcar/Control.v:17]
INFO: [Synth 8-638] synthesizing module 'autoTracking' [C:/Users/wdj/source/vivado_work/smallcar/autoTracking.v:18]
	Parameter Straight_Slow bound to: 4'b0001 
	Parameter Straight_Norm bound to: 4'b0010 
	Parameter Straight_Fast bound to: 4'b0011 
	Parameter Turn_Left bound to: 4'b0100 
	Parameter Turn_Right bound to: 4'b0101 
	Parameter sTurn_Left bound to: 4'b0110 
	Parameter sTurn_Right bound to: 4'b0111 
	Parameter Reverse_Left bound to: 4'b1000 
	Parameter Reverse_Right bound to: 4'b1001 
	Parameter Retreat bound to: 4'b1010 
	Parameter Accelerate bound to: 4'b1011 
	Parameter Decelerate bound to: 4'b1100 
	Parameter Stop bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'autoTracking' (6#1) [C:/Users/wdj/source/vivado_work/smallcar/autoTracking.v:18]
INFO: [Synth 8-638] synthesizing module 'avoidObject' [C:/Users/wdj/source/vivado_work/smallcar/avoidObject.v:19]
	Parameter Straight_Slow bound to: 4'b0001 
	Parameter Straight_Norm bound to: 4'b0010 
	Parameter Straight_Fast bound to: 4'b0011 
	Parameter Turn_Left bound to: 4'b0100 
	Parameter Turn_Right bound to: 4'b0101 
	Parameter sTurn_Left bound to: 4'b0110 
	Parameter sTurn_Right bound to: 4'b0111 
	Parameter Reverse_Left bound to: 4'b1000 
	Parameter Reverse_Right bound to: 4'b1001 
	Parameter Retreat bound to: 4'b1010 
	Parameter Accelerate bound to: 4'b1011 
	Parameter Decelerate bound to: 4'b1100 
	Parameter Stop bound to: 4'b1111 
	Parameter distance_1 bound to: 16'b0000010100010100 
	Parameter distance_2 bound to: 16'b0000100111000100 
INFO: [Synth 8-638] synthesizing module 'getBCDDistData' [C:/Users/wdj/source/vivado_work/smallcar/getBCDDistData.v:18]
INFO: [Synth 8-256] done synthesizing module 'getBCDDistData' (7#1) [C:/Users/wdj/source/vivado_work/smallcar/getBCDDistData.v:18]
INFO: [Synth 8-638] synthesizing module 'getDistanceData' [C:/Users/wdj/source/vivado_work/smallcar/getDistanceData.v:17]
INFO: [Synth 8-256] done synthesizing module 'getDistanceData' (8#1) [C:/Users/wdj/source/vivado_work/smallcar/getDistanceData.v:17]
WARNING: [Synth 8-151] case item 6'b101010 is unreachable [C:/Users/wdj/source/vivado_work/smallcar/avoidObject.v:160]
INFO: [Synth 8-256] done synthesizing module 'avoidObject' (9#1) [C:/Users/wdj/source/vivado_work/smallcar/avoidObject.v:19]
INFO: [Synth 8-638] synthesizing module 'selectAction' [C:/Users/wdj/source/vivado_work/smallcar/selectAction.v:18]
INFO: [Synth 8-256] done synthesizing module 'selectAction' (10#1) [C:/Users/wdj/source/vivado_work/smallcar/selectAction.v:18]
INFO: [Synth 8-638] synthesizing module 'miniCarAction' [C:/Users/wdj/source/vivado_work/smallcar/miniCarAction.v:17]
	Parameter Straight_Slow bound to: 4'b0001 
	Parameter Straight_Norm bound to: 4'b0010 
	Parameter Straight_Fast bound to: 4'b0011 
	Parameter Turn_Left bound to: 4'b0100 
	Parameter Turn_Right bound to: 4'b0101 
	Parameter sTurn_Left bound to: 4'b0110 
	Parameter sTurn_Right bound to: 4'b0111 
	Parameter Reverse_Left bound to: 4'b1000 
	Parameter Reverse_Right bound to: 4'b1001 
	Parameter Retreat bound to: 4'b1010 
	Parameter Accelerate bound to: 4'b1011 
	Parameter Decelerate bound to: 4'b1100 
	Parameter Stop bound to: 4'b1111 
INFO: [Synth 8-638] synthesizing module 'PWM' [C:/Users/wdj/source/vivado_work/smallcar/PWM.v:17]
INFO: [Synth 8-256] done synthesizing module 'PWM' (11#1) [C:/Users/wdj/source/vivado_work/smallcar/PWM.v:17]
INFO: [Synth 8-256] done synthesizing module 'miniCarAction' (12#1) [C:/Users/wdj/source/vivado_work/smallcar/miniCarAction.v:17]
INFO: [Synth 8-638] synthesizing module 'temperMode' [C:/Users/wdj/source/vivado_work/smallcar/temperMode.v:18]
INFO: [Synth 8-638] synthesizing module 'createEn' [C:/Users/wdj/source/vivado_work/smallcar/createEn.v:18]
	Parameter IDLE bound to: 1'b0 
	Parameter Create bound to: 1'b1 
WARNING: [Synth 8-5788] Register cnt_delay_reg in module createEn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wdj/source/vivado_work/smallcar/createEn.v:47]
INFO: [Synth 8-256] done synthesizing module 'createEn' (13#1) [C:/Users/wdj/source/vivado_work/smallcar/createEn.v:18]
INFO: [Synth 8-638] synthesizing module 'getTemperature' [C:/Users/wdj/source/vivado_work/smallcar/getTemperature.v:18]
	Parameter IDLE bound to: 3'b000 
	Parameter Start bound to: 3'b001 
	Parameter Master_Start bound to: 3'b010 
	Parameter Master_Delay bound to: 3'b011 
	Parameter DHT_Response bound to: 3'b100 
	Parameter Data_Ready bound to: 3'b101 
	Parameter Data_Receive bound to: 3'b110 
WARNING: [Synth 8-5788] Register link_reg in module getTemperature is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wdj/source/vivado_work/smallcar/getTemperature.v:76]
WARNING: [Synth 8-5788] Register data_reg_reg in module getTemperature is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wdj/source/vivado_work/smallcar/getTemperature.v:76]
WARNING: [Synth 8-5788] Register cnt_delay_reg in module getTemperature is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wdj/source/vivado_work/smallcar/getTemperature.v:104]
WARNING: [Synth 8-5788] Register cnt_rx_reg in module getTemperature is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/wdj/source/vivado_work/smallcar/getTemperature.v:141]
INFO: [Synth 8-256] done synthesizing module 'getTemperature' (14#1) [C:/Users/wdj/source/vivado_work/smallcar/getTemperature.v:18]
INFO: [Synth 8-638] synthesizing module 'bin2BCD' [C:/Users/wdj/source/vivado_work/smallcar/bin2BCD.v:17]
INFO: [Synth 8-638] synthesizing module 'add3' [C:/Users/wdj/source/vivado_work/smallcar/bin2BCD.v:56]
INFO: [Synth 8-256] done synthesizing module 'add3' (15#1) [C:/Users/wdj/source/vivado_work/smallcar/bin2BCD.v:56]
INFO: [Synth 8-256] done synthesizing module 'bin2BCD' (16#1) [C:/Users/wdj/source/vivado_work/smallcar/bin2BCD.v:17]
INFO: [Synth 8-256] done synthesizing module 'temperMode' (17#1) [C:/Users/wdj/source/vivado_work/smallcar/temperMode.v:18]
INFO: [Synth 8-638] synthesizing module 'getSpeed' [C:/Users/wdj/source/vivado_work/smallcar/getSpeed.v:17]
INFO: [Synth 8-638] synthesizing module 'Speed' [C:/Users/wdj/source/vivado_work/smallcar/Speed.v:18]
INFO: [Synth 8-256] done synthesizing module 'Speed' (18#1) [C:/Users/wdj/source/vivado_work/smallcar/Speed.v:18]
INFO: [Synth 8-256] done synthesizing module 'getSpeed' (19#1) [C:/Users/wdj/source/vivado_work/smallcar/getSpeed.v:17]
INFO: [Synth 8-638] synthesizing module 'segOUT' [C:/Users/wdj/source/vivado_work/smallcar/SEGOUT.v:17]
INFO: [Synth 8-256] done synthesizing module 'segOUT' (20#1) [C:/Users/wdj/source/vivado_work/smallcar/SEGOUT.v:17]
INFO: [Synth 8-256] done synthesizing module 'miniCarTop' (21#1) [C:/Users/wdj/source/vivado_work/smallcar/miniCarTop.v:17]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[31]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[30]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[29]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[28]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[27]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[26]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[25]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[24]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[15]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[14]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[13]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[12]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[11]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[10]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[9]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[8]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[31]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[30]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[29]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[28]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[27]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[26]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[25]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[24]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[15]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[14]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[13]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[12]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[11]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[10]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[9]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[8]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[7]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[6]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[5]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[4]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[3]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[2]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[1]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[0]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[31]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[30]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[29]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[28]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[27]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[26]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[25]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[24]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[23]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[22]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[21]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[20]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[19]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[18]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[17]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[16]
WARNING: [Synth 8-3331] design divFrequence has unconnected port divConstant[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 470.816 ; gain = 148.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 470.816 ; gain = 148.367
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/wdj/source/vivado_work/smallcar/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/wdj/source/vivado_work/smallcar/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/wdj/source/vivado_work/smallcar/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/miniCarTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/miniCarTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 822.285 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 822.285 ; gain = 499.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 822.285 ; gain = 499.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 822.285 ; gain = 499.836
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/wdj/source/vivado_work/smallcar/divFrequence.v:45]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'HongWai'
INFO: [Synth 8-5546] ROM "counter2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter2_reg was removed.  [C:/Users/wdj/source/vivado_work/smallcar/HongWai.v:95]
INFO: [Synth 8-5544] ROM "Action" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "miniCarMode" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "mode_seg_en" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "Action" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cnt_time" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element cnt_time_reg was removed.  [C:/Users/wdj/source/vivado_work/smallcar/getDistanceData.v:47]
INFO: [Synth 8-5546] ROM "sr_trig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "Action" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "sample_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt_delay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt_delay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'getTemperature'
INFO: [Synth 8-5545] ROM "get_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt_delay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt_delay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt_delay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "temperature" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "seg_db" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                LEADER_9 |                               01 |                              001
                LEADER_4 |                               10 |                              010
              DATA_STATE |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'HongWai'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   Start |                              001 |                              001
            Master_Start |                              010 |                              010
            Master_Delay |                              011 |                              011
            DHT_Response |                              100 |                              100
              Data_Ready |                              101 |                              101
            Data_Receive |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'getTemperature'
WARNING: [Synth 8-327] inferring latch for variable 'temperature_reg' [C:/Users/wdj/source/vivado_work/smallcar/getTemperature.v:178]
WARNING: [Synth 8-327] inferring latch for variable 'humidity_reg' [C:/Users/wdj/source/vivado_work/smallcar/getTemperature.v:179]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 822.285 ; gain = 499.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---Muxes : 
	   7 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   3 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	  12 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	  12 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 4     
	  12 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 5     
	  19 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divFrequence 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module HongWai 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module GetAction 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module autoTracking 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module getBCDDistData 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
Module getDistanceData 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module avoidObject 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module selectAction 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module PWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module miniCarAction 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	  12 Input      7 Bit        Muxes := 2     
Module createEn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module getTemperature 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   7 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 6     
Module Speed 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module segOUT 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element D1/cnt_reg was removed.  [C:/Users/wdj/source/vivado_work/smallcar/divFrequence.v:45]
WARNING: [Synth 8-6014] Unused sequential element D2/cnt_reg was removed.  [C:/Users/wdj/source/vivado_work/smallcar/divFrequence.v:45]
WARNING: [Synth 8-6014] Unused sequential element D3/cnt_reg was removed.  [C:/Users/wdj/source/vivado_work/smallcar/divFrequence.v:45]
INFO: [Synth 8-5587] ROM size for "U2/miniCarMode" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "U2/mode_seg_en" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element U1/counter2_reg was removed.  [C:/Users/wdj/source/vivado_work/smallcar/HongWai.v:95]
INFO: [Synth 8-5546] ROM "sr_trig0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sr_trig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U8/cnt_reg was removed.  [C:/Users/wdj/source/vivado_work/smallcar/divFrequence.v:45]
WARNING: [Synth 8-6014] Unused sequential element U1/cnt_time_reg was removed.  [C:/Users/wdj/source/vivado_work/smallcar/getDistanceData.v:47]
WARNING: [Synth 8-6014] Unused sequential element U2/cnt_time_reg was removed.  [C:/Users/wdj/source/vivado_work/smallcar/getDistanceData.v:47]
WARNING: [Synth 8-6014] Unused sequential element U3/cnt_time_reg was removed.  [C:/Users/wdj/source/vivado_work/smallcar/getDistanceData.v:47]
INFO: [Synth 8-5545] ROM "U1/cnt_delay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/cnt_delay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/sample_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U2/get_data" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U2/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U2/state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U2/cnt_delay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U2/cnt_delay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U2/cnt_delay" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U1/cnt_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U2/cnt_pulse" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[31]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[30]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[29]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[28]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[27]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[26]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[25]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[24]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[15]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[14]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[13]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[12]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[11]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[10]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[9]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_1[8]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[31]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[30]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[29]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[28]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[27]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[26]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[25]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[24]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[15]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[14]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[13]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[12]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[11]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[10]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[9]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[8]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[7]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[6]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[5]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[4]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[3]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[2]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[1]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_2[0]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[31]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[30]
WARNING: [Synth 8-3331] design segOUT has unconnected port data_in_3[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U3/isObject_reg[0]' (FDC) to 'U3/isObject_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U1/U2/mode_seg_en_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/U2/mode_seg_en_reg[0] )
INFO: [Synth 8-3886] merging instance 'U5/U2/cnt_reg[7]' (FDC) to 'U5/PWM_Left_Mark_Space_Ratio_reg[7]'
INFO: [Synth 8-3886] merging instance 'U5/PWM_Right_Mark_Space_Ratio_reg[7]' (FDC) to 'U5/PWM_Left_Mark_Space_Ratio_reg[7]'
INFO: [Synth 8-3886] merging instance 'U5/U1/cnt_reg[7]' (FDC) to 'U5/PWM_Left_Mark_Space_Ratio_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U5/PWM_Left_Mark_Space_Ratio_reg[7] )
INFO: [Synth 8-3886] merging instance 'U2/Action_reg[1]' (FDPE) to 'U2/Action_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U1/U2/miniCarMode_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U1/U2/miniCarMode_reg[0] )
INFO: [Synth 8-3886] merging instance 'U8/SEGOUT_reg[7]' (FDP) to 'U8/SEGOUT_reg[6]'
INFO: [Synth 8-3886] merging instance 'U8/SEGOUT_reg[6]' (FDP) to 'U8/SEGOUT_reg[4]'
INFO: [Synth 8-3886] merging instance 'U8/SEGOUT_reg[4]' (FDP) to 'U8/SEGOUT_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U8/seg_db_reg[0] )
INFO: [Synth 8-3886] merging instance 'U5/PWM_reg[0]' (FDC) to 'U5/PWM_reg[2]'
INFO: [Synth 8-3886] merging instance 'U5/PWM_reg[1]' (FDC) to 'U5/PWM_reg[3]'
INFO: [Synth 8-3886] merging instance 'U5/DCDriver_IN_reg[0]' (FDC) to 'U5/DCDriver_IN_reg[4]'
INFO: [Synth 8-3886] merging instance 'U5/DCDriver_IN_reg[1]' (FDC) to 'U5/DCDriver_IN_reg[5]'
INFO: [Synth 8-3886] merging instance 'U5/DCDriver_IN_reg[2]' (FDC) to 'U5/DCDriver_IN_reg[6]'
INFO: [Synth 8-3886] merging instance 'U5/DCDriver_IN_reg[3]' (FDC) to 'U5/DCDriver_IN_reg[7]'
INFO: [Synth 8-3886] merging instance 'U4/Action_reg[1]' (FDP) to 'U4/Action_reg[2]'
INFO: [Synth 8-3886] merging instance 'U5/PWM_Left_Mark_Space_Ratio_reg[1]' (FDC) to 'U5/PWM_Left_Mark_Space_Ratio_reg[4]'
WARNING: [Synth 8-3332] Sequential element (U1/U1/get_data_reg[31]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U1/get_data_reg[30]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U1/get_data_reg[29]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U1/get_data_reg[28]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U1/get_data_reg[27]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U1/get_data_reg[26]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U1/get_data_reg[25]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U1/get_data_reg[24]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U1/get_data_reg[23]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U1/get_data_reg[22]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U1/get_data_reg[21]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U1/get_data_reg[20]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U1/get_data_reg[19]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U1/get_data_reg[18]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U1/get_data_reg[17]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U1/get_data_reg[16]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U2/miniCarMode_reg[1]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U2/miniCarMode_reg[0]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U2/mode_seg_en_reg[1]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U2/mode_seg_en_reg[0]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U2/Action_reg[3]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U2/Action_reg[2]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U2/Action_reg[1]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U1/U2/Action_reg[0]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp2_reg[15]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp2_reg[14]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp2_reg[13]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp2_reg[12]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp2_reg[11]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp2_reg[10]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp2_reg[9]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp2_reg[8]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp2_reg[7]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp2_reg[6]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp2_reg[5]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp2_reg[4]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp2_reg[3]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp2_reg[2]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp2_reg[1]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp2_reg[0]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp1_reg[15]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp1_reg[14]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp1_reg[13]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp1_reg[12]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp1_reg[11]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp1_reg[10]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp1_reg[9]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp1_reg[8]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp1_reg[7]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp1_reg[6]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp1_reg[5]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp1_reg[4]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp1_reg[3]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp1_reg[2]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp1_reg[1]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U9/temp1_reg[0]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp2_reg[15]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp2_reg[14]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp2_reg[13]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp2_reg[12]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp2_reg[11]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp2_reg[10]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp2_reg[9]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp2_reg[8]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp2_reg[7]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp2_reg[6]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp2_reg[5]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp2_reg[4]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp2_reg[3]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp2_reg[2]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp2_reg[1]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp2_reg[0]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp1_reg[15]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp1_reg[14]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp1_reg[13]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp1_reg[12]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp1_reg[11]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp1_reg[10]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp1_reg[9]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp1_reg[8]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp1_reg[7]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp1_reg[6]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp1_reg[5]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp1_reg[4]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp1_reg[3]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp1_reg[2]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp1_reg[1]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U1/temp1_reg[0]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U2/temp2_reg[15]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U2/temp2_reg[14]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U2/temp2_reg[13]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U2/temp2_reg[12]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U2/temp2_reg[11]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U2/temp2_reg[10]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U2/temp2_reg[9]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U2/temp2_reg[8]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U2/temp2_reg[7]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U2/temp2_reg[6]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U2/temp2_reg[5]) is unused and will be removed from module miniCarTop.
WARNING: [Synth 8-3332] Sequential element (U3/U2/temp2_reg[4]) is unused and will be removed from module miniCarTop.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U5/PWM_Right_Mark_Space_Ratio_reg[0]' (FDC) to 'U5/PWM_Left_Mark_Space_Ratio_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/U0/D1/cnt_reg[10]' (FDCE) to 'i_15/U0/D1/cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_15/U0/D1/cnt_reg[11]' (FDCE) to 'i_15/U0/D1/cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_15/U0/D1/cnt_reg[4]' (FDCE) to 'i_15/U0/D1/cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_15/U0/D1/cnt_reg[5]' (FDCE) to 'i_15/U0/D1/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_15/U0/D1/cnt_reg[6]' (FDCE) to 'i_15/U0/D1/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_15/U0/D1/cnt_reg[7]' (FDCE) to 'i_15/U0/D1/cnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_15/U0/D1/cnt_reg[8]' (FDCE) to 'i_15/U0/D1/cnt_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/\U0/D1/cnt_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_15/U0/D3/cnt_reg[8]' (FDCE) to 'i_15/U0/D3/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_15/U0/D3/cnt_reg[9]' (FDCE) to 'i_15/U0/D3/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_15/U0/D3/cnt_reg[10]' (FDCE) to 'i_15/U0/D3/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_15/U0/D3/cnt_reg[11]' (FDCE) to 'i_15/U0/D3/cnt_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/\U0/D3/cnt_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_15/U0/D2/cnt_reg[8]' (FDCE) to 'i_15/U0/D2/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_15/U0/D2/cnt_reg[9]' (FDCE) to 'i_15/U0/D2/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_15/U0/D2/cnt_reg[10]' (FDCE) to 'i_15/U0/D2/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_15/U0/D2/cnt_reg[11]' (FDCE) to 'i_15/U0/D2/cnt_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/\U0/D2/cnt_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 822.285 ; gain = 499.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 822.285 ; gain = 499.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 822.285 ; gain = 499.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U5/PWM_Right_Mark_Space_Ratio_reg[2]' (FDC) to 'U5/PWM_Left_Mark_Space_Ratio_reg[2]'
INFO: [Synth 8-3886] merging instance 'U5/PWM_Right_Mark_Space_Ratio_reg[5]' (FDC) to 'U5/PWM_Left_Mark_Space_Ratio_reg[5]'
INFO: [Synth 8-3886] merging instance 'U5/PWM_Left_Mark_Space_Ratio_reg[0]' (FDC) to 'U5/PWM_Left_Mark_Space_Ratio_reg[2]'
INFO: [Synth 8-3886] merging instance 'U5/PWM_Left_Mark_Space_Ratio_reg[3]' (FDC) to 'U5/PWM_Left_Mark_Space_Ratio_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U5/PWM_Left_Mark_Space_Ratio_reg[2] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 849.477 ; gain = 527.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 849.477 ; gain = 527.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 849.477 ; gain = 527.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 849.477 ; gain = 527.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 849.477 ; gain = 527.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 849.477 ; gain = 527.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 849.477 ; gain = 527.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    37|
|3     |LUT1   |     4|
|4     |LUT2   |    92|
|5     |LUT3   |    76|
|6     |LUT4   |    58|
|7     |LUT5   |    50|
|8     |LUT6   |   117|
|9     |MUXF7  |    36|
|10    |FDCE   |   195|
|11    |FDPE   |    28|
|12    |FDRE   |    72|
|13    |LD     |     8|
|14    |IBUF   |     8|
|15    |IOBUF  |     1|
|16    |OBUF   |    34|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   820|
|2     |  U0     |createCLK      |    54|
|3     |    D1   |divFrequence   |    12|
|4     |    D2   |divFrequence_1 |    21|
|5     |    D3   |divFrequence_2 |    21|
|6     |  U1     |carControl     |   135|
|7     |    U1   |HongWai        |   134|
|8     |  U2     |autoTracking   |     7|
|9     |  U3     |avoidObject    |    51|
|10    |  U4     |selectAction   |     5|
|11    |  U5     |miniCarAction  |    74|
|12    |    U1   |PWM            |    26|
|13    |    U2   |PWM_0          |    26|
|14    |  U6     |temperMode     |   314|
|15    |    U1   |createEn       |    61|
|16    |    U2   |getTemperature |   253|
|17    |  U7     |getSpeed       |    91|
|18    |    U1   |Speed          |    91|
|19    |  U8     |segOUT         |    42|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 849.477 ; gain = 527.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 458 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 849.477 ; gain = 175.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 849.477 ; gain = 527.027
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
146 Infos, 221 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 849.477 ; gain = 539.527
INFO: [Common 17-1381] The checkpoint 'C:/Users/wdj/source/vivado_work/smallcar/smallcar.runs/synth_1/miniCarTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file miniCarTop_utilization_synth.rpt -pb miniCarTop_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 849.477 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 28 16:42:19 2018...
