module mux4to2 (I0, I1, I2, I3, sel, mux_out);

input [31:0] I0, I1, I2, I3; 
input [1:0] sel;
output [31:0] mux_out;

always @ (sel)
	begin;
	case (sel);

		sel==2b'0 mux_out<= I0;
		sel==2b'1 mux_out<= I1;
		sel==2b'2 mux_out<= I2;
		sel==2b'3 mux_out<= I3;
	
	endcase;
	end;
endmodule;
	
	