ARM GAS  /tmp/ccyDsjlc.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB208:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "tusb.h"
  25:Core/Src/main.c **** #include "tusb_config.h"
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/ccyDsjlc.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** enum  {
  37:Core/Src/main.c ****   BLINK_NOT_MOUNTED = 250,
  38:Core/Src/main.c ****   BLINK_MOUNTED = 1000,
  39:Core/Src/main.c ****   BLINK_SUSPENDED = 2500,
  40:Core/Src/main.c **** };
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** static uint32_t blink_interval_ms = BLINK_NOT_MOUNTED;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** // Variable that holds the current position in the sequence.
  45:Core/Src/main.c **** uint32_t note_pos = 0;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** // Store example melody as an array of note values
  48:Core/Src/main.c **** uint8_t note_sequence[] =
  49:Core/Src/main.c **** {
  50:Core/Src/main.c ****   74,78,81,86,90,93,98,102,57,61,66,69,73,78,81,85,88,92,97,100,97,92,88,85,81,78,
  51:Core/Src/main.c ****   74,69,66,62,57,62,66,69,74,78,81,86,90,93,97,102,97,93,90,85,81,78,73,68,64,61,
  52:Core/Src/main.c ****   56,61,64,68,74,78,81,86,90,93,98,102
  53:Core/Src/main.c **** };
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PD */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN PM */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PM */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  63:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  66:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE BEGIN PV */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** uint8_t TX_Buffer[]; //buffer for i2c data
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* USER CODE END PV */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  77:Core/Src/main.c **** void SystemClock_Config(void);
  78:Core/Src/main.c **** static void MX_GPIO_Init(void);
  79:Core/Src/main.c **** static void MX_DMA_Init(void);
  80:Core/Src/main.c **** static void MX_SPI1_Init(void);
  81:Core/Src/main.c **** static void MX_I2C1_Init(void);
  82:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  83:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** void midi_task(void);
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** /* USER CODE END PFP */
  88:Core/Src/main.c **** 
ARM GAS  /tmp/ccyDsjlc.s 			page 3


  89:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  90:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** /* USER CODE END 0 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** /**
  95:Core/Src/main.c ****   * @brief  The application entry point.
  96:Core/Src/main.c ****   * @retval int
  97:Core/Src/main.c ****   */
  98:Core/Src/main.c **** int main(void)
  99:Core/Src/main.c **** {
 100:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE END 1 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 107:Core/Src/main.c ****   HAL_Init();
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE END Init */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* Configure the system clock */
 114:Core/Src/main.c ****   SystemClock_Config();
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* USER CODE END SysInit */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* Initialize all configured peripherals */
 121:Core/Src/main.c ****   MX_GPIO_Init();
 122:Core/Src/main.c ****   MX_DMA_Init();
 123:Core/Src/main.c ****   MX_SPI1_Init();
 124:Core/Src/main.c ****   MX_I2C1_Init();
 125:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 126:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* INITIALIZE TINYUSB */
 129:Core/Src/main.c ****   //tusb_init();
 130:Core/Src/main.c ****   //tud_init(BOARD_TUD_RHPORT);
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   uint8_t slave_address = 0b01011010;
 133:Core/Src/main.c **** 
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   //reset dac registers
 136:Core/Src/main.c ****   TX_Buffer[0] = slave_address; // set slave address to AD0 
 137:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 138:Core/Src/main.c ****   TX_Buffer[0] = 0b00010000; // send command byte, select OUT0
 139:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   //TX_Buffer[0] = slave_address; // set slave address to AD0 -- put in header file!
 143:Core/Src/main.c ****   //HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 144:Core/Src/main.c ****   //HAL_Delay(100);
 145:Core/Src/main.c ****   /* USER CODE END 2 */
ARM GAS  /tmp/ccyDsjlc.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /* Infinite loop */
 148:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 149:Core/Src/main.c ****   while (1)
 150:Core/Src/main.c ****   {
 151:Core/Src/main.c ****     TX_Buffer[0] = slave_address; // set slave address to AD0 
 152:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 153:Core/Src/main.c ****     //HAL_Delay(100);
 154:Core/Src/main.c ****     TX_Buffer[0] = 0b00000000; // send command byte, select OUT0
 155:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 156:Core/Src/main.c ****     //HAL_Delay(100);
 157:Core/Src/main.c ****     TX_Buffer[0] = 0b11111111; // send data byte, full VREF
 158:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 159:Core/Src/main.c ****     HAL_Delay(1000);
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****     TX_Buffer[0] = slave_address; // set slave address to AD0 
 162:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 163:Core/Src/main.c ****     //HAL_Delay(100);
 164:Core/Src/main.c ****     TX_Buffer[0] = 0b00000000; // send command byte, select OUT0
 165:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 166:Core/Src/main.c ****     //HAL_Delay(100);
 167:Core/Src/main.c ****     TX_Buffer[0] = 0b10000000; // send data byte, half VREF
 168:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 169:Core/Src/main.c ****     HAL_Delay(1000);
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****     TX_Buffer[0] = slave_address; // set slave address to AD0 
 172:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 173:Core/Src/main.c ****     //HAL_Delay(100);
 174:Core/Src/main.c ****     TX_Buffer[0] = 0b00000000; // send command byte, select OUT0
 175:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 176:Core/Src/main.c ****     //HAL_Delay(100);
 177:Core/Src/main.c ****     TX_Buffer[0] = 0b00000000; // send data byte, GND
 178:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 179:Core/Src/main.c ****     HAL_Delay(1000);
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****     //tud_task(); // tinyusb device task
 182:Core/Src/main.c ****     //midi_task();
 183:Core/Src/main.c ****     //HAL_Delay(1000);
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****     /* USER CODE END WHILE */
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 188:Core/Src/main.c ****   }
 189:Core/Src/main.c ****   /* USER CODE END 3 */
 190:Core/Src/main.c **** }
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** /**
 193:Core/Src/main.c ****   * @brief System Clock Configuration
 194:Core/Src/main.c ****   * @retval None
 195:Core/Src/main.c ****   */
 196:Core/Src/main.c **** void SystemClock_Config(void)
 197:Core/Src/main.c **** {
 198:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 199:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 202:Core/Src/main.c ****   */
ARM GAS  /tmp/ccyDsjlc.s 			page 5


 203:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 204:Core/Src/main.c ****   {
 205:Core/Src/main.c ****     Error_Handler();
 206:Core/Src/main.c ****   }
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 209:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 210:Core/Src/main.c ****   */
 211:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 212:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 213:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 214:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 221:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 222:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 223:Core/Src/main.c ****   {
 224:Core/Src/main.c ****     Error_Handler();
 225:Core/Src/main.c ****   }
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 228:Core/Src/main.c ****   */
 229:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 230:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 231:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 232:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 233:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 234:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 237:Core/Src/main.c ****   {
 238:Core/Src/main.c ****     Error_Handler();
 239:Core/Src/main.c ****   }
 240:Core/Src/main.c **** }
 241:Core/Src/main.c **** 
 242:Core/Src/main.c **** /**
 243:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 244:Core/Src/main.c ****   * @param None
 245:Core/Src/main.c ****   * @retval None
 246:Core/Src/main.c ****   */
 247:Core/Src/main.c **** static void MX_I2C1_Init(void)
 248:Core/Src/main.c **** {
 249:Core/Src/main.c **** 
 250:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 257:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 258:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 259:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
ARM GAS  /tmp/ccyDsjlc.s 			page 6


 260:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 261:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 262:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 263:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 264:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 265:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 266:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 267:Core/Src/main.c ****   {
 268:Core/Src/main.c ****     Error_Handler();
 269:Core/Src/main.c ****   }
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****   /** Configure Analogue filter
 272:Core/Src/main.c ****   */
 273:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 274:Core/Src/main.c ****   {
 275:Core/Src/main.c ****     Error_Handler();
 276:Core/Src/main.c ****   }
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   /** Configure Digital filter
 279:Core/Src/main.c ****   */
 280:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 281:Core/Src/main.c ****   {
 282:Core/Src/main.c ****     Error_Handler();
 283:Core/Src/main.c ****   }
 284:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c **** }
 289:Core/Src/main.c **** 
 290:Core/Src/main.c **** /**
 291:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 292:Core/Src/main.c ****   * @param None
 293:Core/Src/main.c ****   * @retval None
 294:Core/Src/main.c ****   */
 295:Core/Src/main.c **** static void MX_SPI1_Init(void)
 296:Core/Src/main.c **** {
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 301:Core/Src/main.c **** 
 302:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 305:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 306:Core/Src/main.c ****   hspi1.Instance = SPI1;
 307:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 308:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 309:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 310:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 311:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 312:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 313:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 314:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 315:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 316:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
ARM GAS  /tmp/ccyDsjlc.s 			page 7


 317:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 318:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 319:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 320:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 321:Core/Src/main.c ****   {
 322:Core/Src/main.c ****     Error_Handler();
 323:Core/Src/main.c ****   }
 324:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c **** }
 329:Core/Src/main.c **** 
 330:Core/Src/main.c **** /**
 331:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 332:Core/Src/main.c ****   * @param None
 333:Core/Src/main.c ****   * @retval None
 334:Core/Src/main.c ****   */
 335:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 336:Core/Src/main.c **** {
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 345:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 346:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 347:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 348:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 349:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 350:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 351:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 352:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 353:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 354:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 355:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 356:Core/Src/main.c ****   {
 357:Core/Src/main.c ****     Error_Handler();
 358:Core/Src/main.c ****   }
 359:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 362:Core/Src/main.c **** 
 363:Core/Src/main.c **** }
 364:Core/Src/main.c **** 
 365:Core/Src/main.c **** /**
 366:Core/Src/main.c ****   * Enable DMA controller clock
 367:Core/Src/main.c ****   */
 368:Core/Src/main.c **** static void MX_DMA_Init(void)
 369:Core/Src/main.c **** {
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* DMA controller clock enable */
 372:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 373:Core/Src/main.c **** 
ARM GAS  /tmp/ccyDsjlc.s 			page 8


 374:Core/Src/main.c ****   /* DMA interrupt init */
 375:Core/Src/main.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
 376:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 377:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 378:Core/Src/main.c **** 
 379:Core/Src/main.c **** }
 380:Core/Src/main.c **** 
 381:Core/Src/main.c **** /**
 382:Core/Src/main.c ****   * @brief GPIO Initialization Function
 383:Core/Src/main.c ****   * @param None
 384:Core/Src/main.c ****   * @retval None
 385:Core/Src/main.c ****   */
 386:Core/Src/main.c **** static void MX_GPIO_Init(void)
 387:Core/Src/main.c **** {
  28              		.loc 1 387 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 36
  35              		.cfi_offset 4, -36
  36              		.cfi_offset 5, -32
  37              		.cfi_offset 6, -28
  38              		.cfi_offset 7, -24
  39              		.cfi_offset 8, -20
  40              		.cfi_offset 9, -16
  41              		.cfi_offset 10, -12
  42              		.cfi_offset 11, -8
  43              		.cfi_offset 14, -4
  44 0004 8DB0     		sub	sp, sp, #52
  45              	.LCFI1:
  46              		.cfi_def_cfa_offset 88
 388:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  47              		.loc 1 388 3 view .LVU1
  48              		.loc 1 388 20 is_stmt 0 view .LVU2
  49 0006 0024     		movs	r4, #0
  50 0008 0794     		str	r4, [sp, #28]
  51 000a 0894     		str	r4, [sp, #32]
  52 000c 0994     		str	r4, [sp, #36]
  53 000e 0A94     		str	r4, [sp, #40]
  54 0010 0B94     		str	r4, [sp, #44]
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 391:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  55              		.loc 1 391 3 is_stmt 1 view .LVU3
  56              	.LBB12:
  57              		.loc 1 391 3 view .LVU4
  58              		.loc 1 391 3 view .LVU5
  59 0012 A74B     		ldr	r3, .L3
  60 0014 DA6C     		ldr	r2, [r3, #76]
  61 0016 42F01002 		orr	r2, r2, #16
  62 001a DA64     		str	r2, [r3, #76]
  63              		.loc 1 391 3 view .LVU6
  64 001c DA6C     		ldr	r2, [r3, #76]
  65 001e 02F01002 		and	r2, r2, #16
  66 0022 0192     		str	r2, [sp, #4]
ARM GAS  /tmp/ccyDsjlc.s 			page 9


  67              		.loc 1 391 3 view .LVU7
  68 0024 019A     		ldr	r2, [sp, #4]
  69              	.LBE12:
  70              		.loc 1 391 3 view .LVU8
 392:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  71              		.loc 1 392 3 view .LVU9
  72              	.LBB13:
  73              		.loc 1 392 3 view .LVU10
  74              		.loc 1 392 3 view .LVU11
  75 0026 DA6C     		ldr	r2, [r3, #76]
  76 0028 42F00402 		orr	r2, r2, #4
  77 002c DA64     		str	r2, [r3, #76]
  78              		.loc 1 392 3 view .LVU12
  79 002e DA6C     		ldr	r2, [r3, #76]
  80 0030 02F00402 		and	r2, r2, #4
  81 0034 0292     		str	r2, [sp, #8]
  82              		.loc 1 392 3 view .LVU13
  83 0036 029A     		ldr	r2, [sp, #8]
  84              	.LBE13:
  85              		.loc 1 392 3 view .LVU14
 393:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  86              		.loc 1 393 3 view .LVU15
  87              	.LBB14:
  88              		.loc 1 393 3 view .LVU16
  89              		.loc 1 393 3 view .LVU17
  90 0038 DA6C     		ldr	r2, [r3, #76]
  91 003a 42F08002 		orr	r2, r2, #128
  92 003e DA64     		str	r2, [r3, #76]
  93              		.loc 1 393 3 view .LVU18
  94 0040 DA6C     		ldr	r2, [r3, #76]
  95 0042 02F08002 		and	r2, r2, #128
  96 0046 0392     		str	r2, [sp, #12]
  97              		.loc 1 393 3 view .LVU19
  98 0048 039A     		ldr	r2, [sp, #12]
  99              	.LBE14:
 100              		.loc 1 393 3 view .LVU20
 394:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 101              		.loc 1 394 3 view .LVU21
 102              	.LBB15:
 103              		.loc 1 394 3 view .LVU22
 104              		.loc 1 394 3 view .LVU23
 105 004a DA6C     		ldr	r2, [r3, #76]
 106 004c 42F00102 		orr	r2, r2, #1
 107 0050 DA64     		str	r2, [r3, #76]
 108              		.loc 1 394 3 view .LVU24
 109 0052 DA6C     		ldr	r2, [r3, #76]
 110 0054 02F00102 		and	r2, r2, #1
 111 0058 0492     		str	r2, [sp, #16]
 112              		.loc 1 394 3 view .LVU25
 113 005a 049A     		ldr	r2, [sp, #16]
 114              	.LBE15:
 115              		.loc 1 394 3 view .LVU26
 395:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 116              		.loc 1 395 3 view .LVU27
 117              	.LBB16:
 118              		.loc 1 395 3 view .LVU28
 119              		.loc 1 395 3 view .LVU29
ARM GAS  /tmp/ccyDsjlc.s 			page 10


 120 005c DA6C     		ldr	r2, [r3, #76]
 121 005e 42F00202 		orr	r2, r2, #2
 122 0062 DA64     		str	r2, [r3, #76]
 123              		.loc 1 395 3 view .LVU30
 124 0064 DA6C     		ldr	r2, [r3, #76]
 125 0066 02F00202 		and	r2, r2, #2
 126 006a 0592     		str	r2, [sp, #20]
 127              		.loc 1 395 3 view .LVU31
 128 006c 059A     		ldr	r2, [sp, #20]
 129              	.LBE16:
 130              		.loc 1 395 3 view .LVU32
 396:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 131              		.loc 1 396 3 view .LVU33
 132              	.LBB17:
 133              		.loc 1 396 3 view .LVU34
 134              		.loc 1 396 3 view .LVU35
 135 006e DA6C     		ldr	r2, [r3, #76]
 136 0070 42F00802 		orr	r2, r2, #8
 137 0074 DA64     		str	r2, [r3, #76]
 138              		.loc 1 396 3 view .LVU36
 139 0076 DB6C     		ldr	r3, [r3, #76]
 140 0078 03F00803 		and	r3, r3, #8
 141 007c 0693     		str	r3, [sp, #24]
 142              		.loc 1 396 3 view .LVU37
 143 007e 069B     		ldr	r3, [sp, #24]
 144              	.LBE17:
 145              		.loc 1 396 3 view .LVU38
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 399:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|GPIO_PIN_9|GPIO_PIN_10
 146              		.loc 1 399 3 view .LVU39
 147 0080 DFF83082 		ldr	r8, .L3+4
 148 0084 2246     		mov	r2, r4
 149 0086 40F20971 		movw	r1, #1801
 150 008a 4046     		mov	r0, r8
 151 008c FFF7FEFF 		bl	HAL_GPIO_WritePin
 152              	.LVL0:
 400:Core/Src/main.c ****                           |XL_CS_Pin, GPIO_PIN_RESET);
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 403:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 153              		.loc 1 403 3 view .LVU40
 154 0090 DFF82492 		ldr	r9, .L3+8
 155 0094 2246     		mov	r2, r4
 156 0096 0C21     		movs	r1, #12
 157 0098 4846     		mov	r0, r9
 158 009a FFF7FEFF 		bl	HAL_GPIO_WritePin
 159              	.LVL1:
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 406:Core/Src/main.c ****   HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 160              		.loc 1 406 3 view .LVU41
 161 009e DFF81CB2 		ldr	fp, .L3+12
 162 00a2 2246     		mov	r2, r4
 163 00a4 4FF40061 		mov	r1, #2048
 164 00a8 5846     		mov	r0, fp
 165 00aa FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /tmp/ccyDsjlc.s 			page 11


 166              	.LVL2:
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 409:Core/Src/main.c ****   HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 167              		.loc 1 409 3 view .LVU42
 168 00ae DFF810A2 		ldr	r10, .L3+16
 169 00b2 2246     		mov	r2, r4
 170 00b4 8021     		movs	r1, #128
 171 00b6 5046     		mov	r0, r10
 172 00b8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 173              	.LVL3:
 410:Core/Src/main.c **** 
 411:Core/Src/main.c ****   /*Configure GPIO pins : SAI1_MCK_Pin SAI1_FS_Pin SAI1_SCK_Pin SAI1_SD_Pin
 412:Core/Src/main.c ****                            AUDIO_DIN_Pin */
 413:Core/Src/main.c ****   GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin
 174              		.loc 1 413 3 view .LVU43
 175              		.loc 1 413 23 is_stmt 0 view .LVU44
 176 00bc F423     		movs	r3, #244
 177 00be 0793     		str	r3, [sp, #28]
 414:Core/Src/main.c ****                           |AUDIO_DIN_Pin;
 415:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178              		.loc 1 415 3 is_stmt 1 view .LVU45
 179              		.loc 1 415 24 is_stmt 0 view .LVU46
 180 00c0 0225     		movs	r5, #2
 181 00c2 0895     		str	r5, [sp, #32]
 416:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 182              		.loc 1 416 3 is_stmt 1 view .LVU47
 183              		.loc 1 416 24 is_stmt 0 view .LVU48
 184 00c4 0994     		str	r4, [sp, #36]
 417:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 185              		.loc 1 417 3 is_stmt 1 view .LVU49
 186              		.loc 1 417 25 is_stmt 0 view .LVU50
 187 00c6 0327     		movs	r7, #3
 188 00c8 0A97     		str	r7, [sp, #40]
 418:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 189              		.loc 1 418 3 is_stmt 1 view .LVU51
 190              		.loc 1 418 29 is_stmt 0 view .LVU52
 191 00ca 0D23     		movs	r3, #13
 192 00cc 0B93     		str	r3, [sp, #44]
 419:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 193              		.loc 1 419 3 is_stmt 1 view .LVU53
 194 00ce 07A9     		add	r1, sp, #28
 195 00d0 4046     		mov	r0, r8
 196 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 197              	.LVL4:
 420:Core/Src/main.c **** 
 421:Core/Src/main.c ****   /*Configure GPIO pin : AUDIO_RST_Pin */
 422:Core/Src/main.c ****   GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 198              		.loc 1 422 3 view .LVU54
 199              		.loc 1 422 23 is_stmt 0 view .LVU55
 200 00d6 0823     		movs	r3, #8
 201 00d8 0793     		str	r3, [sp, #28]
 423:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 202              		.loc 1 423 3 is_stmt 1 view .LVU56
 203              		.loc 1 423 24 is_stmt 0 view .LVU57
 204 00da 0126     		movs	r6, #1
 205 00dc 0896     		str	r6, [sp, #32]
ARM GAS  /tmp/ccyDsjlc.s 			page 12


 424:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 206              		.loc 1 424 3 is_stmt 1 view .LVU58
 207              		.loc 1 424 24 is_stmt 0 view .LVU59
 208 00de 0994     		str	r4, [sp, #36]
 425:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 209              		.loc 1 425 3 is_stmt 1 view .LVU60
 210              		.loc 1 425 25 is_stmt 0 view .LVU61
 211 00e0 0A95     		str	r5, [sp, #40]
 426:Core/Src/main.c ****   HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 212              		.loc 1 426 3 is_stmt 1 view .LVU62
 213 00e2 07A9     		add	r1, sp, #28
 214 00e4 4046     		mov	r0, r8
 215 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL5:
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
 429:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 217              		.loc 1 429 3 view .LVU63
 218              		.loc 1 429 23 is_stmt 0 view .LVU64
 219 00ea 4FF41053 		mov	r3, #9216
 220 00ee 0793     		str	r3, [sp, #28]
 430:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 221              		.loc 1 430 3 is_stmt 1 view .LVU65
 222              		.loc 1 430 24 is_stmt 0 view .LVU66
 223 00f0 4FF49013 		mov	r3, #1179648
 224 00f4 0893     		str	r3, [sp, #32]
 431:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 225              		.loc 1 431 3 is_stmt 1 view .LVU67
 226              		.loc 1 431 24 is_stmt 0 view .LVU68
 227 00f6 0994     		str	r4, [sp, #36]
 432:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 228              		.loc 1 432 3 is_stmt 1 view .LVU69
 229 00f8 07A9     		add	r1, sp, #28
 230 00fa 5846     		mov	r0, fp
 231 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL6:
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin PC6
 435:Core/Src/main.c ****                            PC7 PC8 PC9 */
 436:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin|GPIO_PIN_6
 233              		.loc 1 436 3 view .LVU70
 234              		.loc 1 436 23 is_stmt 0 view .LVU71
 235 0100 40F2C733 		movw	r3, #967
 236 0104 0793     		str	r3, [sp, #28]
 437:Core/Src/main.c ****                           |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 438:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 237              		.loc 1 438 3 is_stmt 1 view .LVU72
 238              		.loc 1 438 24 is_stmt 0 view .LVU73
 239 0106 0894     		str	r4, [sp, #32]
 439:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 240              		.loc 1 439 3 is_stmt 1 view .LVU74
 241              		.loc 1 439 24 is_stmt 0 view .LVU75
 242 0108 0994     		str	r4, [sp, #36]
 440:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 243              		.loc 1 440 3 is_stmt 1 view .LVU76
 244 010a 07A9     		add	r1, sp, #28
 245 010c 5846     		mov	r0, fp
ARM GAS  /tmp/ccyDsjlc.s 			page 13


 246 010e FFF7FEFF 		bl	HAL_GPIO_Init
 247              	.LVL7:
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****   /*Configure GPIO pins : VLCD_Pin SEG22_Pin SEG1_Pin */
 443:Core/Src/main.c ****   GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin;
 248              		.loc 1 443 3 view .LVU77
 249              		.loc 1 443 23 is_stmt 0 view .LVU78
 250 0112 3823     		movs	r3, #56
 251 0114 0793     		str	r3, [sp, #28]
 444:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 252              		.loc 1 444 3 is_stmt 1 view .LVU79
 253              		.loc 1 444 24 is_stmt 0 view .LVU80
 254 0116 0895     		str	r5, [sp, #32]
 445:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 255              		.loc 1 445 3 is_stmt 1 view .LVU81
 256              		.loc 1 445 24 is_stmt 0 view .LVU82
 257 0118 0994     		str	r4, [sp, #36]
 446:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 258              		.loc 1 446 3 is_stmt 1 view .LVU83
 259              		.loc 1 446 25 is_stmt 0 view .LVU84
 260 011a 0A94     		str	r4, [sp, #40]
 447:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 261              		.loc 1 447 3 is_stmt 1 view .LVU85
 262              		.loc 1 447 29 is_stmt 0 view .LVU86
 263 011c 0B23     		movs	r3, #11
 264 011e 0B93     		str	r3, [sp, #44]
 448:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 265              		.loc 1 448 3 is_stmt 1 view .LVU87
 266 0120 07A9     		add	r1, sp, #28
 267 0122 5846     		mov	r0, fp
 268 0124 FFF7FEFF 		bl	HAL_GPIO_Init
 269              	.LVL8:
 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   /*Configure GPIO pins : JOY_CENTER_Pin JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin */
 451:Core/Src/main.c ****   GPIO_InitStruct.Pin = JOY_CENTER_Pin|JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin;
 270              		.loc 1 451 3 view .LVU88
 271              		.loc 1 451 23 is_stmt 0 view .LVU89
 272 0128 0F23     		movs	r3, #15
 273 012a 0793     		str	r3, [sp, #28]
 452:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 274              		.loc 1 452 3 is_stmt 1 view .LVU90
 275              		.loc 1 452 24 is_stmt 0 view .LVU91
 276 012c 0894     		str	r4, [sp, #32]
 453:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 277              		.loc 1 453 3 is_stmt 1 view .LVU92
 278              		.loc 1 453 24 is_stmt 0 view .LVU93
 279 012e 0995     		str	r5, [sp, #36]
 454:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 280              		.loc 1 454 3 is_stmt 1 view .LVU94
 281 0130 07A9     		add	r1, sp, #28
 282 0132 4FF09040 		mov	r0, #1207959552
 283 0136 FFF7FEFF 		bl	HAL_GPIO_Init
 284              	.LVL9:
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   /*Configure GPIO pin : MFX_WAKEUP_Pin */
 457:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 285              		.loc 1 457 3 view .LVU95
ARM GAS  /tmp/ccyDsjlc.s 			page 14


 286              		.loc 1 457 23 is_stmt 0 view .LVU96
 287 013a 1023     		movs	r3, #16
 288 013c 0793     		str	r3, [sp, #28]
 458:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 289              		.loc 1 458 3 is_stmt 1 view .LVU97
 290              		.loc 1 458 24 is_stmt 0 view .LVU98
 291 013e 4FF49013 		mov	r3, #1179648
 292 0142 0893     		str	r3, [sp, #32]
 459:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 293              		.loc 1 459 3 is_stmt 1 view .LVU99
 294              		.loc 1 459 24 is_stmt 0 view .LVU100
 295 0144 0994     		str	r4, [sp, #36]
 460:Core/Src/main.c ****   HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 296              		.loc 1 460 3 is_stmt 1 view .LVU101
 297 0146 07A9     		add	r1, sp, #28
 298 0148 4FF09040 		mov	r0, #1207959552
 299 014c FFF7FEFF 		bl	HAL_GPIO_Init
 300              	.LVL10:
 461:Core/Src/main.c **** 
 462:Core/Src/main.c ****   /*Configure GPIO pins : SEG21_Pin SEG2_Pin SEG20_Pin SEG3_Pin
 463:Core/Src/main.c ****                            SEG19_Pin SEG4_Pin SEG11_Pin SEG12_Pin
 464:Core/Src/main.c ****                            COM3_Pin */
 465:Core/Src/main.c ****   GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin
 301              		.loc 1 465 3 view .LVU102
 302              		.loc 1 465 23 is_stmt 0 view .LVU103
 303 0150 4FF23323 		movw	r3, #62003
 304 0154 0793     		str	r3, [sp, #28]
 466:Core/Src/main.c ****                           |SEG19_Pin|SEG4_Pin|SEG11_Pin|SEG12_Pin
 467:Core/Src/main.c ****                           |COM3_Pin;
 468:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 305              		.loc 1 468 3 is_stmt 1 view .LVU104
 306              		.loc 1 468 24 is_stmt 0 view .LVU105
 307 0156 0895     		str	r5, [sp, #32]
 469:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 308              		.loc 1 469 3 is_stmt 1 view .LVU106
 309              		.loc 1 469 24 is_stmt 0 view .LVU107
 310 0158 0994     		str	r4, [sp, #36]
 470:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 311              		.loc 1 470 3 is_stmt 1 view .LVU108
 312              		.loc 1 470 25 is_stmt 0 view .LVU109
 313 015a 0A94     		str	r4, [sp, #40]
 471:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 314              		.loc 1 471 3 is_stmt 1 view .LVU110
 315              		.loc 1 471 29 is_stmt 0 view .LVU111
 316 015c 0B23     		movs	r3, #11
 317 015e 0B93     		str	r3, [sp, #44]
 472:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 318              		.loc 1 472 3 is_stmt 1 view .LVU112
 319 0160 07A9     		add	r1, sp, #28
 320 0162 4846     		mov	r0, r9
 321 0164 FFF7FEFF 		bl	HAL_GPIO_Init
 322              	.LVL11:
 473:Core/Src/main.c **** 
 474:Core/Src/main.c ****   /*Configure GPIO pin : LD_R_Pin */
 475:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD_R_Pin;
 323              		.loc 1 475 3 view .LVU113
 324              		.loc 1 475 23 is_stmt 0 view .LVU114
ARM GAS  /tmp/ccyDsjlc.s 			page 15


 325 0168 0423     		movs	r3, #4
 326 016a 0793     		str	r3, [sp, #28]
 476:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 327              		.loc 1 476 3 is_stmt 1 view .LVU115
 328              		.loc 1 476 24 is_stmt 0 view .LVU116
 329 016c 0896     		str	r6, [sp, #32]
 477:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 330              		.loc 1 477 3 is_stmt 1 view .LVU117
 331              		.loc 1 477 24 is_stmt 0 view .LVU118
 332 016e 0996     		str	r6, [sp, #36]
 478:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 333              		.loc 1 478 3 is_stmt 1 view .LVU119
 334              		.loc 1 478 25 is_stmt 0 view .LVU120
 335 0170 0A97     		str	r7, [sp, #40]
 479:Core/Src/main.c ****   HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 336              		.loc 1 479 3 is_stmt 1 view .LVU121
 337 0172 07A9     		add	r1, sp, #28
 338 0174 4846     		mov	r0, r9
 339 0176 FFF7FEFF 		bl	HAL_GPIO_Init
 340              	.LVL12:
 480:Core/Src/main.c **** 
 481:Core/Src/main.c ****   /*Configure GPIO pin : LD_G_Pin */
 482:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD_G_Pin;
 341              		.loc 1 482 3 view .LVU122
 342              		.loc 1 482 23 is_stmt 0 view .LVU123
 343 017a 4FF48073 		mov	r3, #256
 344 017e 0793     		str	r3, [sp, #28]
 483:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 345              		.loc 1 483 3 is_stmt 1 view .LVU124
 346              		.loc 1 483 24 is_stmt 0 view .LVU125
 347 0180 0896     		str	r6, [sp, #32]
 484:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 348              		.loc 1 484 3 is_stmt 1 view .LVU126
 349              		.loc 1 484 24 is_stmt 0 view .LVU127
 350 0182 0996     		str	r6, [sp, #36]
 485:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 351              		.loc 1 485 3 is_stmt 1 view .LVU128
 352              		.loc 1 485 25 is_stmt 0 view .LVU129
 353 0184 0A97     		str	r7, [sp, #40]
 486:Core/Src/main.c ****   HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 354              		.loc 1 486 3 is_stmt 1 view .LVU130
 355 0186 07A9     		add	r1, sp, #28
 356 0188 4046     		mov	r0, r8
 357 018a FFF7FEFF 		bl	HAL_GPIO_Init
 358              	.LVL13:
 487:Core/Src/main.c **** 
 488:Core/Src/main.c ****   /*Configure GPIO pins : PE9 PE10 XL_CS_Pin */
 489:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|XL_CS_Pin;
 359              		.loc 1 489 3 view .LVU131
 360              		.loc 1 489 23 is_stmt 0 view .LVU132
 361 018e 40F20163 		movw	r3, #1537
 362 0192 0793     		str	r3, [sp, #28]
 490:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 363              		.loc 1 490 3 is_stmt 1 view .LVU133
 364              		.loc 1 490 24 is_stmt 0 view .LVU134
 365 0194 0896     		str	r6, [sp, #32]
 491:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccyDsjlc.s 			page 16


 366              		.loc 1 491 3 is_stmt 1 view .LVU135
 367              		.loc 1 491 24 is_stmt 0 view .LVU136
 368 0196 0994     		str	r4, [sp, #36]
 492:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 369              		.loc 1 492 3 is_stmt 1 view .LVU137
 370              		.loc 1 492 25 is_stmt 0 view .LVU138
 371 0198 0A94     		str	r4, [sp, #40]
 493:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 372              		.loc 1 493 3 is_stmt 1 view .LVU139
 373 019a 07A9     		add	r1, sp, #28
 374 019c 4046     		mov	r0, r8
 375 019e FFF7FEFF 		bl	HAL_GPIO_Init
 376              	.LVL14:
 494:Core/Src/main.c **** 
 495:Core/Src/main.c ****   /*Configure GPIO pins : QSPI_CS_Pin QSPI_D0_Pin QSPI_D1_Pin QSPI_D2_Pin
 496:Core/Src/main.c ****                            QSPI_D3_Pin */
 497:Core/Src/main.c ****   GPIO_InitStruct.Pin = QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin|QSPI_D2_Pin
 377              		.loc 1 497 3 view .LVU140
 378              		.loc 1 497 23 is_stmt 0 view .LVU141
 379 01a2 4FF47843 		mov	r3, #63488
 380 01a6 0793     		str	r3, [sp, #28]
 498:Core/Src/main.c ****                           |QSPI_D3_Pin;
 499:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 381              		.loc 1 499 3 is_stmt 1 view .LVU142
 382              		.loc 1 499 24 is_stmt 0 view .LVU143
 383 01a8 0895     		str	r5, [sp, #32]
 500:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 384              		.loc 1 500 3 is_stmt 1 view .LVU144
 385              		.loc 1 500 24 is_stmt 0 view .LVU145
 386 01aa 0994     		str	r4, [sp, #36]
 501:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 387              		.loc 1 501 3 is_stmt 1 view .LVU146
 388              		.loc 1 501 25 is_stmt 0 view .LVU147
 389 01ac 0A97     		str	r7, [sp, #40]
 502:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 390              		.loc 1 502 3 is_stmt 1 view .LVU148
 391              		.loc 1 502 29 is_stmt 0 view .LVU149
 392 01ae 0A23     		movs	r3, #10
 393 01b0 0B93     		str	r3, [sp, #44]
 503:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 394              		.loc 1 503 3 is_stmt 1 view .LVU150
 395 01b2 07A9     		add	r1, sp, #28
 396 01b4 4046     		mov	r0, r8
 397 01b6 FFF7FEFF 		bl	HAL_GPIO_Init
 398              	.LVL15:
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****   /*Configure GPIO pins : MFX_I2C_SLC_Pin MFX_I2C_SDA_Pin */
 506:Core/Src/main.c ****   GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 399              		.loc 1 506 3 view .LVU151
 400              		.loc 1 506 23 is_stmt 0 view .LVU152
 401 01ba 4FF44063 		mov	r3, #3072
 402 01be 0793     		str	r3, [sp, #28]
 507:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 403              		.loc 1 507 3 is_stmt 1 view .LVU153
 404              		.loc 1 507 24 is_stmt 0 view .LVU154
 405 01c0 1223     		movs	r3, #18
 406 01c2 0893     		str	r3, [sp, #32]
ARM GAS  /tmp/ccyDsjlc.s 			page 17


 508:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 407              		.loc 1 508 3 is_stmt 1 view .LVU155
 408              		.loc 1 508 24 is_stmt 0 view .LVU156
 409 01c4 0994     		str	r4, [sp, #36]
 509:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 410              		.loc 1 509 3 is_stmt 1 view .LVU157
 411              		.loc 1 509 25 is_stmt 0 view .LVU158
 412 01c6 0A97     		str	r7, [sp, #40]
 510:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 413              		.loc 1 510 3 is_stmt 1 view .LVU159
 414              		.loc 1 510 29 is_stmt 0 view .LVU160
 415 01c8 0423     		movs	r3, #4
 416 01ca 0B93     		str	r3, [sp, #44]
 511:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 417              		.loc 1 511 3 is_stmt 1 view .LVU161
 418 01cc 07A9     		add	r1, sp, #28
 419 01ce 4846     		mov	r0, r9
 420 01d0 FFF7FEFF 		bl	HAL_GPIO_Init
 421              	.LVL16:
 512:Core/Src/main.c **** 
 513:Core/Src/main.c ****   /*Configure GPIO pins : SEG18_Pin SEG5_Pin SEG17_Pin SEG6_Pin
 514:Core/Src/main.c ****                            SEG16_Pin SEG7_Pin SEG15_Pin SEG8_Pin */
 515:Core/Src/main.c ****   GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin
 422              		.loc 1 515 3 view .LVU162
 423              		.loc 1 515 23 is_stmt 0 view .LVU163
 424 01d4 4FF47F43 		mov	r3, #65280
 425 01d8 0793     		str	r3, [sp, #28]
 516:Core/Src/main.c ****                           |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
 517:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 426              		.loc 1 517 3 is_stmt 1 view .LVU164
 427              		.loc 1 517 24 is_stmt 0 view .LVU165
 428 01da 0895     		str	r5, [sp, #32]
 518:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 429              		.loc 1 518 3 is_stmt 1 view .LVU166
 430              		.loc 1 518 24 is_stmt 0 view .LVU167
 431 01dc 0994     		str	r4, [sp, #36]
 519:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 432              		.loc 1 519 3 is_stmt 1 view .LVU168
 433              		.loc 1 519 25 is_stmt 0 view .LVU169
 434 01de 0A94     		str	r4, [sp, #40]
 520:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 435              		.loc 1 520 3 is_stmt 1 view .LVU170
 436              		.loc 1 520 29 is_stmt 0 view .LVU171
 437 01e0 0B23     		movs	r3, #11
 438 01e2 0B93     		str	r3, [sp, #44]
 521:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 439              		.loc 1 521 3 is_stmt 1 view .LVU172
 440 01e4 07A9     		add	r1, sp, #28
 441 01e6 5046     		mov	r0, r10
 442 01e8 FFF7FEFF 		bl	HAL_GPIO_Init
 443              	.LVL17:
 522:Core/Src/main.c **** 
 523:Core/Src/main.c ****   /*Configure GPIO pins : COM0_Pin COM1_Pin SEG10_Pin */
 524:Core/Src/main.c ****   GPIO_InitStruct.Pin = COM0_Pin|COM1_Pin|SEG10_Pin;
 444              		.loc 1 524 3 view .LVU173
 445              		.loc 1 524 23 is_stmt 0 view .LVU174
 446 01ec 4FF40343 		mov	r3, #33536
ARM GAS  /tmp/ccyDsjlc.s 			page 18


 447 01f0 0793     		str	r3, [sp, #28]
 525:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 448              		.loc 1 525 3 is_stmt 1 view .LVU175
 449              		.loc 1 525 24 is_stmt 0 view .LVU176
 450 01f2 0895     		str	r5, [sp, #32]
 526:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 451              		.loc 1 526 3 is_stmt 1 view .LVU177
 452              		.loc 1 526 24 is_stmt 0 view .LVU178
 453 01f4 0994     		str	r4, [sp, #36]
 527:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 454              		.loc 1 527 3 is_stmt 1 view .LVU179
 455              		.loc 1 527 25 is_stmt 0 view .LVU180
 456 01f6 0A94     		str	r4, [sp, #40]
 528:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 457              		.loc 1 528 3 is_stmt 1 view .LVU181
 458              		.loc 1 528 29 is_stmt 0 view .LVU182
 459 01f8 0B23     		movs	r3, #11
 460 01fa 0B93     		str	r3, [sp, #44]
 529:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 461              		.loc 1 529 3 is_stmt 1 view .LVU183
 462 01fc 07A9     		add	r1, sp, #28
 463 01fe 4FF09040 		mov	r0, #1207959552
 464 0202 FFF7FEFF 		bl	HAL_GPIO_Init
 465              	.LVL18:
 530:Core/Src/main.c **** 
 531:Core/Src/main.c ****   /*Configure GPIO pin : OTG_FS_VBUS_Pin */
 532:Core/Src/main.c ****   GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 466              		.loc 1 532 3 view .LVU184
 467              		.loc 1 532 23 is_stmt 0 view .LVU185
 468 0206 4FF40063 		mov	r3, #2048
 469 020a 0793     		str	r3, [sp, #28]
 533:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 470              		.loc 1 533 3 is_stmt 1 view .LVU186
 471              		.loc 1 533 24 is_stmt 0 view .LVU187
 472 020c 0896     		str	r6, [sp, #32]
 534:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 473              		.loc 1 534 3 is_stmt 1 view .LVU188
 474              		.loc 1 534 24 is_stmt 0 view .LVU189
 475 020e 0994     		str	r4, [sp, #36]
 535:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 476              		.loc 1 535 3 is_stmt 1 view .LVU190
 477              		.loc 1 535 25 is_stmt 0 view .LVU191
 478 0210 0A94     		str	r4, [sp, #40]
 536:Core/Src/main.c ****   HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 479              		.loc 1 536 3 is_stmt 1 view .LVU192
 480 0212 07A9     		add	r1, sp, #28
 481 0214 5846     		mov	r0, fp
 482 0216 FFF7FEFF 		bl	HAL_GPIO_Init
 483              	.LVL19:
 537:Core/Src/main.c **** 
 538:Core/Src/main.c ****   /*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
 539:Core/Src/main.c ****   GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 484              		.loc 1 539 3 view .LVU193
 485              		.loc 1 539 23 is_stmt 0 view .LVU194
 486 021a 4FF0050B 		mov	fp, #5
 487 021e CDF81CB0 		str	fp, [sp, #28]
 540:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
ARM GAS  /tmp/ccyDsjlc.s 			page 19


 488              		.loc 1 540 3 is_stmt 1 view .LVU195
 489              		.loc 1 540 24 is_stmt 0 view .LVU196
 490 0222 4FF49013 		mov	r3, #1179648
 491 0226 0893     		str	r3, [sp, #32]
 541:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 492              		.loc 1 541 3 is_stmt 1 view .LVU197
 493              		.loc 1 541 24 is_stmt 0 view .LVU198
 494 0228 0994     		str	r4, [sp, #36]
 542:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 495              		.loc 1 542 3 is_stmt 1 view .LVU199
 496 022a 07A9     		add	r1, sp, #28
 497 022c 5046     		mov	r0, r10
 498 022e FFF7FEFF 		bl	HAL_GPIO_Init
 499              	.LVL20:
 543:Core/Src/main.c **** 
 544:Core/Src/main.c ****   /*Configure GPIO pins : MEMS_SCK_Pin MEMS_MISO_Pin MEMS_MOSI_Pin */
 545:Core/Src/main.c ****   GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 500              		.loc 1 545 3 view .LVU200
 501              		.loc 1 545 23 is_stmt 0 view .LVU201
 502 0232 1A23     		movs	r3, #26
 503 0234 0793     		str	r3, [sp, #28]
 546:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 504              		.loc 1 546 3 is_stmt 1 view .LVU202
 505              		.loc 1 546 24 is_stmt 0 view .LVU203
 506 0236 0895     		str	r5, [sp, #32]
 547:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 507              		.loc 1 547 3 is_stmt 1 view .LVU204
 508              		.loc 1 547 24 is_stmt 0 view .LVU205
 509 0238 0994     		str	r4, [sp, #36]
 548:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 510              		.loc 1 548 3 is_stmt 1 view .LVU206
 511              		.loc 1 548 25 is_stmt 0 view .LVU207
 512 023a 0A97     		str	r7, [sp, #40]
 549:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 513              		.loc 1 549 3 is_stmt 1 view .LVU208
 514              		.loc 1 549 29 is_stmt 0 view .LVU209
 515 023c CDF82CB0 		str	fp, [sp, #44]
 550:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 516              		.loc 1 550 3 is_stmt 1 view .LVU210
 517 0240 07A9     		add	r1, sp, #28
 518 0242 5046     		mov	r0, r10
 519 0244 FFF7FEFF 		bl	HAL_GPIO_Init
 520              	.LVL21:
 551:Core/Src/main.c **** 
 552:Core/Src/main.c ****   /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
 553:Core/Src/main.c ****   GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 521              		.loc 1 553 3 view .LVU211
 522              		.loc 1 553 23 is_stmt 0 view .LVU212
 523 0248 6023     		movs	r3, #96
 524 024a 0793     		str	r3, [sp, #28]
 554:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 525              		.loc 1 554 3 is_stmt 1 view .LVU213
 526              		.loc 1 554 24 is_stmt 0 view .LVU214
 527 024c 0895     		str	r5, [sp, #32]
 555:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 528              		.loc 1 555 3 is_stmt 1 view .LVU215
 529              		.loc 1 555 24 is_stmt 0 view .LVU216
ARM GAS  /tmp/ccyDsjlc.s 			page 20


 530 024e 0996     		str	r6, [sp, #36]
 556:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 531              		.loc 1 556 3 is_stmt 1 view .LVU217
 532              		.loc 1 556 25 is_stmt 0 view .LVU218
 533 0250 0A97     		str	r7, [sp, #40]
 557:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 534              		.loc 1 557 3 is_stmt 1 view .LVU219
 535              		.loc 1 557 29 is_stmt 0 view .LVU220
 536 0252 0723     		movs	r3, #7
 537 0254 0B93     		str	r3, [sp, #44]
 558:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 538              		.loc 1 558 3 is_stmt 1 view .LVU221
 539 0256 07A9     		add	r1, sp, #28
 540 0258 5046     		mov	r0, r10
 541 025a FFF7FEFF 		bl	HAL_GPIO_Init
 542              	.LVL22:
 559:Core/Src/main.c **** 
 560:Core/Src/main.c ****   /*Configure GPIO pin : GYRO_CS_Pin */
 561:Core/Src/main.c ****   GPIO_InitStruct.Pin = GYRO_CS_Pin;
 543              		.loc 1 561 3 view .LVU222
 544              		.loc 1 561 23 is_stmt 0 view .LVU223
 545 025e 8023     		movs	r3, #128
 546 0260 0793     		str	r3, [sp, #28]
 562:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 547              		.loc 1 562 3 is_stmt 1 view .LVU224
 548              		.loc 1 562 24 is_stmt 0 view .LVU225
 549 0262 0896     		str	r6, [sp, #32]
 563:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 550              		.loc 1 563 3 is_stmt 1 view .LVU226
 551              		.loc 1 563 24 is_stmt 0 view .LVU227
 552 0264 0994     		str	r4, [sp, #36]
 564:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 553              		.loc 1 564 3 is_stmt 1 view .LVU228
 554              		.loc 1 564 25 is_stmt 0 view .LVU229
 555 0266 0A97     		str	r7, [sp, #40]
 565:Core/Src/main.c ****   HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 556              		.loc 1 565 3 is_stmt 1 view .LVU230
 557 0268 07A9     		add	r1, sp, #28
 558 026a 5046     		mov	r0, r10
 559 026c FFF7FEFF 		bl	HAL_GPIO_Init
 560              	.LVL23:
 566:Core/Src/main.c **** 
 567:Core/Src/main.c ****   /*Configure GPIO pin : M3V3_REG_ON_Pin */
 568:Core/Src/main.c ****   GPIO_InitStruct.Pin = M3V3_REG_ON_Pin;
 561              		.loc 1 568 3 view .LVU231
 562              		.loc 1 568 23 is_stmt 0 view .LVU232
 563 0270 0823     		movs	r3, #8
 564 0272 0793     		str	r3, [sp, #28]
 569:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 565              		.loc 1 569 3 is_stmt 1 view .LVU233
 566              		.loc 1 569 24 is_stmt 0 view .LVU234
 567 0274 0896     		str	r6, [sp, #32]
 570:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 568              		.loc 1 570 3 is_stmt 1 view .LVU235
 569              		.loc 1 570 24 is_stmt 0 view .LVU236
 570 0276 0994     		str	r4, [sp, #36]
 571:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /tmp/ccyDsjlc.s 			page 21


 571              		.loc 1 571 3 is_stmt 1 view .LVU237
 572              		.loc 1 571 25 is_stmt 0 view .LVU238
 573 0278 0A94     		str	r4, [sp, #40]
 572:Core/Src/main.c ****   HAL_GPIO_Init(M3V3_REG_ON_GPIO_Port, &GPIO_InitStruct);
 574              		.loc 1 572 3 is_stmt 1 view .LVU239
 575 027a 07A9     		add	r1, sp, #28
 576 027c 4846     		mov	r0, r9
 577 027e FFF7FEFF 		bl	HAL_GPIO_Init
 578              	.LVL24:
 573:Core/Src/main.c **** 
 574:Core/Src/main.c ****   /*Configure GPIO pin : GYRO_INT2_Pin */
 575:Core/Src/main.c ****   GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 579              		.loc 1 575 3 view .LVU240
 580              		.loc 1 575 23 is_stmt 0 view .LVU241
 581 0282 4FF48073 		mov	r3, #256
 582 0286 0793     		str	r3, [sp, #28]
 576:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 583              		.loc 1 576 3 is_stmt 1 view .LVU242
 584              		.loc 1 576 24 is_stmt 0 view .LVU243
 585 0288 4FF49013 		mov	r3, #1179648
 586 028c 0893     		str	r3, [sp, #32]
 577:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 587              		.loc 1 577 3 is_stmt 1 view .LVU244
 588              		.loc 1 577 24 is_stmt 0 view .LVU245
 589 028e 0994     		str	r4, [sp, #36]
 578:Core/Src/main.c ****   HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 590              		.loc 1 578 3 is_stmt 1 view .LVU246
 591 0290 07A9     		add	r1, sp, #28
 592 0292 4846     		mov	r0, r9
 593 0294 FFF7FEFF 		bl	HAL_GPIO_Init
 594              	.LVL25:
 579:Core/Src/main.c **** 
 580:Core/Src/main.c ****   /*Configure GPIO pin : XL_INT_Pin */
 581:Core/Src/main.c ****   GPIO_InitStruct.Pin = XL_INT_Pin;
 595              		.loc 1 581 3 view .LVU247
 596              		.loc 1 581 23 is_stmt 0 view .LVU248
 597 0298 0795     		str	r5, [sp, #28]
 582:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 598              		.loc 1 582 3 is_stmt 1 view .LVU249
 599              		.loc 1 582 24 is_stmt 0 view .LVU250
 600 029a 4FF49013 		mov	r3, #1179648
 601 029e 0893     		str	r3, [sp, #32]
 583:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 602              		.loc 1 583 3 is_stmt 1 view .LVU251
 603              		.loc 1 583 24 is_stmt 0 view .LVU252
 604 02a0 0994     		str	r4, [sp, #36]
 584:Core/Src/main.c ****   HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 605              		.loc 1 584 3 is_stmt 1 view .LVU253
 606 02a2 07A9     		add	r1, sp, #28
 607 02a4 4046     		mov	r0, r8
 608 02a6 FFF7FEFF 		bl	HAL_GPIO_Init
 609              	.LVL26:
 585:Core/Src/main.c **** 
 586:Core/Src/main.c **** }
 610              		.loc 1 586 1 is_stmt 0 view .LVU254
 611 02aa 0DB0     		add	sp, sp, #52
 612              	.LCFI2:
ARM GAS  /tmp/ccyDsjlc.s 			page 22


 613              		.cfi_def_cfa_offset 36
 614              		@ sp needed
 615 02ac BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 616              	.L4:
 617              		.align	2
 618              	.L3:
 619 02b0 00100240 		.word	1073876992
 620 02b4 00100048 		.word	1207963648
 621 02b8 00040048 		.word	1207960576
 622 02bc 00080048 		.word	1207961600
 623 02c0 000C0048 		.word	1207962624
 624              		.cfi_endproc
 625              	.LFE208:
 627              		.section	.text.MX_DMA_Init,"ax",%progbits
 628              		.align	1
 629              		.syntax unified
 630              		.thumb
 631              		.thumb_func
 632              		.fpu fpv4-sp-d16
 634              	MX_DMA_Init:
 635              	.LFB207:
 369:Core/Src/main.c **** 
 636              		.loc 1 369 1 is_stmt 1 view -0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 8
 639              		@ frame_needed = 0, uses_anonymous_args = 0
 640 0000 00B5     		push	{lr}
 641              	.LCFI3:
 642              		.cfi_def_cfa_offset 4
 643              		.cfi_offset 14, -4
 644 0002 83B0     		sub	sp, sp, #12
 645              	.LCFI4:
 646              		.cfi_def_cfa_offset 16
 372:Core/Src/main.c **** 
 647              		.loc 1 372 3 view .LVU256
 648              	.LBB18:
 372:Core/Src/main.c **** 
 649              		.loc 1 372 3 view .LVU257
 372:Core/Src/main.c **** 
 650              		.loc 1 372 3 view .LVU258
 651 0004 0A4B     		ldr	r3, .L7
 652 0006 9A6C     		ldr	r2, [r3, #72]
 653 0008 42F00102 		orr	r2, r2, #1
 654 000c 9A64     		str	r2, [r3, #72]
 372:Core/Src/main.c **** 
 655              		.loc 1 372 3 view .LVU259
 656 000e 9B6C     		ldr	r3, [r3, #72]
 657 0010 03F00103 		and	r3, r3, #1
 658 0014 0193     		str	r3, [sp, #4]
 372:Core/Src/main.c **** 
 659              		.loc 1 372 3 view .LVU260
 660 0016 019B     		ldr	r3, [sp, #4]
 661              	.LBE18:
 372:Core/Src/main.c **** 
 662              		.loc 1 372 3 view .LVU261
 376:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 663              		.loc 1 376 3 view .LVU262
ARM GAS  /tmp/ccyDsjlc.s 			page 23


 664 0018 0022     		movs	r2, #0
 665 001a 1146     		mov	r1, r2
 666 001c 0D20     		movs	r0, #13
 667 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 668              	.LVL27:
 377:Core/Src/main.c **** 
 669              		.loc 1 377 3 view .LVU263
 670 0022 0D20     		movs	r0, #13
 671 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 672              	.LVL28:
 379:Core/Src/main.c **** 
 673              		.loc 1 379 1 is_stmt 0 view .LVU264
 674 0028 03B0     		add	sp, sp, #12
 675              	.LCFI5:
 676              		.cfi_def_cfa_offset 4
 677              		@ sp needed
 678 002a 5DF804FB 		ldr	pc, [sp], #4
 679              	.L8:
 680 002e 00BF     		.align	2
 681              	.L7:
 682 0030 00100240 		.word	1073876992
 683              		.cfi_endproc
 684              	.LFE207:
 686              		.section	.text.tud_mount_cb,"ax",%progbits
 687              		.align	1
 688              		.weak	tud_mount_cb
 689              		.syntax unified
 690              		.thumb
 691              		.thumb_func
 692              		.fpu fpv4-sp-d16
 694              	tud_mount_cb:
 695              	.LFB209:
 587:Core/Src/main.c **** 
 588:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 589:Core/Src/main.c **** 
 590:Core/Src/main.c **** //--------------------------------------------------------------------+
 591:Core/Src/main.c **** // Device callbacks
 592:Core/Src/main.c **** //--------------------------------------------------------------------+
 593:Core/Src/main.c **** 
 594:Core/Src/main.c **** // Invoked when device is mounted
 595:Core/Src/main.c **** void tud_mount_cb(void)
 596:Core/Src/main.c **** {
 696              		.loc 1 596 1 is_stmt 1 view -0
 697              		.cfi_startproc
 698              		@ args = 0, pretend = 0, frame = 0
 699              		@ frame_needed = 0, uses_anonymous_args = 0
 700              		@ link register save eliminated.
 597:Core/Src/main.c ****   blink_interval_ms = BLINK_MOUNTED;
 701              		.loc 1 597 3 view .LVU266
 702              		.loc 1 597 21 is_stmt 0 view .LVU267
 703 0000 024B     		ldr	r3, .L10
 704 0002 4FF47A72 		mov	r2, #1000
 705 0006 1A60     		str	r2, [r3]
 598:Core/Src/main.c **** }
 706              		.loc 1 598 1 view .LVU268
 707 0008 7047     		bx	lr
 708              	.L11:
ARM GAS  /tmp/ccyDsjlc.s 			page 24


 709 000a 00BF     		.align	2
 710              	.L10:
 711 000c 00000000 		.word	.LANCHOR0
 712              		.cfi_endproc
 713              	.LFE209:
 715              		.section	.text.tud_umount_cb,"ax",%progbits
 716              		.align	1
 717              		.weak	tud_umount_cb
 718              		.syntax unified
 719              		.thumb
 720              		.thumb_func
 721              		.fpu fpv4-sp-d16
 723              	tud_umount_cb:
 724              	.LFB210:
 599:Core/Src/main.c **** 
 600:Core/Src/main.c **** // Invoked when device is unmounted
 601:Core/Src/main.c **** void tud_umount_cb(void)
 602:Core/Src/main.c **** {
 725              		.loc 1 602 1 is_stmt 1 view -0
 726              		.cfi_startproc
 727              		@ args = 0, pretend = 0, frame = 0
 728              		@ frame_needed = 0, uses_anonymous_args = 0
 729              		@ link register save eliminated.
 603:Core/Src/main.c ****   blink_interval_ms = BLINK_NOT_MOUNTED;
 730              		.loc 1 603 3 view .LVU270
 731              		.loc 1 603 21 is_stmt 0 view .LVU271
 732 0000 014B     		ldr	r3, .L13
 733 0002 FA22     		movs	r2, #250
 734 0004 1A60     		str	r2, [r3]
 604:Core/Src/main.c **** }
 735              		.loc 1 604 1 view .LVU272
 736 0006 7047     		bx	lr
 737              	.L14:
 738              		.align	2
 739              	.L13:
 740 0008 00000000 		.word	.LANCHOR0
 741              		.cfi_endproc
 742              	.LFE210:
 744              		.section	.text.tud_suspend_cb,"ax",%progbits
 745              		.align	1
 746              		.weak	tud_suspend_cb
 747              		.syntax unified
 748              		.thumb
 749              		.thumb_func
 750              		.fpu fpv4-sp-d16
 752              	tud_suspend_cb:
 753              	.LVL29:
 754              	.LFB211:
 605:Core/Src/main.c **** 
 606:Core/Src/main.c **** // Invoked when usb bus is suspended
 607:Core/Src/main.c **** // remote_wakeup_en : if host allow us  to perform remote wakeup
 608:Core/Src/main.c **** // Within 7ms, device must draw an average of current less than 2.5 mA from bus
 609:Core/Src/main.c **** void tud_suspend_cb(bool remote_wakeup_en)
 610:Core/Src/main.c **** {
 755              		.loc 1 610 1 is_stmt 1 view -0
 756              		.cfi_startproc
 757              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccyDsjlc.s 			page 25


 758              		@ frame_needed = 0, uses_anonymous_args = 0
 759              		@ link register save eliminated.
 611:Core/Src/main.c ****   (void) remote_wakeup_en;
 760              		.loc 1 611 3 view .LVU274
 612:Core/Src/main.c ****   blink_interval_ms = BLINK_SUSPENDED;
 761              		.loc 1 612 3 view .LVU275
 762              		.loc 1 612 21 is_stmt 0 view .LVU276
 763 0000 024B     		ldr	r3, .L16
 764 0002 40F6C412 		movw	r2, #2500
 765 0006 1A60     		str	r2, [r3]
 613:Core/Src/main.c **** }
 766              		.loc 1 613 1 view .LVU277
 767 0008 7047     		bx	lr
 768              	.L17:
 769 000a 00BF     		.align	2
 770              	.L16:
 771 000c 00000000 		.word	.LANCHOR0
 772              		.cfi_endproc
 773              	.LFE211:
 775              		.section	.text.tud_resume_cb,"ax",%progbits
 776              		.align	1
 777              		.weak	tud_resume_cb
 778              		.syntax unified
 779              		.thumb
 780              		.thumb_func
 781              		.fpu fpv4-sp-d16
 783              	tud_resume_cb:
 784              	.LFB212:
 614:Core/Src/main.c **** 
 615:Core/Src/main.c **** // Invoked when usb bus is resumed
 616:Core/Src/main.c **** void tud_resume_cb(void)
 617:Core/Src/main.c **** {
 785              		.loc 1 617 1 is_stmt 1 view -0
 786              		.cfi_startproc
 787              		@ args = 0, pretend = 0, frame = 0
 788              		@ frame_needed = 0, uses_anonymous_args = 0
 789 0000 08B5     		push	{r3, lr}
 790              	.LCFI6:
 791              		.cfi_def_cfa_offset 8
 792              		.cfi_offset 3, -8
 793              		.cfi_offset 14, -4
 618:Core/Src/main.c ****   blink_interval_ms = tud_mounted() ? BLINK_MOUNTED : BLINK_NOT_MOUNTED;
 794              		.loc 1 618 3 view .LVU279
 795              		.loc 1 618 23 is_stmt 0 view .LVU280
 796 0002 FFF7FEFF 		bl	tud_mounted
 797              	.LVL30:
 798              		.loc 1 618 53 view .LVU281
 799 0006 20B1     		cbz	r0, .L20
 800 0008 4FF47A72 		mov	r2, #1000
 801              	.L19:
 802              		.loc 1 618 21 discriminator 4 view .LVU282
 803 000c 024B     		ldr	r3, .L22
 804 000e 1A60     		str	r2, [r3]
 619:Core/Src/main.c **** }
 805              		.loc 1 619 1 discriminator 4 view .LVU283
 806 0010 08BD     		pop	{r3, pc}
 807              	.L20:
ARM GAS  /tmp/ccyDsjlc.s 			page 26


 618:Core/Src/main.c ****   blink_interval_ms = tud_mounted() ? BLINK_MOUNTED : BLINK_NOT_MOUNTED;
 808              		.loc 1 618 53 view .LVU284
 809 0012 FA22     		movs	r2, #250
 810 0014 FAE7     		b	.L19
 811              	.L23:
 812 0016 00BF     		.align	2
 813              	.L22:
 814 0018 00000000 		.word	.LANCHOR0
 815              		.cfi_endproc
 816              	.LFE212:
 818              		.section	.text.midi_task,"ax",%progbits
 819              		.align	1
 820              		.global	midi_task
 821              		.syntax unified
 822              		.thumb
 823              		.thumb_func
 824              		.fpu fpv4-sp-d16
 826              	midi_task:
 827              	.LFB213:
 620:Core/Src/main.c **** 
 621:Core/Src/main.c **** void midi_task(void)
 622:Core/Src/main.c **** {
 828              		.loc 1 622 1 is_stmt 1 view -0
 829              		.cfi_startproc
 830              		@ args = 0, pretend = 0, frame = 16
 831              		@ frame_needed = 0, uses_anonymous_args = 0
 832 0000 30B5     		push	{r4, r5, lr}
 833              	.LCFI7:
 834              		.cfi_def_cfa_offset 12
 835              		.cfi_offset 4, -12
 836              		.cfi_offset 5, -8
 837              		.cfi_offset 14, -4
 838 0002 85B0     		sub	sp, sp, #20
 839              	.LCFI8:
 840              		.cfi_def_cfa_offset 32
 623:Core/Src/main.c ****   static uint32_t start_ms = 0;
 841              		.loc 1 623 3 view .LVU286
 624:Core/Src/main.c **** 
 625:Core/Src/main.c ****   uint8_t const cable_num = 0; // MIDI jack associated with USB endpoint
 842              		.loc 1 625 3 view .LVU287
 843              	.LVL31:
 626:Core/Src/main.c ****   uint8_t const channel   = 0; // 0 for channel 1
 844              		.loc 1 626 3 view .LVU288
 627:Core/Src/main.c **** 
 628:Core/Src/main.c ****   // The MIDI interface always creates input and output port/jack descriptors
 629:Core/Src/main.c ****   // regardless of these being used or not. Therefore incoming traffic should be read
 630:Core/Src/main.c ****   // (possibly just discarded) to avoid the sender blocking in IO
 631:Core/Src/main.c ****   uint8_t packet[4];
 845              		.loc 1 631 3 view .LVU289
 632:Core/Src/main.c ****   while ( tud_midi_available() ) tud_midi_packet_read(packet);
 846              		.loc 1 632 3 view .LVU290
 847              		.loc 1 632 9 is_stmt 0 view .LVU291
 848 0004 03E0     		b	.L25
 849              	.L26:
 850              		.loc 1 632 34 is_stmt 1 view .LVU292
 851              	.LVL32:
 852              	.LBB19:
ARM GAS  /tmp/ccyDsjlc.s 			page 27


 853              	.LBI19:
 854              		.file 2 "tinyusb/src/class/midi/midi_device.h"
   1:tinyusb/src/class/midi/midi_device.h **** /*
   2:tinyusb/src/class/midi/midi_device.h ****  * The MIT License (MIT)
   3:tinyusb/src/class/midi/midi_device.h ****  *
   4:tinyusb/src/class/midi/midi_device.h ****  * Copyright (c) 2019 Ha Thach (tinyusb.org)
   5:tinyusb/src/class/midi/midi_device.h ****  *
   6:tinyusb/src/class/midi/midi_device.h ****  * Permission is hereby granted, free of charge, to any person obtaining a copy
   7:tinyusb/src/class/midi/midi_device.h ****  * of this software and associated documentation files (the "Software"), to deal
   8:tinyusb/src/class/midi/midi_device.h ****  * in the Software without restriction, including without limitation the rights
   9:tinyusb/src/class/midi/midi_device.h ****  * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  10:tinyusb/src/class/midi/midi_device.h ****  * copies of the Software, and to permit persons to whom the Software is
  11:tinyusb/src/class/midi/midi_device.h ****  * furnished to do so, subject to the following conditions:
  12:tinyusb/src/class/midi/midi_device.h ****  *
  13:tinyusb/src/class/midi/midi_device.h ****  * The above copyright notice and this permission notice shall be included in
  14:tinyusb/src/class/midi/midi_device.h ****  * all copies or substantial portions of the Software.
  15:tinyusb/src/class/midi/midi_device.h ****  *
  16:tinyusb/src/class/midi/midi_device.h ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  17:tinyusb/src/class/midi/midi_device.h ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  18:tinyusb/src/class/midi/midi_device.h ****  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  19:tinyusb/src/class/midi/midi_device.h ****  * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  20:tinyusb/src/class/midi/midi_device.h ****  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  21:tinyusb/src/class/midi/midi_device.h ****  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  22:tinyusb/src/class/midi/midi_device.h ****  * THE SOFTWARE.
  23:tinyusb/src/class/midi/midi_device.h ****  *
  24:tinyusb/src/class/midi/midi_device.h ****  * This file is part of the TinyUSB stack.
  25:tinyusb/src/class/midi/midi_device.h ****  */
  26:tinyusb/src/class/midi/midi_device.h **** 
  27:tinyusb/src/class/midi/midi_device.h **** #ifndef _TUSB_MIDI_DEVICE_H_
  28:tinyusb/src/class/midi/midi_device.h **** #define _TUSB_MIDI_DEVICE_H_
  29:tinyusb/src/class/midi/midi_device.h **** 
  30:tinyusb/src/class/midi/midi_device.h **** #include "class/audio/audio.h"
  31:tinyusb/src/class/midi/midi_device.h **** #include "midi.h"
  32:tinyusb/src/class/midi/midi_device.h **** 
  33:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  34:tinyusb/src/class/midi/midi_device.h **** // Class Driver Configuration
  35:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  36:tinyusb/src/class/midi/midi_device.h **** 
  37:tinyusb/src/class/midi/midi_device.h **** #if !defined(CFG_TUD_MIDI_EP_BUFSIZE) && defined(CFG_TUD_MIDI_EPSIZE)
  38:tinyusb/src/class/midi/midi_device.h ****   #warning CFG_TUD_MIDI_EPSIZE is renamed to CFG_TUD_MIDI_EP_BUFSIZE, please update to use the new 
  39:tinyusb/src/class/midi/midi_device.h ****   #define CFG_TUD_MIDI_EP_BUFSIZE    CFG_TUD_MIDI_EPSIZE
  40:tinyusb/src/class/midi/midi_device.h **** #endif
  41:tinyusb/src/class/midi/midi_device.h **** 
  42:tinyusb/src/class/midi/midi_device.h **** #ifndef CFG_TUD_MIDI_EP_BUFSIZE
  43:tinyusb/src/class/midi/midi_device.h ****   #define CFG_TUD_MIDI_EP_BUFSIZE     (TUD_OPT_HIGH_SPEED ? 512 : 64)
  44:tinyusb/src/class/midi/midi_device.h **** #endif
  45:tinyusb/src/class/midi/midi_device.h **** 
  46:tinyusb/src/class/midi/midi_device.h **** #ifdef __cplusplus
  47:tinyusb/src/class/midi/midi_device.h ****  extern "C" {
  48:tinyusb/src/class/midi/midi_device.h **** #endif
  49:tinyusb/src/class/midi/midi_device.h **** 
  50:tinyusb/src/class/midi/midi_device.h **** /** \addtogroup MIDI_Serial Serial
  51:tinyusb/src/class/midi/midi_device.h ****  *  @{
  52:tinyusb/src/class/midi/midi_device.h ****  *  \defgroup   MIDI_Serial_Device Device
  53:tinyusb/src/class/midi/midi_device.h ****  *  @{ */
  54:tinyusb/src/class/midi/midi_device.h **** 
  55:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
ARM GAS  /tmp/ccyDsjlc.s 			page 28


  56:tinyusb/src/class/midi/midi_device.h **** // Application API (Multiple Interfaces)
  57:tinyusb/src/class/midi/midi_device.h **** // CFG_TUD_MIDI > 1
  58:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  59:tinyusb/src/class/midi/midi_device.h **** 
  60:tinyusb/src/class/midi/midi_device.h **** // Check if midi interface is mounted
  61:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_mounted      (uint8_t itf);
  62:tinyusb/src/class/midi/midi_device.h **** 
  63:tinyusb/src/class/midi/midi_device.h **** // Get the number of bytes available for reading
  64:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_available    (uint8_t itf, uint8_t cable_num);
  65:tinyusb/src/class/midi/midi_device.h **** 
  66:tinyusb/src/class/midi/midi_device.h **** // Read byte stream              (legacy)
  67:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_stream_read  (uint8_t itf, uint8_t cable_num, void* buffer, uint32_t bufsize);
  68:tinyusb/src/class/midi/midi_device.h **** 
  69:tinyusb/src/class/midi/midi_device.h **** // Write byte Stream             (legacy)
  70:tinyusb/src/class/midi/midi_device.h **** uint32_t tud_midi_n_stream_write (uint8_t itf, uint8_t cable_num, uint8_t const* buffer, uint32_t b
  71:tinyusb/src/class/midi/midi_device.h **** 
  72:tinyusb/src/class/midi/midi_device.h **** // Read event packet             (4 bytes)
  73:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_packet_read  (uint8_t itf, uint8_t packet[4]);
  74:tinyusb/src/class/midi/midi_device.h **** 
  75:tinyusb/src/class/midi/midi_device.h **** // Write event packet            (4 bytes)
  76:tinyusb/src/class/midi/midi_device.h **** bool     tud_midi_n_packet_write (uint8_t itf, uint8_t const packet[4]);
  77:tinyusb/src/class/midi/midi_device.h **** 
  78:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  79:tinyusb/src/class/midi/midi_device.h **** // Application API (Single Interface)
  80:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
  81:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_mounted      (void);
  82:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_available    (void);
  83:tinyusb/src/class/midi/midi_device.h **** 
  84:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_read  (void* buffer, uint32_t bufsize);
  85:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_write (uint8_t cable_num, uint8_t const* buffer, uint32_t bu
  86:tinyusb/src/class/midi/midi_device.h **** 
  87:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_packet_read  (uint8_t packet[4]);
  88:tinyusb/src/class/midi/midi_device.h **** static inline bool     tud_midi_packet_write (uint8_t const packet[4]);
  89:tinyusb/src/class/midi/midi_device.h **** 
  90:tinyusb/src/class/midi/midi_device.h **** //------------- Deprecated API name  -------------//
  91:tinyusb/src/class/midi/midi_device.h **** // TODO remove after 0.10.0 release
  92:tinyusb/src/class/midi/midi_device.h **** 
  93:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_read() is renamed to tud_midi_stream_read()")
  94:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_read (void* buffer, uint32_t bufsize)
  95:tinyusb/src/class/midi/midi_device.h **** {
  96:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_stream_read(buffer, bufsize);
  97:tinyusb/src/class/midi/midi_device.h **** }
  98:tinyusb/src/class/midi/midi_device.h **** 
  99:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_write() is renamed to tud_midi_stream_write()")
 100:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_write(uint8_t cable_num, uint8_t const* buffer, uint32_t bufsize)
 101:tinyusb/src/class/midi/midi_device.h **** {
 102:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_stream_write(cable_num, buffer, bufsize);
 103:tinyusb/src/class/midi/midi_device.h **** }
 104:tinyusb/src/class/midi/midi_device.h **** 
 105:tinyusb/src/class/midi/midi_device.h **** 
 106:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_send() is renamed to tud_midi_packet_write()")
 107:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_send(uint8_t packet[4])
 108:tinyusb/src/class/midi/midi_device.h **** {
 109:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_packet_write(packet);
 110:tinyusb/src/class/midi/midi_device.h **** }
 111:tinyusb/src/class/midi/midi_device.h **** 
 112:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_DEPRECATED("tud_midi_receive() is renamed to tud_midi_packet_read()")
ARM GAS  /tmp/ccyDsjlc.s 			page 29


 113:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_receive(uint8_t packet[4])
 114:tinyusb/src/class/midi/midi_device.h **** {
 115:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_packet_read(packet);
 116:tinyusb/src/class/midi/midi_device.h **** }
 117:tinyusb/src/class/midi/midi_device.h **** 
 118:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 119:tinyusb/src/class/midi/midi_device.h **** // Application Callback API (weak is optional)
 120:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 121:tinyusb/src/class/midi/midi_device.h **** TU_ATTR_WEAK void tud_midi_rx_cb(uint8_t itf);
 122:tinyusb/src/class/midi/midi_device.h **** 
 123:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 124:tinyusb/src/class/midi/midi_device.h **** // Inline Functions
 125:tinyusb/src/class/midi/midi_device.h **** //--------------------------------------------------------------------+
 126:tinyusb/src/class/midi/midi_device.h **** 
 127:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_mounted (void)
 128:tinyusb/src/class/midi/midi_device.h **** {
 129:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_mounted(0);
 130:tinyusb/src/class/midi/midi_device.h **** }
 131:tinyusb/src/class/midi/midi_device.h **** 
 132:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_available (void)
 133:tinyusb/src/class/midi/midi_device.h **** {
 134:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_available(0, 0);
 135:tinyusb/src/class/midi/midi_device.h **** }
 136:tinyusb/src/class/midi/midi_device.h **** 
 137:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_read (void* buffer, uint32_t bufsize)
 138:tinyusb/src/class/midi/midi_device.h **** {
 139:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_stream_read(0, 0, buffer, bufsize);
 140:tinyusb/src/class/midi/midi_device.h **** }
 141:tinyusb/src/class/midi/midi_device.h **** 
 142:tinyusb/src/class/midi/midi_device.h **** static inline uint32_t tud_midi_stream_write (uint8_t cable_num, uint8_t const* buffer, uint32_t bu
 143:tinyusb/src/class/midi/midi_device.h **** {
 144:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_stream_write(0, cable_num, buffer, bufsize);
 145:tinyusb/src/class/midi/midi_device.h **** }
 146:tinyusb/src/class/midi/midi_device.h **** 
 147:tinyusb/src/class/midi/midi_device.h **** static inline bool tud_midi_packet_read (uint8_t packet[4])
 855              		.loc 2 147 20 view .LVU293
 856              	.LBB20:
 148:tinyusb/src/class/midi/midi_device.h **** {
 149:tinyusb/src/class/midi/midi_device.h ****   return tud_midi_n_packet_read(0, packet);
 857              		.loc 2 149 3 view .LVU294
 858              		.loc 2 149 10 is_stmt 0 view .LVU295
 859 0006 03A9     		add	r1, sp, #12
 860              	.LVL33:
 861              		.loc 2 149 10 view .LVU296
 862 0008 0020     		movs	r0, #0
 863 000a FFF7FEFF 		bl	tud_midi_n_packet_read
 864              	.LVL34:
 865              	.L25:
 866              		.loc 2 149 10 view .LVU297
 867              	.LBE20:
 868              	.LBE19:
 869              		.loc 1 632 9 is_stmt 1 discriminator 1 view .LVU298
 870              	.LBB21:
 871              	.LBI21:
 132:tinyusb/src/class/midi/midi_device.h **** {
 872              		.loc 2 132 24 discriminator 1 view .LVU299
 873              	.LBB22:
ARM GAS  /tmp/ccyDsjlc.s 			page 30


 134:tinyusb/src/class/midi/midi_device.h **** }
 874              		.loc 2 134 3 discriminator 1 view .LVU300
 134:tinyusb/src/class/midi/midi_device.h **** }
 875              		.loc 2 134 10 is_stmt 0 discriminator 1 view .LVU301
 876 000e 0021     		movs	r1, #0
 877 0010 0846     		mov	r0, r1
 878 0012 FFF7FEFF 		bl	tud_midi_n_available
 879              	.LVL35:
 880              	.LBE22:
 881              	.LBE21:
 882              		.loc 1 632 9 discriminator 1 view .LVU302
 883 0016 0028     		cmp	r0, #0
 884 0018 F5D1     		bne	.L26
 633:Core/Src/main.c **** 
 634:Core/Src/main.c ****   // send note periodically
 635:Core/Src/main.c ****   /* CONSIDER USING DELAY WITH SYSTICK HANDLER*/
 636:Core/Src/main.c ****   
 637:Core/Src/main.c ****   /*BELOW IS OLD IMPLEMENTATION USING INTERRUPT*/
 638:Core/Src/main.c ****   /*
 639:Core/Src/main.c ****   if (board_millis() - start_ms < 286) return; // not enough time
 640:Core/Src/main.c ****   start_ms += 286;
 641:Core/Src/main.c ****   */
 642:Core/Src/main.c **** 
 643:Core/Src/main.c ****   // Previous positions in the note sequence.
 644:Core/Src/main.c ****   int previous = (int) (note_pos - 1);
 885              		.loc 1 644 3 is_stmt 1 view .LVU303
 886              		.loc 1 644 34 is_stmt 0 view .LVU304
 887 001a 174B     		ldr	r3, .L32
 888 001c 1B68     		ldr	r3, [r3]
 889              	.LVL36:
 645:Core/Src/main.c **** 
 646:Core/Src/main.c ****   // If we currently are at position 0, set the
 647:Core/Src/main.c ****   // previous position to the last note in the sequence.
 648:Core/Src/main.c ****   if (previous < 0) previous = sizeof(note_sequence) - 1;
 890              		.loc 1 648 3 is_stmt 1 view .LVU305
 891              		.loc 1 648 6 is_stmt 0 view .LVU306
 892 001e 5D1E     		subs	r5, r3, #1
 893              	.LVL37:
 894              		.loc 1 648 6 view .LVU307
 895 0020 28D4     		bmi	.L31
 896              	.LVL38:
 897              	.L27:
 649:Core/Src/main.c **** 
 650:Core/Src/main.c ****   // Send Note On for current position at full velocity (127) on channel 1.
 651:Core/Src/main.c ****   uint8_t note_on[3] = { 0x90 | channel, note_sequence[note_pos], 127 };
 898              		.loc 1 651 3 is_stmt 1 view .LVU308
 899              		.loc 1 651 11 is_stmt 0 view .LVU309
 900 0022 9022     		movs	r2, #144
 901 0024 8DF80820 		strb	r2, [sp, #8]
 902              		.loc 1 651 55 view .LVU310
 903 0028 144C     		ldr	r4, .L32+4
 904 002a E35C     		ldrb	r3, [r4, r3]	@ zero_extendqisi2
 905              		.loc 1 651 11 view .LVU311
 906 002c 8DF80930 		strb	r3, [sp, #9]
 907 0030 7F23     		movs	r3, #127
 908 0032 8DF80A30 		strb	r3, [sp, #10]
 652:Core/Src/main.c ****   tud_midi_stream_write(cable_num, note_on, 3);
ARM GAS  /tmp/ccyDsjlc.s 			page 31


 909              		.loc 1 652 3 is_stmt 1 view .LVU312
 910              	.LVL39:
 911              	.LBB23:
 912              	.LBI23:
 142:tinyusb/src/class/midi/midi_device.h **** {
 913              		.loc 2 142 24 view .LVU313
 914              	.LBB24:
 144:tinyusb/src/class/midi/midi_device.h **** }
 915              		.loc 2 144 3 view .LVU314
 144:tinyusb/src/class/midi/midi_device.h **** }
 916              		.loc 2 144 10 is_stmt 0 view .LVU315
 917 0036 0323     		movs	r3, #3
 918 0038 02AA     		add	r2, sp, #8
 919              	.LVL40:
 144:tinyusb/src/class/midi/midi_device.h **** }
 920              		.loc 2 144 10 view .LVU316
 921 003a 0021     		movs	r1, #0
 922 003c 0846     		mov	r0, r1
 923 003e FFF7FEFF 		bl	tud_midi_n_stream_write
 924              	.LVL41:
 144:tinyusb/src/class/midi/midi_device.h **** }
 925              		.loc 2 144 10 view .LVU317
 926              	.LBE24:
 927              	.LBE23:
 653:Core/Src/main.c **** 
 654:Core/Src/main.c ****   // Send Note Off for previous note.
 655:Core/Src/main.c ****   uint8_t note_off[3] = { 0x80 | channel, note_sequence[previous], 0};
 928              		.loc 1 655 3 is_stmt 1 view .LVU318
 929              		.loc 1 655 11 is_stmt 0 view .LVU319
 930 0042 8023     		movs	r3, #128
 931 0044 8DF80430 		strb	r3, [sp, #4]
 932              		.loc 1 655 56 view .LVU320
 933 0048 635D     		ldrb	r3, [r4, r5]	@ zero_extendqisi2
 934              		.loc 1 655 11 view .LVU321
 935 004a 8DF80530 		strb	r3, [sp, #5]
 936 004e 0020     		movs	r0, #0
 937 0050 8DF80600 		strb	r0, [sp, #6]
 656:Core/Src/main.c ****   tud_midi_stream_write(cable_num, note_off, 3);
 938              		.loc 1 656 3 is_stmt 1 view .LVU322
 939              	.LVL42:
 940              	.LBB25:
 941              	.LBI25:
 142:tinyusb/src/class/midi/midi_device.h **** {
 942              		.loc 2 142 24 view .LVU323
 943              	.LBB26:
 144:tinyusb/src/class/midi/midi_device.h **** }
 944              		.loc 2 144 3 view .LVU324
 144:tinyusb/src/class/midi/midi_device.h **** }
 945              		.loc 2 144 10 is_stmt 0 view .LVU325
 946 0054 0323     		movs	r3, #3
 947 0056 01AA     		add	r2, sp, #4
 948              	.LVL43:
 144:tinyusb/src/class/midi/midi_device.h **** }
 949              		.loc 2 144 10 view .LVU326
 950 0058 0146     		mov	r1, r0
 951 005a FFF7FEFF 		bl	tud_midi_n_stream_write
 952              	.LVL44:
ARM GAS  /tmp/ccyDsjlc.s 			page 32


 144:tinyusb/src/class/midi/midi_device.h **** }
 953              		.loc 2 144 10 view .LVU327
 954              	.LBE26:
 955              	.LBE25:
 657:Core/Src/main.c **** 
 658:Core/Src/main.c ****   // Increment position
 659:Core/Src/main.c ****   note_pos++;
 956              		.loc 1 659 3 is_stmt 1 view .LVU328
 957              		.loc 1 659 11 is_stmt 0 view .LVU329
 958 005e 064A     		ldr	r2, .L32
 959 0060 1368     		ldr	r3, [r2]
 960 0062 0133     		adds	r3, r3, #1
 961 0064 1360     		str	r3, [r2]
 660:Core/Src/main.c **** 
 661:Core/Src/main.c ****   // If we are at the end of the sequence, start over.
 662:Core/Src/main.c ****   if (note_pos >= sizeof(note_sequence)) note_pos = 0;
 962              		.loc 1 662 3 is_stmt 1 view .LVU330
 963              		.loc 1 662 6 is_stmt 0 view .LVU331
 964 0066 3F2B     		cmp	r3, #63
 965 0068 02D9     		bls	.L24
 966              		.loc 1 662 42 is_stmt 1 discriminator 1 view .LVU332
 967              		.loc 1 662 51 is_stmt 0 discriminator 1 view .LVU333
 968 006a 1346     		mov	r3, r2
 969 006c 0022     		movs	r2, #0
 970 006e 1A60     		str	r2, [r3]
 971              	.L24:
 663:Core/Src/main.c **** }
 972              		.loc 1 663 1 view .LVU334
 973 0070 05B0     		add	sp, sp, #20
 974              	.LCFI9:
 975              		.cfi_remember_state
 976              		.cfi_def_cfa_offset 12
 977              		@ sp needed
 978 0072 30BD     		pop	{r4, r5, pc}
 979              	.LVL45:
 980              	.L31:
 981              	.LCFI10:
 982              		.cfi_restore_state
 648:Core/Src/main.c **** 
 983              		.loc 1 648 30 view .LVU335
 984 0074 3F25     		movs	r5, #63
 985              	.LVL46:
 648:Core/Src/main.c **** 
 986              		.loc 1 648 30 view .LVU336
 987 0076 D4E7     		b	.L27
 988              	.L33:
 989              		.align	2
 990              	.L32:
 991 0078 00000000 		.word	.LANCHOR1
 992 007c 00000000 		.word	.LANCHOR2
 993              		.cfi_endproc
 994              	.LFE213:
 996              		.section	.text.Error_Handler,"ax",%progbits
 997              		.align	1
 998              		.global	Error_Handler
 999              		.syntax unified
 1000              		.thumb
ARM GAS  /tmp/ccyDsjlc.s 			page 33


 1001              		.thumb_func
 1002              		.fpu fpv4-sp-d16
 1004              	Error_Handler:
 1005              	.LFB214:
 664:Core/Src/main.c **** 
 665:Core/Src/main.c **** 
 666:Core/Src/main.c **** 
 667:Core/Src/main.c **** /* USER CODE END 4 */
 668:Core/Src/main.c **** 
 669:Core/Src/main.c **** /**
 670:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 671:Core/Src/main.c ****   * @retval None
 672:Core/Src/main.c ****   */
 673:Core/Src/main.c **** void Error_Handler(void)
 674:Core/Src/main.c **** {
 1006              		.loc 1 674 1 is_stmt 1 view -0
 1007              		.cfi_startproc
 1008              		@ Volatile: function does not return.
 1009              		@ args = 0, pretend = 0, frame = 0
 1010              		@ frame_needed = 0, uses_anonymous_args = 0
 1011              		@ link register save eliminated.
 675:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 676:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 677:Core/Src/main.c ****   __disable_irq();
 1012              		.loc 1 677 3 view .LVU338
 1013              	.LBB27:
 1014              	.LBI27:
 1015              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
ARM GAS  /tmp/ccyDsjlc.s 			page 34


  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
ARM GAS  /tmp/ccyDsjlc.s 			page 35


  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
ARM GAS  /tmp/ccyDsjlc.s 			page 36


 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccyDsjlc.s 			page 37


 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1016              		.loc 3 207 27 view .LVU339
 1017              	.LBB28:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1018              		.loc 3 209 3 view .LVU340
 1019              		.syntax unified
 1020              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1021 0000 72B6     		cpsid i
 1022              	@ 0 "" 2
 1023              		.thumb
 1024              		.syntax unified
 1025              	.L35:
 1026              	.LBE28:
 1027              	.LBE27:
 678:Core/Src/main.c ****   while (1)
 1028              		.loc 1 678 3 discriminator 1 view .LVU341
 679:Core/Src/main.c ****   {
 680:Core/Src/main.c ****   }
 1029              		.loc 1 680 3 discriminator 1 view .LVU342
 678:Core/Src/main.c ****   while (1)
 1030              		.loc 1 678 9 discriminator 1 view .LVU343
 1031 0002 FEE7     		b	.L35
 1032              		.cfi_endproc
 1033              	.LFE214:
 1035              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1036              		.align	1
 1037              		.syntax unified
 1038              		.thumb
 1039              		.thumb_func
 1040              		.fpu fpv4-sp-d16
 1042              	MX_SPI1_Init:
 1043              	.LFB205:
 296:Core/Src/main.c **** 
 1044              		.loc 1 296 1 view -0
 1045              		.cfi_startproc
 1046              		@ args = 0, pretend = 0, frame = 0
 1047              		@ frame_needed = 0, uses_anonymous_args = 0
 1048 0000 08B5     		push	{r3, lr}
 1049              	.LCFI11:
 1050              		.cfi_def_cfa_offset 8
 1051              		.cfi_offset 3, -8
 1052              		.cfi_offset 14, -4
 306:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1053              		.loc 1 306 3 view .LVU345
 306:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1054              		.loc 1 306 18 is_stmt 0 view .LVU346
 1055 0002 0F48     		ldr	r0, .L40
 1056 0004 0F4B     		ldr	r3, .L40+4
 1057 0006 0360     		str	r3, [r0]
 307:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
ARM GAS  /tmp/ccyDsjlc.s 			page 38


 1058              		.loc 1 307 3 is_stmt 1 view .LVU347
 307:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1059              		.loc 1 307 19 is_stmt 0 view .LVU348
 1060 0008 4FF48273 		mov	r3, #260
 1061 000c 4360     		str	r3, [r0, #4]
 308:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1062              		.loc 1 308 3 is_stmt 1 view .LVU349
 308:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1063              		.loc 1 308 24 is_stmt 0 view .LVU350
 1064 000e 0023     		movs	r3, #0
 1065 0010 8360     		str	r3, [r0, #8]
 309:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1066              		.loc 1 309 3 is_stmt 1 view .LVU351
 309:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1067              		.loc 1 309 23 is_stmt 0 view .LVU352
 1068 0012 4FF4E062 		mov	r2, #1792
 1069 0016 C260     		str	r2, [r0, #12]
 310:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1070              		.loc 1 310 3 is_stmt 1 view .LVU353
 310:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1071              		.loc 1 310 26 is_stmt 0 view .LVU354
 1072 0018 0361     		str	r3, [r0, #16]
 311:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1073              		.loc 1 311 3 is_stmt 1 view .LVU355
 311:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1074              		.loc 1 311 23 is_stmt 0 view .LVU356
 1075 001a 4361     		str	r3, [r0, #20]
 312:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1076              		.loc 1 312 3 is_stmt 1 view .LVU357
 312:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 1077              		.loc 1 312 18 is_stmt 0 view .LVU358
 1078 001c 4FF40072 		mov	r2, #512
 1079 0020 8261     		str	r2, [r0, #24]
 313:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1080              		.loc 1 313 3 is_stmt 1 view .LVU359
 313:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1081              		.loc 1 313 32 is_stmt 0 view .LVU360
 1082 0022 C361     		str	r3, [r0, #28]
 314:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1083              		.loc 1 314 3 is_stmt 1 view .LVU361
 314:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1084              		.loc 1 314 23 is_stmt 0 view .LVU362
 1085 0024 0362     		str	r3, [r0, #32]
 315:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1086              		.loc 1 315 3 is_stmt 1 view .LVU363
 315:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1087              		.loc 1 315 21 is_stmt 0 view .LVU364
 1088 0026 4362     		str	r3, [r0, #36]
 316:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1089              		.loc 1 316 3 is_stmt 1 view .LVU365
 316:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 1090              		.loc 1 316 29 is_stmt 0 view .LVU366
 1091 0028 8362     		str	r3, [r0, #40]
 317:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1092              		.loc 1 317 3 is_stmt 1 view .LVU367
 317:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 1093              		.loc 1 317 28 is_stmt 0 view .LVU368
ARM GAS  /tmp/ccyDsjlc.s 			page 39


 1094 002a 0722     		movs	r2, #7
 1095 002c C262     		str	r2, [r0, #44]
 318:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1096              		.loc 1 318 3 is_stmt 1 view .LVU369
 318:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 1097              		.loc 1 318 24 is_stmt 0 view .LVU370
 1098 002e 0363     		str	r3, [r0, #48]
 319:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1099              		.loc 1 319 3 is_stmt 1 view .LVU371
 319:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1100              		.loc 1 319 23 is_stmt 0 view .LVU372
 1101 0030 0823     		movs	r3, #8
 1102 0032 4363     		str	r3, [r0, #52]
 320:Core/Src/main.c ****   {
 1103              		.loc 1 320 3 is_stmt 1 view .LVU373
 320:Core/Src/main.c ****   {
 1104              		.loc 1 320 7 is_stmt 0 view .LVU374
 1105 0034 FFF7FEFF 		bl	HAL_SPI_Init
 1106              	.LVL47:
 320:Core/Src/main.c ****   {
 1107              		.loc 1 320 6 view .LVU375
 1108 0038 00B9     		cbnz	r0, .L39
 328:Core/Src/main.c **** 
 1109              		.loc 1 328 1 view .LVU376
 1110 003a 08BD     		pop	{r3, pc}
 1111              	.L39:
 322:Core/Src/main.c ****   }
 1112              		.loc 1 322 5 is_stmt 1 view .LVU377
 1113 003c FFF7FEFF 		bl	Error_Handler
 1114              	.LVL48:
 1115              	.L41:
 1116              		.align	2
 1117              	.L40:
 1118 0040 00000000 		.word	.LANCHOR3
 1119 0044 00300140 		.word	1073819648
 1120              		.cfi_endproc
 1121              	.LFE205:
 1123              		.section	.text.MX_I2C1_Init,"ax",%progbits
 1124              		.align	1
 1125              		.syntax unified
 1126              		.thumb
 1127              		.thumb_func
 1128              		.fpu fpv4-sp-d16
 1130              	MX_I2C1_Init:
 1131              	.LFB204:
 248:Core/Src/main.c **** 
 1132              		.loc 1 248 1 view -0
 1133              		.cfi_startproc
 1134              		@ args = 0, pretend = 0, frame = 0
 1135              		@ frame_needed = 0, uses_anonymous_args = 0
 1136 0000 08B5     		push	{r3, lr}
 1137              	.LCFI12:
 1138              		.cfi_def_cfa_offset 8
 1139              		.cfi_offset 3, -8
 1140              		.cfi_offset 14, -4
 257:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 1141              		.loc 1 257 3 view .LVU379
ARM GAS  /tmp/ccyDsjlc.s 			page 40


 257:Core/Src/main.c ****   hi2c1.Init.Timing = 0x10909CEC;
 1142              		.loc 1 257 18 is_stmt 0 view .LVU380
 1143 0002 1148     		ldr	r0, .L50
 1144 0004 114B     		ldr	r3, .L50+4
 1145 0006 0360     		str	r3, [r0]
 258:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1146              		.loc 1 258 3 is_stmt 1 view .LVU381
 258:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 1147              		.loc 1 258 21 is_stmt 0 view .LVU382
 1148 0008 114B     		ldr	r3, .L50+8
 1149 000a 4360     		str	r3, [r0, #4]
 259:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1150              		.loc 1 259 3 is_stmt 1 view .LVU383
 259:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1151              		.loc 1 259 26 is_stmt 0 view .LVU384
 1152 000c 0023     		movs	r3, #0
 1153 000e 8360     		str	r3, [r0, #8]
 260:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1154              		.loc 1 260 3 is_stmt 1 view .LVU385
 260:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1155              		.loc 1 260 29 is_stmt 0 view .LVU386
 1156 0010 0122     		movs	r2, #1
 1157 0012 C260     		str	r2, [r0, #12]
 261:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1158              		.loc 1 261 3 is_stmt 1 view .LVU387
 261:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1159              		.loc 1 261 30 is_stmt 0 view .LVU388
 1160 0014 0361     		str	r3, [r0, #16]
 262:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1161              		.loc 1 262 3 is_stmt 1 view .LVU389
 262:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 1162              		.loc 1 262 26 is_stmt 0 view .LVU390
 1163 0016 4361     		str	r3, [r0, #20]
 263:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1164              		.loc 1 263 3 is_stmt 1 view .LVU391
 263:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1165              		.loc 1 263 31 is_stmt 0 view .LVU392
 1166 0018 8361     		str	r3, [r0, #24]
 264:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1167              		.loc 1 264 3 is_stmt 1 view .LVU393
 264:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1168              		.loc 1 264 30 is_stmt 0 view .LVU394
 1169 001a C361     		str	r3, [r0, #28]
 265:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1170              		.loc 1 265 3 is_stmt 1 view .LVU395
 265:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1171              		.loc 1 265 28 is_stmt 0 view .LVU396
 1172 001c 0362     		str	r3, [r0, #32]
 266:Core/Src/main.c ****   {
 1173              		.loc 1 266 3 is_stmt 1 view .LVU397
 266:Core/Src/main.c ****   {
 1174              		.loc 1 266 7 is_stmt 0 view .LVU398
 1175 001e FFF7FEFF 		bl	HAL_I2C_Init
 1176              	.LVL49:
 266:Core/Src/main.c ****   {
 1177              		.loc 1 266 6 view .LVU399
 1178 0022 50B9     		cbnz	r0, .L47
ARM GAS  /tmp/ccyDsjlc.s 			page 41


 273:Core/Src/main.c ****   {
 1179              		.loc 1 273 3 is_stmt 1 view .LVU400
 273:Core/Src/main.c ****   {
 1180              		.loc 1 273 7 is_stmt 0 view .LVU401
 1181 0024 0021     		movs	r1, #0
 1182 0026 0848     		ldr	r0, .L50
 1183 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 1184              	.LVL50:
 273:Core/Src/main.c ****   {
 1185              		.loc 1 273 6 view .LVU402
 1186 002c 38B9     		cbnz	r0, .L48
 280:Core/Src/main.c ****   {
 1187              		.loc 1 280 3 is_stmt 1 view .LVU403
 280:Core/Src/main.c ****   {
 1188              		.loc 1 280 7 is_stmt 0 view .LVU404
 1189 002e 0021     		movs	r1, #0
 1190 0030 0548     		ldr	r0, .L50
 1191 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 1192              	.LVL51:
 280:Core/Src/main.c ****   {
 1193              		.loc 1 280 6 view .LVU405
 1194 0036 20B9     		cbnz	r0, .L49
 288:Core/Src/main.c **** 
 1195              		.loc 1 288 1 view .LVU406
 1196 0038 08BD     		pop	{r3, pc}
 1197              	.L47:
 268:Core/Src/main.c ****   }
 1198              		.loc 1 268 5 is_stmt 1 view .LVU407
 1199 003a FFF7FEFF 		bl	Error_Handler
 1200              	.LVL52:
 1201              	.L48:
 275:Core/Src/main.c ****   }
 1202              		.loc 1 275 5 view .LVU408
 1203 003e FFF7FEFF 		bl	Error_Handler
 1204              	.LVL53:
 1205              	.L49:
 282:Core/Src/main.c ****   }
 1206              		.loc 1 282 5 view .LVU409
 1207 0042 FFF7FEFF 		bl	Error_Handler
 1208              	.LVL54:
 1209              	.L51:
 1210 0046 00BF     		.align	2
 1211              	.L50:
 1212 0048 00000000 		.word	.LANCHOR4
 1213 004c 00540040 		.word	1073763328
 1214 0050 EC9C9010 		.word	277912812
 1215              		.cfi_endproc
 1216              	.LFE204:
 1218              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 1219              		.align	1
 1220              		.syntax unified
 1221              		.thumb
 1222              		.thumb_func
 1223              		.fpu fpv4-sp-d16
 1225              	MX_USB_OTG_FS_PCD_Init:
 1226              	.LFB206:
 336:Core/Src/main.c **** 
ARM GAS  /tmp/ccyDsjlc.s 			page 42


 1227              		.loc 1 336 1 view -0
 1228              		.cfi_startproc
 1229              		@ args = 0, pretend = 0, frame = 0
 1230              		@ frame_needed = 0, uses_anonymous_args = 0
 1231 0000 08B5     		push	{r3, lr}
 1232              	.LCFI13:
 1233              		.cfi_def_cfa_offset 8
 1234              		.cfi_offset 3, -8
 1235              		.cfi_offset 14, -4
 345:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1236              		.loc 1 345 3 view .LVU411
 345:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 1237              		.loc 1 345 28 is_stmt 0 view .LVU412
 1238 0002 0B48     		ldr	r0, .L56
 1239 0004 4FF0A043 		mov	r3, #1342177280
 1240 0008 0360     		str	r3, [r0]
 346:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1241              		.loc 1 346 3 is_stmt 1 view .LVU413
 346:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 1242              		.loc 1 346 38 is_stmt 0 view .LVU414
 1243 000a 0623     		movs	r3, #6
 1244 000c 4360     		str	r3, [r0, #4]
 347:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1245              		.loc 1 347 3 is_stmt 1 view .LVU415
 347:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 1246              		.loc 1 347 30 is_stmt 0 view .LVU416
 1247 000e 0223     		movs	r3, #2
 1248 0010 C360     		str	r3, [r0, #12]
 348:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1249              		.loc 1 348 3 is_stmt 1 view .LVU417
 348:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 1250              		.loc 1 348 35 is_stmt 0 view .LVU418
 1251 0012 8361     		str	r3, [r0, #24]
 349:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1252              		.loc 1 349 3 is_stmt 1 view .LVU419
 349:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 1253              		.loc 1 349 35 is_stmt 0 view .LVU420
 1254 0014 0023     		movs	r3, #0
 1255 0016 C361     		str	r3, [r0, #28]
 350:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1256              		.loc 1 350 3 is_stmt 1 view .LVU421
 350:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 1257              		.loc 1 350 41 is_stmt 0 view .LVU422
 1258 0018 0362     		str	r3, [r0, #32]
 351:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1259              		.loc 1 351 3 is_stmt 1 view .LVU423
 351:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 1260              		.loc 1 351 35 is_stmt 0 view .LVU424
 1261 001a 4362     		str	r3, [r0, #36]
 352:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1262              		.loc 1 352 3 is_stmt 1 view .LVU425
 352:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 1263              		.loc 1 352 48 is_stmt 0 view .LVU426
 1264 001c 8362     		str	r3, [r0, #40]
 353:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 1265              		.loc 1 353 3 is_stmt 1 view .LVU427
 353:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
ARM GAS  /tmp/ccyDsjlc.s 			page 43


 1266              		.loc 1 353 42 is_stmt 0 view .LVU428
 1267 001e 0363     		str	r3, [r0, #48]
 354:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1268              		.loc 1 354 3 is_stmt 1 view .LVU429
 354:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 1269              		.loc 1 354 44 is_stmt 0 view .LVU430
 1270 0020 C362     		str	r3, [r0, #44]
 355:Core/Src/main.c ****   {
 1271              		.loc 1 355 3 is_stmt 1 view .LVU431
 355:Core/Src/main.c ****   {
 1272              		.loc 1 355 7 is_stmt 0 view .LVU432
 1273 0022 FFF7FEFF 		bl	HAL_PCD_Init
 1274              	.LVL55:
 355:Core/Src/main.c ****   {
 1275              		.loc 1 355 6 view .LVU433
 1276 0026 00B9     		cbnz	r0, .L55
 363:Core/Src/main.c **** 
 1277              		.loc 1 363 1 view .LVU434
 1278 0028 08BD     		pop	{r3, pc}
 1279              	.L55:
 357:Core/Src/main.c ****   }
 1280              		.loc 1 357 5 is_stmt 1 view .LVU435
 1281 002a FFF7FEFF 		bl	Error_Handler
 1282              	.LVL56:
 1283              	.L57:
 1284 002e 00BF     		.align	2
 1285              	.L56:
 1286 0030 00000000 		.word	.LANCHOR5
 1287              		.cfi_endproc
 1288              	.LFE206:
 1290              		.section	.text.SystemClock_Config,"ax",%progbits
 1291              		.align	1
 1292              		.global	SystemClock_Config
 1293              		.syntax unified
 1294              		.thumb
 1295              		.thumb_func
 1296              		.fpu fpv4-sp-d16
 1298              	SystemClock_Config:
 1299              	.LFB203:
 197:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1300              		.loc 1 197 1 view -0
 1301              		.cfi_startproc
 1302              		@ args = 0, pretend = 0, frame = 88
 1303              		@ frame_needed = 0, uses_anonymous_args = 0
 1304 0000 00B5     		push	{lr}
 1305              	.LCFI14:
 1306              		.cfi_def_cfa_offset 4
 1307              		.cfi_offset 14, -4
 1308 0002 97B0     		sub	sp, sp, #92
 1309              	.LCFI15:
 1310              		.cfi_def_cfa_offset 96
 198:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1311              		.loc 1 198 3 view .LVU437
 198:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1312              		.loc 1 198 22 is_stmt 0 view .LVU438
 1313 0004 4422     		movs	r2, #68
 1314 0006 0021     		movs	r1, #0
ARM GAS  /tmp/ccyDsjlc.s 			page 44


 1315 0008 05A8     		add	r0, sp, #20
 1316 000a FFF7FEFF 		bl	memset
 1317              	.LVL57:
 199:Core/Src/main.c **** 
 1318              		.loc 1 199 3 is_stmt 1 view .LVU439
 199:Core/Src/main.c **** 
 1319              		.loc 1 199 22 is_stmt 0 view .LVU440
 1320 000e 0023     		movs	r3, #0
 1321 0010 0093     		str	r3, [sp]
 1322 0012 0193     		str	r3, [sp, #4]
 1323 0014 0293     		str	r3, [sp, #8]
 1324 0016 0393     		str	r3, [sp, #12]
 1325 0018 0493     		str	r3, [sp, #16]
 203:Core/Src/main.c ****   {
 1326              		.loc 1 203 3 is_stmt 1 view .LVU441
 203:Core/Src/main.c ****   {
 1327              		.loc 1 203 7 is_stmt 0 view .LVU442
 1328 001a 4FF40070 		mov	r0, #512
 1329 001e FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1330              	.LVL58:
 203:Core/Src/main.c ****   {
 1331              		.loc 1 203 6 view .LVU443
 1332 0022 28BB     		cbnz	r0, .L63
 211:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1333              		.loc 1 211 3 is_stmt 1 view .LVU444
 211:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1334              		.loc 1 211 36 is_stmt 0 view .LVU445
 1335 0024 1023     		movs	r3, #16
 1336 0026 0593     		str	r3, [sp, #20]
 212:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1337              		.loc 1 212 3 is_stmt 1 view .LVU446
 212:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1338              		.loc 1 212 30 is_stmt 0 view .LVU447
 1339 0028 0122     		movs	r2, #1
 1340 002a 0B92     		str	r2, [sp, #44]
 213:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1341              		.loc 1 213 3 is_stmt 1 view .LVU448
 213:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1342              		.loc 1 213 41 is_stmt 0 view .LVU449
 1343 002c 0023     		movs	r3, #0
 1344 002e 0C93     		str	r3, [sp, #48]
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1345              		.loc 1 214 3 is_stmt 1 view .LVU450
 214:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1346              		.loc 1 214 35 is_stmt 0 view .LVU451
 1347 0030 6023     		movs	r3, #96
 1348 0032 0D93     		str	r3, [sp, #52]
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1349              		.loc 1 215 3 is_stmt 1 view .LVU452
 215:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1350              		.loc 1 215 34 is_stmt 0 view .LVU453
 1351 0034 0223     		movs	r3, #2
 1352 0036 0F93     		str	r3, [sp, #60]
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1353              		.loc 1 216 3 is_stmt 1 view .LVU454
 216:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1354              		.loc 1 216 35 is_stmt 0 view .LVU455
ARM GAS  /tmp/ccyDsjlc.s 			page 45


 1355 0038 1092     		str	r2, [sp, #64]
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 1356              		.loc 1 217 3 is_stmt 1 view .LVU456
 217:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 40;
 1357              		.loc 1 217 30 is_stmt 0 view .LVU457
 1358 003a 1192     		str	r2, [sp, #68]
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 1359              		.loc 1 218 3 is_stmt 1 view .LVU458
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 1360              		.loc 1 218 30 is_stmt 0 view .LVU459
 1361 003c 2822     		movs	r2, #40
 1362 003e 1292     		str	r2, [sp, #72]
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1363              		.loc 1 219 3 is_stmt 1 view .LVU460
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1364              		.loc 1 219 30 is_stmt 0 view .LVU461
 1365 0040 0722     		movs	r2, #7
 1366 0042 1392     		str	r2, [sp, #76]
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1367              		.loc 1 220 3 is_stmt 1 view .LVU462
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1368              		.loc 1 220 30 is_stmt 0 view .LVU463
 1369 0044 1493     		str	r3, [sp, #80]
 221:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1370              		.loc 1 221 3 is_stmt 1 view .LVU464
 221:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1371              		.loc 1 221 30 is_stmt 0 view .LVU465
 1372 0046 1593     		str	r3, [sp, #84]
 222:Core/Src/main.c ****   {
 1373              		.loc 1 222 3 is_stmt 1 view .LVU466
 222:Core/Src/main.c ****   {
 1374              		.loc 1 222 7 is_stmt 0 view .LVU467
 1375 0048 05A8     		add	r0, sp, #20
 1376 004a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1377              	.LVL59:
 222:Core/Src/main.c ****   {
 1378              		.loc 1 222 6 view .LVU468
 1379 004e 88B9     		cbnz	r0, .L64
 229:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1380              		.loc 1 229 3 is_stmt 1 view .LVU469
 229:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1381              		.loc 1 229 31 is_stmt 0 view .LVU470
 1382 0050 0F23     		movs	r3, #15
 1383 0052 0093     		str	r3, [sp]
 231:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1384              		.loc 1 231 3 is_stmt 1 view .LVU471
 231:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1385              		.loc 1 231 34 is_stmt 0 view .LVU472
 1386 0054 0323     		movs	r3, #3
 1387 0056 0193     		str	r3, [sp, #4]
 232:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1388              		.loc 1 232 3 is_stmt 1 view .LVU473
 232:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1389              		.loc 1 232 35 is_stmt 0 view .LVU474
 1390 0058 0023     		movs	r3, #0
 1391 005a 0293     		str	r3, [sp, #8]
 233:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
ARM GAS  /tmp/ccyDsjlc.s 			page 46


 1392              		.loc 1 233 3 is_stmt 1 view .LVU475
 233:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1393              		.loc 1 233 36 is_stmt 0 view .LVU476
 1394 005c 0393     		str	r3, [sp, #12]
 234:Core/Src/main.c **** 
 1395              		.loc 1 234 3 is_stmt 1 view .LVU477
 234:Core/Src/main.c **** 
 1396              		.loc 1 234 36 is_stmt 0 view .LVU478
 1397 005e 0493     		str	r3, [sp, #16]
 236:Core/Src/main.c ****   {
 1398              		.loc 1 236 3 is_stmt 1 view .LVU479
 236:Core/Src/main.c ****   {
 1399              		.loc 1 236 7 is_stmt 0 view .LVU480
 1400 0060 0421     		movs	r1, #4
 1401 0062 6846     		mov	r0, sp
 1402 0064 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1403              	.LVL60:
 236:Core/Src/main.c ****   {
 1404              		.loc 1 236 6 view .LVU481
 1405 0068 30B9     		cbnz	r0, .L65
 240:Core/Src/main.c **** 
 1406              		.loc 1 240 1 view .LVU482
 1407 006a 17B0     		add	sp, sp, #92
 1408              	.LCFI16:
 1409              		.cfi_remember_state
 1410              		.cfi_def_cfa_offset 4
 1411              		@ sp needed
 1412 006c 5DF804FB 		ldr	pc, [sp], #4
 1413              	.L63:
 1414              	.LCFI17:
 1415              		.cfi_restore_state
 205:Core/Src/main.c ****   }
 1416              		.loc 1 205 5 is_stmt 1 view .LVU483
 1417 0070 FFF7FEFF 		bl	Error_Handler
 1418              	.LVL61:
 1419              	.L64:
 224:Core/Src/main.c ****   }
 1420              		.loc 1 224 5 view .LVU484
 1421 0074 FFF7FEFF 		bl	Error_Handler
 1422              	.LVL62:
 1423              	.L65:
 238:Core/Src/main.c ****   }
 1424              		.loc 1 238 5 view .LVU485
 1425 0078 FFF7FEFF 		bl	Error_Handler
 1426              	.LVL63:
 1427              		.cfi_endproc
 1428              	.LFE203:
 1430              		.section	.text.main,"ax",%progbits
 1431              		.align	1
 1432              		.global	main
 1433              		.syntax unified
 1434              		.thumb
 1435              		.thumb_func
 1436              		.fpu fpv4-sp-d16
 1438              	main:
 1439              	.LFB202:
  99:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
ARM GAS  /tmp/ccyDsjlc.s 			page 47


 1440              		.loc 1 99 1 view -0
 1441              		.cfi_startproc
 1442              		@ args = 0, pretend = 0, frame = 0
 1443              		@ frame_needed = 0, uses_anonymous_args = 0
 1444 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1445              	.LCFI18:
 1446              		.cfi_def_cfa_offset 24
 1447              		.cfi_offset 4, -24
 1448              		.cfi_offset 5, -20
 1449              		.cfi_offset 6, -16
 1450              		.cfi_offset 7, -12
 1451              		.cfi_offset 8, -8
 1452              		.cfi_offset 14, -4
 1453 0004 82B0     		sub	sp, sp, #8
 1454              	.LCFI19:
 1455              		.cfi_def_cfa_offset 32
 107:Core/Src/main.c **** 
 1456              		.loc 1 107 3 view .LVU487
 1457 0006 FFF7FEFF 		bl	HAL_Init
 1458              	.LVL64:
 114:Core/Src/main.c **** 
 1459              		.loc 1 114 3 view .LVU488
 1460 000a FFF7FEFF 		bl	SystemClock_Config
 1461              	.LVL65:
 121:Core/Src/main.c ****   MX_DMA_Init();
 1462              		.loc 1 121 3 view .LVU489
 1463 000e FFF7FEFF 		bl	MX_GPIO_Init
 1464              	.LVL66:
 122:Core/Src/main.c ****   MX_SPI1_Init();
 1465              		.loc 1 122 3 view .LVU490
 1466 0012 FFF7FEFF 		bl	MX_DMA_Init
 1467              	.LVL67:
 123:Core/Src/main.c ****   MX_I2C1_Init();
 1468              		.loc 1 123 3 view .LVU491
 1469 0016 FFF7FEFF 		bl	MX_SPI1_Init
 1470              	.LVL68:
 124:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1471              		.loc 1 124 3 view .LVU492
 1472 001a FFF7FEFF 		bl	MX_I2C1_Init
 1473              	.LVL69:
 125:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1474              		.loc 1 125 3 view .LVU493
 1475 001e FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1476              	.LVL70:
 132:Core/Src/main.c **** 
 1477              		.loc 1 132 3 view .LVU494
 136:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1478              		.loc 1 136 3 view .LVU495
 136:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1479              		.loc 1 136 16 is_stmt 0 view .LVU496
 1480 0022 3A4C     		ldr	r4, .L69
 1481 0024 5A25     		movs	r5, #90
 1482 0026 2570     		strb	r5, [r4]
 137:Core/Src/main.c ****   TX_Buffer[0] = 0b00010000; // send command byte, select OUT0
 1483              		.loc 1 137 3 is_stmt 1 view .LVU497
 1484 0028 394E     		ldr	r6, .L69+4
 1485 002a 4FF47A77 		mov	r7, #1000
ARM GAS  /tmp/ccyDsjlc.s 			page 48


 1486 002e 0097     		str	r7, [sp]
 1487 0030 0123     		movs	r3, #1
 1488 0032 2246     		mov	r2, r4
 1489 0034 2946     		mov	r1, r5
 1490 0036 3046     		mov	r0, r6
 1491 0038 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1492              	.LVL71:
 138:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1493              		.loc 1 138 3 view .LVU498
 138:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1494              		.loc 1 138 16 is_stmt 0 view .LVU499
 1495 003c 1023     		movs	r3, #16
 1496 003e 2370     		strb	r3, [r4]
 139:Core/Src/main.c **** 
 1497              		.loc 1 139 3 is_stmt 1 view .LVU500
 1498 0040 0097     		str	r7, [sp]
 1499 0042 0123     		movs	r3, #1
 1500 0044 2246     		mov	r2, r4
 1501 0046 2946     		mov	r1, r5
 1502 0048 3046     		mov	r0, r6
 1503 004a FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1504              	.LVL72:
 1505              	.L67:
 149:Core/Src/main.c ****   {
 1506              		.loc 1 149 3 discriminator 1 view .LVU501
 151:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1507              		.loc 1 151 5 discriminator 1 view .LVU502
 151:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1508              		.loc 1 151 18 is_stmt 0 discriminator 1 view .LVU503
 1509 004e 2F4C     		ldr	r4, .L69
 1510 0050 5A26     		movs	r6, #90
 1511 0052 2670     		strb	r6, [r4]
 152:Core/Src/main.c ****     //HAL_Delay(100);
 1512              		.loc 1 152 5 is_stmt 1 discriminator 1 view .LVU504
 1513 0054 2E4F     		ldr	r7, .L69+4
 1514 0056 4FF47A75 		mov	r5, #1000
 1515 005a 0095     		str	r5, [sp]
 1516 005c 0123     		movs	r3, #1
 1517 005e 2246     		mov	r2, r4
 1518 0060 3146     		mov	r1, r6
 1519 0062 3846     		mov	r0, r7
 1520 0064 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1521              	.LVL73:
 154:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1522              		.loc 1 154 5 discriminator 1 view .LVU505
 154:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1523              		.loc 1 154 18 is_stmt 0 discriminator 1 view .LVU506
 1524 0068 4FF00008 		mov	r8, #0
 1525 006c 84F80080 		strb	r8, [r4]
 155:Core/Src/main.c ****     //HAL_Delay(100);
 1526              		.loc 1 155 5 is_stmt 1 discriminator 1 view .LVU507
 1527 0070 0095     		str	r5, [sp]
 1528 0072 0123     		movs	r3, #1
 1529 0074 2246     		mov	r2, r4
 1530 0076 3146     		mov	r1, r6
 1531 0078 3846     		mov	r0, r7
 1532 007a FFF7FEFF 		bl	HAL_I2C_Master_Transmit
ARM GAS  /tmp/ccyDsjlc.s 			page 49


 1533              	.LVL74:
 157:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1534              		.loc 1 157 5 discriminator 1 view .LVU508
 157:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1535              		.loc 1 157 18 is_stmt 0 discriminator 1 view .LVU509
 1536 007e FF23     		movs	r3, #255
 1537 0080 2370     		strb	r3, [r4]
 158:Core/Src/main.c ****     HAL_Delay(1000);
 1538              		.loc 1 158 5 is_stmt 1 discriminator 1 view .LVU510
 1539 0082 0095     		str	r5, [sp]
 1540 0084 0123     		movs	r3, #1
 1541 0086 2246     		mov	r2, r4
 1542 0088 3146     		mov	r1, r6
 1543 008a 3846     		mov	r0, r7
 1544 008c FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1545              	.LVL75:
 159:Core/Src/main.c **** 
 1546              		.loc 1 159 5 discriminator 1 view .LVU511
 1547 0090 2846     		mov	r0, r5
 1548 0092 FFF7FEFF 		bl	HAL_Delay
 1549              	.LVL76:
 161:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1550              		.loc 1 161 5 discriminator 1 view .LVU512
 161:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1551              		.loc 1 161 18 is_stmt 0 discriminator 1 view .LVU513
 1552 0096 2670     		strb	r6, [r4]
 162:Core/Src/main.c ****     //HAL_Delay(100);
 1553              		.loc 1 162 5 is_stmt 1 discriminator 1 view .LVU514
 1554 0098 0095     		str	r5, [sp]
 1555 009a 0123     		movs	r3, #1
 1556 009c 2246     		mov	r2, r4
 1557 009e 3146     		mov	r1, r6
 1558 00a0 3846     		mov	r0, r7
 1559 00a2 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1560              	.LVL77:
 164:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1561              		.loc 1 164 5 discriminator 1 view .LVU515
 164:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1562              		.loc 1 164 18 is_stmt 0 discriminator 1 view .LVU516
 1563 00a6 84F80080 		strb	r8, [r4]
 165:Core/Src/main.c ****     //HAL_Delay(100);
 1564              		.loc 1 165 5 is_stmt 1 discriminator 1 view .LVU517
 1565 00aa 0095     		str	r5, [sp]
 1566 00ac 0123     		movs	r3, #1
 1567 00ae 2246     		mov	r2, r4
 1568 00b0 3146     		mov	r1, r6
 1569 00b2 3846     		mov	r0, r7
 1570 00b4 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1571              	.LVL78:
 167:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1572              		.loc 1 167 5 discriminator 1 view .LVU518
 167:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1573              		.loc 1 167 18 is_stmt 0 discriminator 1 view .LVU519
 1574 00b8 8023     		movs	r3, #128
 1575 00ba 2370     		strb	r3, [r4]
 168:Core/Src/main.c ****     HAL_Delay(1000);
 1576              		.loc 1 168 5 is_stmt 1 discriminator 1 view .LVU520
ARM GAS  /tmp/ccyDsjlc.s 			page 50


 1577 00bc 0095     		str	r5, [sp]
 1578 00be 0123     		movs	r3, #1
 1579 00c0 2246     		mov	r2, r4
 1580 00c2 3146     		mov	r1, r6
 1581 00c4 3846     		mov	r0, r7
 1582 00c6 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1583              	.LVL79:
 169:Core/Src/main.c **** 
 1584              		.loc 1 169 5 discriminator 1 view .LVU521
 1585 00ca 2846     		mov	r0, r5
 1586 00cc FFF7FEFF 		bl	HAL_Delay
 1587              	.LVL80:
 171:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1588              		.loc 1 171 5 discriminator 1 view .LVU522
 171:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1589              		.loc 1 171 18 is_stmt 0 discriminator 1 view .LVU523
 1590 00d0 2670     		strb	r6, [r4]
 172:Core/Src/main.c ****     //HAL_Delay(100);
 1591              		.loc 1 172 5 is_stmt 1 discriminator 1 view .LVU524
 1592 00d2 0095     		str	r5, [sp]
 1593 00d4 0123     		movs	r3, #1
 1594 00d6 2246     		mov	r2, r4
 1595 00d8 3146     		mov	r1, r6
 1596 00da 3846     		mov	r0, r7
 1597 00dc FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1598              	.LVL81:
 174:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1599              		.loc 1 174 5 discriminator 1 view .LVU525
 174:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1600              		.loc 1 174 18 is_stmt 0 discriminator 1 view .LVU526
 1601 00e0 84F80080 		strb	r8, [r4]
 175:Core/Src/main.c ****     //HAL_Delay(100);
 1602              		.loc 1 175 5 is_stmt 1 discriminator 1 view .LVU527
 1603 00e4 0095     		str	r5, [sp]
 1604 00e6 0123     		movs	r3, #1
 1605 00e8 2246     		mov	r2, r4
 1606 00ea 3146     		mov	r1, r6
 1607 00ec 3846     		mov	r0, r7
 1608 00ee FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1609              	.LVL82:
 177:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1610              		.loc 1 177 5 discriminator 1 view .LVU528
 177:Core/Src/main.c ****     HAL_I2C_Master_Transmit(&hi2c1,slave_address,TX_Buffer,1,1000); //Sending in Blocking mode
 1611              		.loc 1 177 18 is_stmt 0 discriminator 1 view .LVU529
 1612 00f2 84F80080 		strb	r8, [r4]
 178:Core/Src/main.c ****     HAL_Delay(1000);
 1613              		.loc 1 178 5 is_stmt 1 discriminator 1 view .LVU530
 1614 00f6 0095     		str	r5, [sp]
 1615 00f8 0123     		movs	r3, #1
 1616 00fa 2246     		mov	r2, r4
 1617 00fc 3146     		mov	r1, r6
 1618 00fe 3846     		mov	r0, r7
 1619 0100 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 1620              	.LVL83:
 179:Core/Src/main.c **** 
 1621              		.loc 1 179 5 discriminator 1 view .LVU531
 1622 0104 2846     		mov	r0, r5
ARM GAS  /tmp/ccyDsjlc.s 			page 51


 1623 0106 FFF7FEFF 		bl	HAL_Delay
 1624              	.LVL84:
 149:Core/Src/main.c ****   {
 1625              		.loc 1 149 9 discriminator 1 view .LVU532
 1626 010a A0E7     		b	.L67
 1627              	.L70:
 1628              		.align	2
 1629              	.L69:
 1630 010c 00000000 		.word	.LANCHOR6
 1631 0110 00000000 		.word	.LANCHOR4
 1632              		.cfi_endproc
 1633              	.LFE202:
 1635              		.global	TX_Buffer
 1636              		.global	hpcd_USB_OTG_FS
 1637              		.global	hdma_spi1_tx
 1638              		.global	hspi1
 1639              		.global	hi2c1
 1640              		.global	note_sequence
 1641              		.global	note_pos
 1642              		.section	.bss.TX_Buffer,"aw",%nobits
 1643              		.align	2
 1644              		.set	.LANCHOR6,. + 0
 1647              	TX_Buffer:
 1648 0000 00       		.space	1
 1649              		.section	.bss.blink_interval_ms,"aw",%nobits
 1650              		.align	2
 1651              		.set	.LANCHOR0,. + 0
 1654              	blink_interval_ms:
 1655 0000 00000000 		.space	4
 1656              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 1657              		.align	2
 1660              	hdma_spi1_tx:
 1661 0000 00000000 		.space	72
 1661      00000000 
 1661      00000000 
 1661      00000000 
 1661      00000000 
 1662              		.section	.bss.hi2c1,"aw",%nobits
 1663              		.align	2
 1664              		.set	.LANCHOR4,. + 0
 1667              	hi2c1:
 1668 0000 00000000 		.space	84
 1668      00000000 
 1668      00000000 
 1668      00000000 
 1668      00000000 
 1669              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1670              		.align	2
 1671              		.set	.LANCHOR5,. + 0
 1674              	hpcd_USB_OTG_FS:
 1675 0000 00000000 		.space	1292
 1675      00000000 
 1675      00000000 
 1675      00000000 
 1675      00000000 
 1676              		.section	.bss.hspi1,"aw",%nobits
 1677              		.align	2
ARM GAS  /tmp/ccyDsjlc.s 			page 52


 1678              		.set	.LANCHOR3,. + 0
 1681              	hspi1:
 1682 0000 00000000 		.space	100
 1682      00000000 
 1682      00000000 
 1682      00000000 
 1682      00000000 
 1683              		.section	.bss.note_pos,"aw",%nobits
 1684              		.align	2
 1685              		.set	.LANCHOR1,. + 0
 1688              	note_pos:
 1689 0000 00000000 		.space	4
 1690              		.section	.data.note_sequence,"aw"
 1691              		.align	2
 1692              		.set	.LANCHOR2,. + 0
 1695              	note_sequence:
 1696 0000 4A4E5156 		.ascii	"JNQVZ]bf9=BEINQUX\\ada\\XUQNJEB>9>BEJNQVZ]afa]ZUQNI"
 1696      5A5D6266 
 1696      393D4245 
 1696      494E5155 
 1696      585C6164 
 1697 0031 44403D38 		.ascii	"D@=8=@DJNQVZ]bf"
 1697      3D40444A 
 1697      4E51565A 
 1697      5D6266
 1698              		.text
 1699              	.Letext0:
 1700              		.file 4 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1701              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 1702              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1703              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1704              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1705              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1706              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1707              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 1708              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1709              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1710              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 1711              		.file 15 "tinyusb/src/device/usbd.h"
 1712              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1713              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c_ex.h"
 1714              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1715              		.file 19 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1716              		.file 20 "<built-in>"
ARM GAS  /tmp/ccyDsjlc.s 			page 53


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccyDsjlc.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccyDsjlc.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccyDsjlc.s:619    .text.MX_GPIO_Init:00000000000002b0 $d
     /tmp/ccyDsjlc.s:628    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccyDsjlc.s:634    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccyDsjlc.s:682    .text.MX_DMA_Init:0000000000000030 $d
     /tmp/ccyDsjlc.s:687    .text.tud_mount_cb:0000000000000000 $t
     /tmp/ccyDsjlc.s:694    .text.tud_mount_cb:0000000000000000 tud_mount_cb
     /tmp/ccyDsjlc.s:711    .text.tud_mount_cb:000000000000000c $d
     /tmp/ccyDsjlc.s:716    .text.tud_umount_cb:0000000000000000 $t
     /tmp/ccyDsjlc.s:723    .text.tud_umount_cb:0000000000000000 tud_umount_cb
     /tmp/ccyDsjlc.s:740    .text.tud_umount_cb:0000000000000008 $d
     /tmp/ccyDsjlc.s:745    .text.tud_suspend_cb:0000000000000000 $t
     /tmp/ccyDsjlc.s:752    .text.tud_suspend_cb:0000000000000000 tud_suspend_cb
     /tmp/ccyDsjlc.s:771    .text.tud_suspend_cb:000000000000000c $d
     /tmp/ccyDsjlc.s:776    .text.tud_resume_cb:0000000000000000 $t
     /tmp/ccyDsjlc.s:783    .text.tud_resume_cb:0000000000000000 tud_resume_cb
     /tmp/ccyDsjlc.s:814    .text.tud_resume_cb:0000000000000018 $d
     /tmp/ccyDsjlc.s:819    .text.midi_task:0000000000000000 $t
     /tmp/ccyDsjlc.s:826    .text.midi_task:0000000000000000 midi_task
     /tmp/ccyDsjlc.s:991    .text.midi_task:0000000000000078 $d
     /tmp/ccyDsjlc.s:997    .text.Error_Handler:0000000000000000 $t
     /tmp/ccyDsjlc.s:1004   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccyDsjlc.s:1036   .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/ccyDsjlc.s:1042   .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/ccyDsjlc.s:1118   .text.MX_SPI1_Init:0000000000000040 $d
     /tmp/ccyDsjlc.s:1124   .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/ccyDsjlc.s:1130   .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/ccyDsjlc.s:1212   .text.MX_I2C1_Init:0000000000000048 $d
     /tmp/ccyDsjlc.s:1219   .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 $t
     /tmp/ccyDsjlc.s:1225   .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 MX_USB_OTG_FS_PCD_Init
     /tmp/ccyDsjlc.s:1286   .text.MX_USB_OTG_FS_PCD_Init:0000000000000030 $d
     /tmp/ccyDsjlc.s:1291   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccyDsjlc.s:1298   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccyDsjlc.s:1431   .text.main:0000000000000000 $t
     /tmp/ccyDsjlc.s:1438   .text.main:0000000000000000 main
     /tmp/ccyDsjlc.s:1630   .text.main:000000000000010c $d
     /tmp/ccyDsjlc.s:1647   .bss.TX_Buffer:0000000000000000 TX_Buffer
     /tmp/ccyDsjlc.s:1674   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
     /tmp/ccyDsjlc.s:1660   .bss.hdma_spi1_tx:0000000000000000 hdma_spi1_tx
     /tmp/ccyDsjlc.s:1681   .bss.hspi1:0000000000000000 hspi1
     /tmp/ccyDsjlc.s:1667   .bss.hi2c1:0000000000000000 hi2c1
     /tmp/ccyDsjlc.s:1695   .data.note_sequence:0000000000000000 note_sequence
     /tmp/ccyDsjlc.s:1688   .bss.note_pos:0000000000000000 note_pos
     /tmp/ccyDsjlc.s:1643   .bss.TX_Buffer:0000000000000000 $d
     /tmp/ccyDsjlc.s:1650   .bss.blink_interval_ms:0000000000000000 $d
     /tmp/ccyDsjlc.s:1654   .bss.blink_interval_ms:0000000000000000 blink_interval_ms
     /tmp/ccyDsjlc.s:1657   .bss.hdma_spi1_tx:0000000000000000 $d
     /tmp/ccyDsjlc.s:1663   .bss.hi2c1:0000000000000000 $d
     /tmp/ccyDsjlc.s:1670   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
     /tmp/ccyDsjlc.s:1677   .bss.hspi1:0000000000000000 $d
     /tmp/ccyDsjlc.s:1684   .bss.note_pos:0000000000000000 $d
     /tmp/ccyDsjlc.s:1691   .data.note_sequence:0000000000000000 $d

UNDEFINED SYMBOLS
ARM GAS  /tmp/ccyDsjlc.s 			page 54


HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
tud_mounted
tud_midi_n_packet_read
tud_midi_n_available
tud_midi_n_stream_write
HAL_SPI_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_PCD_Init
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_I2C_Master_Transmit
HAL_Delay
