set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {st2soc.vo st2soc_v.sdo}}
	{{"Fast Model"} {st2soc_fast.vo st2soc_v_fast.sdo}}
}
