# VSD_SoC_Design-Planning
## Setup
brew || UTM || Loading etc.
## Day1
### 1. Opening OpenLane and Running Synthesis
<img width="1212" alt="image" src="https://github.com/2107shantanu/VSD_SoC_Design-Planning/assets/54627896/2fb7a8d6-173d-464b-b477-5fe40e1ef0fe">

### Flop Ratios
