// Seed: 2070498035
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wire id_4,
    input wor id_5,
    input wire id_6,
    output wand id_7,
    input tri0 id_8,
    output tri1 id_9,
    input tri1 id_10,
    input supply1 id_11
);
  generate
    assign id_7 = 1;
  endgenerate
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output wor id_2,
    input supply1 id_3,
    output wor id_4,
    output tri1 id_5,
    output tri1 id_6,
    output supply0 id_7,
    input supply0 id_8,
    output tri1 id_9,
    output wor id_10,
    input tri1 id_11,
    input tri0 id_12,
    input wor id_13,
    input uwire id_14,
    input supply0 id_15,
    output uwire id_16,
    output tri id_17,
    input wor id_18,
    input tri id_19,
    input supply1 id_20,
    input wor id_21,
    input uwire id_22,
    output supply1 id_23,
    output wor id_24,
    input tri1 id_25,
    output uwire id_26,
    input tri id_27,
    output supply1 id_28,
    input supply0 id_29,
    input uwire id_30,
    output tri id_31,
    input supply0 id_32,
    output supply1 id_33,
    input tri0 id_34,
    input wand id_35,
    output tri id_36
);
  always_latch @(1'b0) if (id_15) assume (1 && 1);
  tri1 id_38, id_39 = 1'b0;
  module_0 modCall_1 (
      id_35,
      id_0,
      id_35,
      id_17,
      id_3,
      id_13,
      id_13,
      id_9,
      id_18,
      id_24,
      id_18,
      id_14
  );
  assign modCall_1.type_15 = 0;
  wire id_40;
endmodule
