Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Nov 25 00:34:50 2023
| Host         : OptiPlex7090 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file game_top_control_sets_placed.rpt
| Design       : game_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |              31 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------------+-----------------------------------+------------------+----------------+
|          Clock Signal         |          Enable Signal         |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------+--------------------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF                     |                                |                                   |                1 |              3 |
|  clk_wiz_0_inst/inst/clk_out1 |                                | vga_out_inst/r0                   |                2 |              4 |
|  clk_wiz_0_inst/inst/clk_out1 |                                | vga_out_inst/hcount[3]_i_1_n_0    |                2 |              4 |
|  clk_wiz_0_inst/inst/clk_out1 | drawcon_inst/map_idx_y0        | drawcon_inst/map_idx_y[5]_i_1_n_0 |                2 |              6 |
|  clk_wiz_0_inst/inst/clk_out1 | drawcon_inst/map_idx_x0        | drawcon_inst/map_idx_x[6]_i_1_n_0 |                2 |              7 |
|  clk_div/CLK                  | blkpos_y[9]_i_1_n_0            | btn_c_IBUF                        |                3 |              9 |
|  clk_wiz_0_inst/inst/clk_out1 | vga_out_inst/curr_y[9]_i_1_n_0 |                                   |                5 |             10 |
|  clk_wiz_0_inst/inst/clk_out1 | vga_out_inst/vcount[9]_i_1_n_0 |                                   |                5 |             10 |
|  clk_div/CLK                  | blkpos_x                       | btn_c_IBUF                        |                4 |             11 |
|  clk_wiz_0_inst/inst/clk_out1 | vga_out_inst/curr_x_1          |                                   |                4 |             11 |
|  clk_wiz_0_inst/inst/clk_out1 |                                |                                   |                7 |             15 |
+-------------------------------+--------------------------------+-----------------------------------+------------------+----------------+


