$date
	Fri Sep 22 01:00:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 2 ! light [1:0] $end
$var wire 2 " states [1:0] $end
$var reg 1 # clk $end
$scope module traffic0 $end
$var wire 1 $ clk $end
$var reg 2 % light [1:0] $end
$var reg 2 & states [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
0$
0#
bx "
bx !
$end
#5
b0 %
b0 !
b1 &
b1 "
1#
1$
#10
0#
0$
#15
b1 %
b1 !
b10 &
b10 "
1#
1$
#20
0#
0$
#25
b10 %
b10 !
b0 &
b0 "
1#
1$
#30
0#
0$
#35
b0 %
b0 !
b1 &
b1 "
1#
1$
