Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto b3d5913677b740a98da4a3a1f6facf93 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot K2_Microprosser_behav xil_defaultlib.K2_Microprosser xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'En' on this module [/home/it/project_1/project_1.srcs/sources_1/new/K2_Microprosser.sv:137]
ERROR: [VRFC 10-3180] cannot find port 'D' on this module [/home/it/project_1/project_1.srcs/sources_1/new/K2_Microprosser.sv:136]
WARNING: [VRFC 10-2861] module 'decoder' does not have a parameter named N [/home/it/project_1/project_1.srcs/sources_1/new/K2_Microprosser.sv:134]
ERROR: [VRFC 10-3180] cannot find port 'En' on this module [/home/it/project_1/project_1.srcs/sources_1/new/K2_Microprosser.sv:176]
ERROR: [VRFC 10-2063] Module <mod_n_counter> not found while processing module instance <inst> [/home/it/project_1/project_1.srcs/sources_1/imports/src/sev_seg.sv:52]
ERROR: [VRFC 10-2063] Module <clk_devider> not found while processing module instance <cldev> [/home/it/project_1/project_1.srcs/sources_1/imports/src/sev_seg.sv:58]
ERROR: [VRFC 10-2063] Module <RTMod_n_counter> not found while processing module instance <rt_inst> [/home/it/project_1/project_1.srcs/sources_1/imports/src/sev_seg.sv:66]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
