$date
	Tue Nov 30 19:16:28 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_input $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # in [3:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 % in [3:0] $end
$var wire 1 $ rst $end
$var reg 1 & in_d $end
$var reg 4 ' out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
0&
b1 %
1$
b1 #
0"
b0 !
$end
#1
1"
#2
0"
#3
1"
#4
0"
b0 #
b0 %
#5
1"
#6
0"
#7
1"
#8
0"
0$
#9
1"
#10
0"
#11
1"
#12
0"
b1 #
b1 %
#13
1&
1"
#14
0"
#15
b1 !
b1 '
1"
#16
0"
b0 #
b0 %
#17
0&
1"
#18
0"
#19
b0 !
b0 '
1"
#20
0"
