$date
	Sun Aug  4 15:31:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu $end
$var wire 8 ! A [7:0] $end
$var wire 8 " B [7:0] $end
$var wire 1 # CLK $end
$var wire 3 $ OP [2:0] $end
$var wire 1 % en $end
$var wire 1 & rst_n $end
$var reg 1 ' done $end
$var reg 16 ( result [15:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
0'
z&
z%
bz $
1#
bz "
bz !
$end
#1000
b0 $
b0 "
b0 !
0%
0&
0#
#2000
b0 (
1#
#3000
1&
0#
#4000
1#
#5000
0#
#6000
1#
#7000
1%
b101011 "
b10111001 !
0#
#8000
b11100100 (
1'
1#
#9000
b1 $
b0 "
b0 !
0#
#10000
b0 (
1#
#11000
0#
#12000
1#
#13000
b11110001 "
b10101110 !
0#
#14000
b1010001111001110 (
1#
#15000
b0 "
b0 !
0#
#16000
b0 (
1#
#17000
0#
#18000
1#
#19000
b10 $
b1001011 "
b101110 !
0#
#20000
b1010 (
1#
#21000
b1 $
b0 "
b0 !
0#
#22000
b0 (
1#
#23000
0#
#24000
1#
#25000
b11 $
b1100000 "
b1001 !
0#
#26000
b1101001 (
1#
#27000
b1 $
b0 "
b0 !
0#
#28000
b0 (
1#
#29000
0#
#30000
1#
#31000
b100 $
b10011 "
b10101001 !
0#
#32000
b10111010 (
1#
#33000
b1 $
b0 "
b0 !
0#
#34000
b0 (
1#
#35000
0#
#36000
1#
#37000
b101 $
b10111100 "
b11111011 !
0#
#38000
b100 (
1#
#39000
b1 $
b0 "
b0 !
0#
#40000
b0 (
1#
#41000
0#
#42000
1#
#42001
