	(primitive_def BUFGCTRL 9 18 #SBS
		(pin CE0_PRE_OPTINV CE0_PRE_OPTINV input)
		(pin CE1_PRE_OPTINV CE1_PRE_OPTINV input)
		(pin CLK_I0 CLK_I0 input)
		(pin CLK_I1 CLK_I1 input)
		(pin IGNORE0_PRE_OPTINV IGNORE0_PRE_OPTINV input)
		(pin IGNORE1_PRE_OPTINV IGNORE1_PRE_OPTINV input)
		(pin SEL0_PRE_OPTINV SEL0_PRE_OPTINV input)
		(pin SEL1_PRE_OPTINV SEL1_PRE_OPTINV input)
		(pin CLK_OUT CLK_OUT output)
		(element CE0_PRE_OPTINV 1
			(pin CE0_PRE_OPTINV output)
			(conn CE0_PRE_OPTINV CE0_PRE_OPTINV ==> CE0INV CE0_PREINV)
		)
		(element CE1_PRE_OPTINV 1
			(pin CE1_PRE_OPTINV output)
			(conn CE1_PRE_OPTINV CE1_PRE_OPTINV ==> CE1INV CE1_PREINV)
		)
		(element CLK_I0 1
			(pin CLK_I0 output)
			(conn CLK_I0 CLK_I0 ==> I0INV I0_PREINV)
		)
		(element CLK_I1 1
			(pin CLK_I1 output)
			(conn CLK_I1 CLK_I1 ==> I1INV I0_PREINV)
		)
		(element IGNORE0_PRE_OPTINV 1
			(pin IGNORE0_PRE_OPTINV output)
			(conn IGNORE0_PRE_OPTINV IGNORE0_PRE_OPTINV ==> IGNORE0INV IGNORE0_PREINV)
		)
		(element IGNORE1_PRE_OPTINV 1
			(pin IGNORE1_PRE_OPTINV output)
			(conn IGNORE1_PRE_OPTINV IGNORE1_PRE_OPTINV ==> IGNORE1NV CKING1_PREINV)
		)
		(element SEL0_PRE_OPTINV 1
			(pin SEL0_PRE_OPTINV output)
			(conn SEL0_PRE_OPTINV SEL0_PRE_OPTINV ==> SEL0INV SEL0_PREINV)
		)
		(element SEL1_PRE_OPTINV 1
			(pin SEL1_PRE_OPTINV output)
			(conn SEL1_PRE_OPTINV SEL1_PRE_OPTINV ==> SEL1INV SEL1_PREINV)
		)
		(element CLK_OUT 1
			(pin CLK_OUT input)
			(conn CLK_OUT CLK_OUT <== BUFGCTRL O)
		)
		(element CE0INV 2
			(pin CE0 output)
			(pin CE0_PREINV input)
			(cfg CE0_PREINV)
			(conn CE0INV CE0 ==> BUFGCTRL CE0)
			(conn CE0INV CE0_PREINV <== CE0_PRE_OPTINV CE0_PRE_OPTINV)
		)
		(element CE1INV 2
			(pin CE1 output)
			(pin CE1_PREINV input)
			(cfg CE1_PREINV)
			(conn CE1INV CE1 ==> BUFGCTRL CE1)
			(conn CE1INV CE1_PREINV <== CE1_PRE_OPTINV CE1_PRE_OPTINV)
		)
		(element I0INV 2
			(pin I0 output)
			(pin I0_PREINV input)
			(cfg I0_PREINV)
			(conn I0INV I0 ==> BUFGCTRL I0)
			(conn I0INV I0_PREINV <== CLK_I0 CLK_I0)
		)
		(element I1INV 2
			(pin I0 output)
			(pin I0_PREINV input)
			(cfg I0_PREINV)
			(conn I1INV I0 ==> BUFGCTRL I1)
			(conn I1INV I0_PREINV <== CLK_I1 CLK_I1)
		)
		(element IGNORE0INV 2
			(pin IGNORE0 output)
			(pin IGNORE0_PREINV input)
			(cfg IGNORE0_PREINV)
			(conn IGNORE0INV IGNORE0 ==> BUFGCTRL IGNORE0)
			(conn IGNORE0INV IGNORE0_PREINV <== IGNORE0_PRE_OPTINV IGNORE0_PRE_OPTINV)
		)
		(element IGNORE1NV 2
			(pin CKING1 output)
			(pin CKING1_PREINV input)
			(cfg CKING1_PREINV)
			(conn IGNORE1NV CKING1 ==> BUFGCTRL IGNORE1)
			(conn IGNORE1NV CKING1_PREINV <== IGNORE1_PRE_OPTINV IGNORE1_PRE_OPTINV)
		)
		(element SEL0INV 2
			(pin SEL0 output)
			(pin SEL0_PREINV input)
			(cfg SEL0_PREINV)
			(conn SEL0INV SEL0 ==> BUFGCTRL S0)
			(conn SEL0INV SEL0_PREINV <== SEL0_PRE_OPTINV SEL0_PRE_OPTINV)
		)
		(element SEL1INV 2
			(pin SEL1 output)
			(pin SEL1_PREINV input)
			(cfg SEL1_PREINV)
			(conn SEL1INV SEL1 ==> BUFGCTRL S1)
			(conn SEL1INV SEL1_PREINV <== SEL1_PRE_OPTINV SEL1_PRE_OPTINV)
		)
		(element BUFGCTRL 9 # BEL
			(pin CE0 input)
			(pin CE1 input)
			(pin I0 input)
			(pin I1 input)
			(pin IGNORE0 input)
			(pin IGNORE1 input)
			(pin S0 input)
			(pin S1 input)
			(pin O output)
			(conn BUFGCTRL CE0 <== CE0INV CE0)
			(conn BUFGCTRL CE1 <== CE1INV CE1)
			(conn BUFGCTRL I0 <== I0INV I0)
			(conn BUFGCTRL I1 <== I1INV I0)
			(conn BUFGCTRL IGNORE0 <== IGNORE0INV IGNORE0)
			(conn BUFGCTRL IGNORE1 <== IGNORE1NV CKING1)
			(conn BUFGCTRL O ==> CLK_OUT CLK_OUT)
			(conn BUFGCTRL S0 <== SEL0INV SEL0)
			(conn BUFGCTRL S1 <== SEL1INV SEL1)
		)
	)