# WASM-SIMD-instruction-list

A list of new WebAssembly instructions, grouped by signature. They are extracted
from: https://github.com/WebAssembly/simd/blob/master/proposals/simd/SIMD.md

### Glossary:
* `v128` is a new WebAssembly type. It correspond to a vector register in the CPU.
* `ImmLaneIdx{2,4,8,16}` are immediate operand of the instruction. They
   represent an index (encoded in the instruction). Their encoding naturally
   limit maximum value they can readh.
* `memarg` is (offset, align). It represents the linear memory at address
  `mem[baseAddr + memarg.offset]`. A trap is triggered whenever an access is
  made outside of the allocated linear memory.

There are currently 190 new instructions + one new type `v128`

### (v128, memarg) →()
* `v128.store`

### (memarg) → v128
* `v128.load`
* `v128.load16_splat`
* `v128.load16x4_s`
* `v128.load16x4_u`
* `v128.load32_splat`
* `v128.load32x2_s`
* `v128.load32x2_u`
* `v128.load64_splat`
* `v128.load8_splat`
* `v128.load8x8_s`
* `v128.load8x8_u`

### (a: v128) → i32
* `i16x8.all_true`
* `i16x8.any_true`
* `i16x8.bitmask`
* `i32x4.all_true`
* `i32x4.any_true`
* `i32x4.bitmask`
* `i8x16.all_true`
* `i8x16.any_true`
* `i8x16.bitmask`

### (a: v128) → v128
* `f32x4.abs`
* `f32x4.ceil`
* `f32x4.convert_i32x4_s`
* `f32x4.convert_i32x4_u`
* `f32x4.floor`
* `f32x4.nearest`
* `f32x4.neg`
* `f32x4.sqrt`
* `f32x4.trunc`
* `f64x2.abs`
* `f64x2.ceil`
* `f64x2.floor`
* `f64x2.nearest`
* `f64x2.neg`
* `f64x2.sqrt`
* `f64x2.trunc`
* `i16x8.abs`
* `i16x8.neg`
* `i16x8.widen_high_i8x16_s`
* `i16x8.widen_high_i8x16_u`
* `i16x8.widen_low_i8x16_s`
* `i16x8.widen_low_i8x16_u`
* `i32x4.abs`
* `i32x4.neg`
* `i32x4.trunc_sat_f32x4_s`
* `i32x4.trunc_sat_f32x4_u`
* `i32x4.widen_high_i16x8_s`
* `i32x4.widen_high_i16x8_u`
* `i32x4.widen_low_i16x8_s`
* `i32x4.widen_low_i16x8_u`
* `i64x2.neg`
* `i8x16.abs`
* `i8x16.neg`
* `v128.not`

### (a: v128, b: v128) → v128
* `f32x4.add`
* `f32x4.div`
* `f32x4.eq`
* `f32x4.ge`
* `f32x4.gt`
* `f32x4.le`
* `f32x4.lt`
* `f32x4.max`
* `f32x4.min`
* `f32x4.mul`
* `f32x4.ne`
* `f32x4.pmax`
* `f32x4.pmin`
* `f32x4.sub`
* `f64x2.add`
* `f64x2.div`
* `f64x2.eq`
* `f64x2.ge`
* `f64x2.gt`
* `f64x2.le`
* `f64x2.lt`
* `f64x2.max`
* `f64x2.min`
* `f64x2.mul`
* `f64x2.ne`
* `f64x2.pmax`
* `f64x2.pmin`
* `f64x2.sub`
* `i16x8.add`
* `i16x8.add_sat_s`
* `i16x8.add_sat_u`
* `i16x8.avgr_u`
* `i16x8.eq`
* `i16x8.ge_s`
* `i16x8.ge_u`
* `i16x8.gt_s`
* `i16x8.gt_u`
* `i16x8.le_s`
* `i16x8.le_u`
* `i16x8.lt_s`
* `i16x8.lt_u`
* `i16x8.max_s`
* `i16x8.max_u`
* `i16x8.min_s`
* `i16x8.min_u`
* `i16x8.mul`
* `i16x8.narrow_i32x4_s`
* `i16x8.narrow_i32x4_u`
* `i16x8.ne`
* `i16x8.sub`
* `i16x8.sub_sat_s`
* `i16x8.sub_sat_u`
* `i32x4.add`
* `i32x4.eq`
* `i32x4.ge_s`
* `i32x4.ge_u`
* `i32x4.gt_s`
* `i32x4.gt_u`
* `i32x4.le_s`
* `i32x4.le_u`
* `i32x4.lt_s`
* `i32x4.lt_u`
* `i32x4.max_s`
* `i32x4.max_u`
* `i32x4.min_s`
* `i32x4.min_u`
* `i32x4.mul`
* `i32x4.ne`
* `i32x4.sub`
* `i64x2.add`
* `i64x2.mul`
* `i64x2.sub`
* `i8x16.add`
* `i8x16.add_sat_s`
* `i8x16.add_sat_u`
* `i8x16.avgr_u`
* `i8x16.eq`
* `i8x16.ge_s`
* `i8x16.ge_u`
* `i8x16.gt_s`
* `i8x16.gt_u`
* `i8x16.le_s`
* `i8x16.le_u`
* `i8x16.lt_s`
* `i8x16.lt_u`
* `i8x16.max_s`
* `i8x16.max_u`
* `i8x16.min_s`
* `i8x16.min_u`
* `i8x16.narrow_i16x8_s`
* `i8x16.narrow_i16x8_u`
* `i8x16.ne`
* `i8x16.sub`
* `i8x16.sub_sat_s`
* `i8x16.sub_sat_u`
* `v128.and`
* `v128.andnot`
* `v128.or`
* `v128.xor`

### (a: v128, b: v128, imm: ImmLaneIdx32[16]) → v128
* `i8x16.shuffle`

### (a: v128, imm: ImmLaneIdx16) → i32
* `i8x16.extract_lane_s`
* `i8x16.extract_lane_u`

### (a: v128, imm: ImmLaneIdx16, x: i32) → v128
* `i8x16.replace_lane`

### (a: v128, imm: ImmLaneIdx2) → f64
* `f64x2.extract_lane`
* `i64x2.extract_lane`

### (a: v128, imm: ImmLaneIdx2, x: f64) → v128
* `f64x2.replace_lane`
* `i64x2.replace_lane`

### (a: v128, imm: ImmLaneIdx4) → f32
* `f32x4.extract_lane`
* `i32x4.extract_lane`

### (a: v128, imm: ImmLaneIdx4, x: f32) → v128
* `f32x4.replace_lane`
* `i32x4.replace_lane`

### (a: v128, imm: ImmLaneIdx8) → i32
* `i16x8.extract_lane_s`
* `i16x8.extract_lane_u`

### (a: v128, imm: ImmLaneIdx8, x: i32) → v128
* `i16x8.replace_lane`

### (a: v128, s: v128) → v128
* `i8x16.swizzle`

### (a: v128, y: i32) → v128
* `i16x8.shl`
* `i16x8.shr_s`
* `i16x8.shr_u`
* `i32x4.shl`
* `i32x4.shr_s`
* `i32x4.shr_u`
* `i64x2.shl`
* `i64x2.shr_s`
* `i64x2.shr_u`
* `i8x16.shl`
* `i8x16.shr_s`
* `i8x16.shr_u`

### (imm: ImmByte[16]) → v128
* `v128.const`

### (v1: v128, v2: v128, c: v128) → v128
* `v128.bitselect`

### (x: f32) → v128
* `f32x4.splat`

### (x: f64) → v128
* `f64x2.splat`

### (x: i32) → v128
* `i16x8.splat`
* `i32x4.splat`
* `i8x16.splat`

### (x: i64) → v128
* `i64x2.splat`
