Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:11:13 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    61 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              63 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             153 |           36 |
| Yes          | No                    | No                     |             408 |          122 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             195 |           51 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------+--------------------------+------------------+----------------+
| Clock Signal |      Enable Signal     |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------+------------------------+--------------------------+------------------+----------------+
|  clk         | fsm9/E[0]              |                          |                1 |              4 |
|  clk         | fsm7/E[0]              |                          |                1 |              4 |
|  clk         | fsm12/E[0]             |                          |                2 |              4 |
|  clk         | fsm12/out_reg[1]_0[0]  |                          |                1 |              4 |
|  clk         | fsm12/out_reg[0]_5[0]  |                          |                1 |              4 |
|  clk         | fsm11/E[0]             |                          |                1 |              4 |
|  clk         | k2/k2_write_en         | fsm10/done_reg_0         |                1 |              4 |
|  clk         | k1/k1_write_en         | fsm9/done_reg_1          |                1 |              4 |
|  clk         | fsm6/k0_write_en       | fsm6/done_reg            |                1 |              4 |
|  clk         | fsm10/fsm5_write_en    | fsm5/out[31]_i_1_n_0     |                8 |             29 |
|  clk         | fsm3/fsm3_write_en     | fsm3/out[31]_i_1_n_0     |                8 |             29 |
|  clk         | fsm1/fsm1_write_en     | fsm1/out[31]_i_1__11_n_0 |                8 |             29 |
|  clk         | mult1/v1_write_en      |                          |               10 |             32 |
|  clk         | fsm0/v0_write_en       |                          |                9 |             32 |
|  clk         | fsm4/GWrite10_write_en |                          |               10 |             32 |
|  clk         | fsm0/ARead00_write_en  |                          |                9 |             32 |
|  clk         | mult2/v2_write_en      |                          |                9 |             32 |
|  clk         | fsm1/fsm0_write_en     | fsm0/out[31]_i_1__14_n_0 |                8 |             32 |
|  clk         | fsm5/fsm4_write_en     | fsm4/out[31]_i_1__12_n_0 |                8 |             32 |
|  clk         | fsm4/FRead00_write_en  |                          |                9 |             32 |
|  clk         | fsm4/ERead00_write_en  |                          |               11 |             32 |
|  clk         | fsm0/EWrite10_write_en |                          |                9 |             32 |
|  clk         | fsm0/BRead00_write_en  |                          |                9 |             32 |
|  clk         | fsm2/out_reg[1]_0      |                          |               12 |             32 |
|  clk         | fsm2/CRead00_write_en  |                          |                9 |             32 |
|  clk         | fsm2/DRead00_write_en  |                          |                9 |             32 |
|  clk         | fsm12/fsm2_write_en    | fsm2/out[31]_i_1__13_n_0 |                8 |             32 |
|  clk         |                        | mult2_pipe_done/p_0_in   |               11 |             51 |
|  clk         |                        | fsm0/p_0_in              |               13 |             51 |
|  clk         |                        | fsm2/p_0_in              |               12 |             51 |
|  clk         |                        |                          |               38 |             63 |
+--------------+------------------------+--------------------------+------------------+----------------+


