        .version ${PTX_MAJOR_VERSION}.${PTX_MINOR_VERSION}
        .target ${GPU_ARCH}
.weak .func (.param .align 16 .b32 d[4]) __cuda_sm70_wmma_m16n16k16_mma_row_col_f16_f32 (.param .align 16 .b32 a[8], .param .align 16 .b32 b[8], .param .align 16 .b32 c[8]){ .reg .b32 aa<8>, bb<8>, cc<8>, dd<4>; .reg .b32 dst_temp<8>; .reg .b32 dst_half<4>; .reg .b16 x, y; ld.param.v4.b32 {aa0, aa1, aa2, aa3}, [a]; ld.param.v4.b32 {aa4, aa5, aa6, aa7}, [a + 16]; ld.param.v4.b32 {bb0, bb1, bb2, bb3}, [b]; ld.param.v4.b32 {bb4, bb5, bb6, bb7}, [b + 16]; ld.param.v4.b32 {cc0, cc1, cc2, cc3}, [c]; ld.param.v4.b32 {cc4, cc5, cc6, cc7}, [c + 16]; _warpsync 0xFFFFFFFF; _mma.m8n8k4.row.col.f32.f32 {dst_temp0, dst_temp1, dst_temp2, dst_temp3, dst_temp4, dst_temp5, dst_temp6, dst_temp7}, {aa0, aa1}, {bb0, bb1}, {cc0, cc1, cc2, cc3, cc4, cc5, cc6, cc7}; _mma.m8n8k4.row.col.f32.f32 {dst_temp0, dst_temp1, dst_temp2, dst_temp3, dst_temp4, dst_temp5, dst_temp6, dst_temp7}, {aa2, aa3}, {bb2, bb3}, {dst_temp0, dst_temp1, dst_temp2, dst_temp3, dst_temp4, dst_temp5, dst_temp6, dst_temp7}; _mma.m8n8k4.row.col.f32.f32 {dst_temp0, dst_temp1, dst_temp2, dst_temp3, dst_temp4, dst_temp5, dst_temp6, dst_temp7}, {aa4, aa5}, {bb4, bb5}, {dst_temp0, dst_temp1, dst_temp2, dst_temp3, dst_temp4, dst_temp5, dst_temp6, dst_temp7}; _mma.m8n8k4.row.col.f32.f32 {dst_temp0, dst_temp1, dst_temp2, dst_temp3, dst_temp4, dst_temp5, dst_temp6, dst_temp7}, {aa6, aa7}, {bb6, bb7}, {dst_temp0, dst_temp1, dst_temp2, dst_temp3, dst_temp4, dst_temp5, dst_temp6, dst_temp7}; call (dd0, dd1, dd2, dd3), __cuda_sm70_wmma_downconvert, (dst_temp0, dst_temp1, dst_temp2, dst_temp3, dst_temp4, dst_temp5, dst_temp6, dst_temp7); call (dd0, dd1, dd2, dd3), __cuda_sm70_wmma_swizzle, (dd0, dd1, dd2, dd3); st.param.v4.b32 [d], {dd0, dd1, dd2, dd3};}
