BLTDDAT	&~	000	A	ER	Blitter dest. early read (dummy address)
DMACONR	~	002	AP	R	Dma control (and blitter status) read
VPOSR	~	004	A	R	Read vert most sig. bits (and frame flop
VHPOSR	~	006	A	R	Read vert and horiz position of beam
DSKDATR	&~	008	P	ER	Disk data early read (dummy address)
JOY0DAT	~	00A	D	R	Joystick-mouse 0 data (vert,horiz)
JOT1DAT	~	00C	D	R	Joystick-mouse 1 data (vert,horiz)
CLXDAT	~	00E	D	R	Collision data reg. (read and clear)
ADKCONR	~	010	P	R	Audio,disk control register read
POT0DAT	~	012	P	R	Pot counter pair 0 data (vert,horiz)
POT1DAT	~	014	P	R	Pot counter pair 1 data (vert,horiz)
POTINP	~	016	P	R	Pot pin data read
SERDATR	~	018	P	R	Serial port data and status read
DSKBYTR	~	01A	P	R	Disk data byte and status read
INTENAR	~	01C	P	R	Interrupt enable bits read
INTREQR	~	01E	P	R	Interrupt request bits read
DSKPTH	+~	020	A	W	Disk pointer (high 5 bits)
DSKPTL	+~	022	A	W	Disk pointer (low 15 bits)
DSKLEN	~	024	P	W	Disk lentgh
DSKDAT	&~	026	P	W	Disk DMA data write
REFPTR	&~	028	A	W	Refresh pointer
VPOSW	~	02A	A	W	Write vert most sig. bits(and frame flop)
VHPOSW	~	02C	AD	W	Write vert and horiz pos of beam
COPCON	~	02E	A	W	Coprocessor control reg (CDANG)
SERDAT	~	030	P	W	Serial port data and stop bits write
SERPER	~	032	P	W	Serial port period and control
POTGO	~	034	P	W	Pot count start,pot pin drive enable data
JOYTEST	~	036	D	W	Write to all 4 joystick-mouse counters at once
STREQU	&~	038	D	S	Strobe for horiz sync with VB and EQU
STRVBL	&~	03A	D	S	Strobe for horiz sync with VB (vert blank)
STRHOR	&~	03C	DP	S	Strobe for horiz sync
STRLONG	&~	03E	D	S	Strobe for identification of long horiz line
BLTCON0	~	040	A	W	Blitter control reg 0
BLTCON1	~	042	A	W	Blitter control reg 1
BLTAFWM	~	044	A	W	Blitter first word mask for source A
BLTALWM	~	046	A	W	Blitter last word mask for source A
BLTCPTH	+~	048	A	W	Blitter pointer to source C (high 5 bits)
BLTCPTL	+~	04A	A	W	Blitter pointer to source C (low 15 bits)
BLTBPTH	+~	04C	A	W	Blitter pointer to source B (high 5 bits)
BLTBPTL	+~	04E	A	W	Blitter pointer to source B (low 15 bits)
BLTAPTH	+~	050	A	W	Blitter pointer to source A (high 5 bits)
BLTAPTL	+~	052	A	W	Blitter pointer to source A (low 15 bits)
BPTDPTH	+~	054	A	W	Blitter pointer to destnD (high 5 bits)
BLTDPTL	+~	056	A	W	Blitter pointer to destnD (low 15 bits)
BLTSIZE	~	058	A	W	Blitter start and size (win/width,height)
BLTCON0L	h~	05A	A	W	Blitter control 0 lower 8 bits (minterms)
BLTSIZV	h~	05C	A	W	Blitter V size (for 15 bit vert size)
BLTSIZH	h~	05E	A	W	Blitter H size & start (for 11 bit H size)
BLTCMOD	~	060	A	W	Blitter modulo for source C
BLTBMOD	~	062	A	W	Blitter modulo for source B
BLTAMOD	~	064	A	W	Blitter modulo for source A
BLTDMOD	~	066	A	W	Blitter modulo for destnD
(undefined)	~	068	?	?	Undefined
(Undefined)	~	06a	?	?	Undefined
(Undefined)	~	06c	?	?	Undefined
(Undefined)	~	06e	?	?	Undefined
BLTCDAT	&~	070	A	W	Blitter source C data reg
BLTBDAT	&~	072	A	W	Blitter source B data reg
BLTADAT	&~	074	A	W	Blitter source A data reg
(Undefined)	~	076	?	?	Undefined
SPRHDAT	&h	078	A	W	Ext logic UHRES sprite pointer and data identifier
(BPLHDAT)	~	07A	?	?	?????
LISAID	h~	07C	D	R	Chip revision level for Denise/Lisa
DSKSYNC	~	07E	P	W	Disk sync pattern reg for disk read
COP1LCH	+	080	A	W	Coprocessor first location reg  (high 5 bits)
COP1LCL	+	082	A	W	Coprocessor first location reg  (low 15 bits)
COP2LCH	+	084	A	W	Coprocessor second reg  (high 5 bits)
COP2LCL	+	086	A	W	Coprocessor second reg  (low 15 bits)
COPJMP1		088	A	S	Coprocessor restart at first location
COPJMP2		08A	A	S	Coprocessor restart at second location
COPINS		08C	A	W	Coprocessor inst fetch identify
DIWSTRT		08E	AD	W	Display window start  (upper left vert-hor pos)
DIWSTOP		090	AD	W	Display window stop  (lower right vert-hor pos)
DDFSTRT		092	A	W	Display bit plane data fetch start.hor pos
DDFSTOP		094	A	W	Display bit plane data fetch stop.hor pos
DMACON		096	AP	W	DMA control write (clear or set)
CLXCON		098	D	W	Collision control
INTENA		09A	P	W	Interrupt enable bits (clear or set bits)
INTREQ		09C	P	W	Interrupt request bits (clear or set bits)
ADKCON		09E	P	W	Audio,disk,UART,control
AUD0LCH	+	0A0	A	W	Audio channel 0 location (high 5 bits)
AUD0LCL	+	0A2	A	W	Audio channel 0 location (low 15 bits)
AUD0LEN		0A4	P	W	Audio channel 0 lentgh
AUD0PER		0A6	P	W	Audio channel 0 period
AUD0VOL		0A8	P	W	Audio channel 0 volume
AUD0DAT	&	0AA	P	W	Audio channel 0 data
(Undefined)		0AC	?	?	Undefined
(Undefined)		0AE	?	?	Undefined
AUD1LCH	+	0B0	A	W	Audio channel 1 location (high 5 bits)
AUD1LCL	+	0B2	A	W	Audio channel 1 location (low 15 bits)
AUD1LEN		0B4	P	W	Audio channel 1 lentgh
AUD1PER		0B6	P	W	Audio channel 1 period
AUD1VOL		0B8	P	W	Audio channel 1 volume
AUD1DAT	&	0BA	P	W	Audio channel 1 data
(Undefined)		0BC	?	?	Undefined
(Undefined)		0BE	?	?	Undefined
AUD2LCH	+	0C0	A	W	Audio channel 2 location (high 5 bits)
AUD2LCL	+	0C2	A	W	Audio channel 2 location (low 15 bits)
AUD2LEN		0C4	P	W	Audio channel 2 lentgh
AUD2PER		0C6	P	W	Audio channel 2 period
AUD2VOL		0C8	P	W	Audio channel 2 volume
AUD2DAT	&	0CA	P	W	Audio channel 2 data
(Undefined)		0CC	?	?	Undefined
(Undefined)		0CE	?	?	Undefined
AUD3LCH	+	0D0	A	W	Audio channel 3 location (high 5 bits)
AUD3LCL	+	0D2	A	W	Audio channel 3 location (low 15 bits)
AUD3LEN		0D4	P	W	Audio channel 3 lentgh
AUD3PER		0D6	P	W	Audio channel 3 period
AUD3VOL		0D8	P	W	Audio channel 3 volume
AUD3DAT	&	0DA	P	W	Audio channel 3 data
(Undefined)		0DC	?	?	Undefined
(Undefined)		0DE	?	?	Undefined
BPL1PTH	+	0E0	A	W	Bit plane pointer 1 (high 5 bits)
BPL1PTL	+	0E2	A	W	Bit plane pointer 1 (low 15 bits)
BPL2PTH	+	0E4	A	W	Bit plane pointer 2 (high 5 bits)
BPL2PTL	+	0E6	A	W	Bit plane pointer 2 (low 15 bits)
BPL3PTH	+	0E8	A	W	Bit plane pointer 3 (high 5 bits)
BPL3PTL	+	0EA	A	W	Bit plane pointer 3 (low 15 bits)
BPL4PTH	+	0EC	A	W	Bit plane pointer 4 (high 5 bits)
BPL4PTL	+	0EE	A	W	Bit plane pointer 4 (low 15 bits)
BPL5PTH	+	0F0	A	W	Bit plane pointer 5 (high 5 bits)
BPL5PTL	+	0F2	A	W	Bit plane pointer 5 (low 15 bits)
BPL6PTH	+	0F4	A	W	Bit plane pointer 6 (high 5 bits)
BPL6PTL	+	0F6	A	W	Bit plane pointer 6 (low 15 bits)
BPL7PTH	+	0F8	A	W	Bit plane pointer 7 (high 5 bits)
BPL7PTL	+	0FA	A	W	Bit plane pointer 7 (low 15 bits)
BPL8PTH	+	0FC	A	W	Bit plane pointer 8 (high 5 bits)
BPL8PTL	+	0FE	A	W	Bit plane pointer 8 (low 15 bits)
BPLCON0		100	AD	W	Bit plane control reg (misc control bits)
BPLCON1		102	D	W	Bit plane control reg (scroll val PF1,PF2)
BPLCON2		104	D	W	Bit plane control reg (priority control)
BPLCON3		106	D	W	Bit plane control reg (enhanced features)
BPL1MOD		108	A	W	Bit plane modulo (odd planes,or active- fetch lines if bitplane scan-doubling is enabled
BPL2MOD		10A	A	W	Bit plane modulo (even planes or inactive- fetch lines if bitplane scan-doubling is enabled
BPLCON4	p	10C	D	W	Bit plane control reg (bitplane and sprite masks)
CLXCON2	p	10e	D	W	Extended collision control reg
BPL1DAT	&	110	D	W	Bit plane 1 data (parallel to serial con-vert)
BPL2DAT	&	112	D	W	Bit plane 2 data (parallel to serial con-vert)
BPL3DAT	&	114	D	W	Bit plane 3 data (parallel to serial con-vert)
BPL4DAT	&	116	D	W	Bit plane 4 data (parallel to serial con-vert)
BPL5DAT	&	118	D	W	Bit plane 5 data (parallel to serial con-vert)
BPL6DAT	&	11a	D	W	Bit plane 6 data (parallel to serial con-vert)
BPL7DAT	&p	11c	D	W	Bit plane 7 data (parallel to serial con-vert)
BPL8DAT	&p	11e	D	W	Bit plane 8 data (parallel to serial con-vert)
SPR0PTH	+	120	A	W	Sprite 0 pointer (high 5 bits)
SPR0PTL	+	122	A	W	Sprite 0 pointer (low 15 bits)
SPR1PTH	+	124	A	W	Sprite 1 pointer (high 5 bits)
SPR1PTL	+	126	A	W	Sprite 1 pointer (low 15 bits)
SPR2PTH	+	128	A	W	Sprite 2 pointer (high 5 bits)
SPR2PTL	+	12A	A	W	Sprite 2 pointer (low 15 bits)
SPR3PTH	+	12C	A	W	Sprite 3 pointer (high 5 bits)
SPR3PTL	+	12E	A	W	Sprite 3 pointer (low 15 bits)
SPR4PTH	+	130	A	W	Sprite 4 pointer (high 5 bits)
SPR4PTL	+	132	A	W	Sprite 4 pointer (low 15 bits)
SPR5PTH	+	134	A	W	Sprite 5 pointer (high 5 bits)
SPR5PTL	+	136	A	W	Sprite 5 pointer (low 15 bits)
SPR6PTH	+	138	A	W	Sprite 6 pointer (high 5 bits)
SPR6PTL	+	13A	A	W	Sprite 6 pointer (low 15 bits)
SPR7PTH	+	13C	A	W	Sprite 7 pointer (high 5 bits)
SPR7PTL	+	13E	A	W	Sprite 7 pointer (low 15 bits)
SPR0POS	%	140	AD	W	Sprite 0 vert-horiz start pos data
SPR0CTL	%	142	AD	W	Sprite 0 position and control data
SPR0DATA	%	144	D	W	Sprite 0 image data register A
SPR0DATB	%	146	D	W	Sprite 0 image data register B
SPR1POS	%	148	AD	W	Sprite 1 vert-horiz start pos data
SPR1CTL	%	14A	AD	W	Sprite 1 position and control data
SPR1DATA	%	14C	D	W	Sprite 1 image data register A
SPR1DATB	%	14E	D	W	Sprite 1 image data register B
SPR2POS	%	150	AD	W	Sprite 2 vert-horiz start pos data
SPR2CTL	%	152	AD	W	Sprite 2 position and control data
SPR2DATA	%	154	D	W	Sprite 2 image data register A
SPR2DATB	%	156	D	W	Sprite 2 image data register B
SPR3POS	%	158	AD	W	Sprite 3 vert-horiz start pos data
SPR3CTL	%	15A	AD	W	Sprite 3 position and control data
SPR3DATA	%	15C	D	W	Sprite 3 image data register A
SPR3DATB	%	15E	D	W	Sprite 3 image data register B
SPR4POS	%	160	AD	W	Sprite 4 vert-horiz start pos data
SPR4CTL	%	162	AD	W	Sprite 4 position and control data
SPR4DATA	%	164	D	W	Sprite 4 image data register A
SPR4DATB	%	166	D	W	Sprite 4 image data register B
SPR5POS	%	168	AD	W	Sprite 5 vert-horiz start pos data
SPR5CTL	%	16A	AD	W	Sprite 5 position and control data
SPR5DATA	%	16C	D	W	Sprite 5 image data register A
SPR5DATB	%	16E	D	W	Sprite 5 image data register B
SPR6POS	%	170	AD	W	Sprite 6 vert-horiz start pos data
SPR6CTL	%	172	AD	W	Sprite 6 position and control data
SPR6DATA	%	174	D	W	Sprite 6 image data register A
SPR6DATB	%	176	D	W	Sprite 6 image data register B
SPR7POS	%	178	AD	W	Sprite 7 vert-horiz start pos data
SPR7CTL	%	17A	AD	W	Sprite 7 position and control data
SPR7DATA	%	17C	D	W	Sprite 7 image data register A
SPR7DATB	%	17E	D	W	Sprite 7 image data register B
COLOR00		180	D	W	Color table 00
COLOR01		182	D	W	Color table 01
COLOR02		184	D	W	Color table 02
COLOR03		186	D	W	Color table 03
COLOR04		188	D	W	Color table 04
COLOR05		18A	D	W	Color table 05
COLOR06		18C	D	W	Color table 06
COLOR07		18E	D	W	Color table 07
COLOR08		190	D	W	Color table 08
COLOR09		192	D	W	Color table 09
COLOR10		194	D	W	Color table 10
COLOR11		196	D	W	Color table 11
COLOR12		198	D	W	Color table 12
COLOR13		19A	D	W	Color table 13
COLOR14		19C	D	W	Color table 14
COLOR15		19E	D	W	Color table 15
COLOR16		1A0	D	W	Color table 16
COLOR17		1A2	D	W	Color table 17
COLOR18		1A4	D	W	Color table 18
COLOR19		1A6	D	W	Color table 19
COLOR20		1A8	D	W	Color table 20
COLOR21		1AA	D	W	Color table 21
COLOR22		1AC	D	W	Color table 22
COLOR23		1AE	D	W	Color table 23
COLOR24		1B0	D	W	Color table 24
COLOR25		1B2	D	W	Color table 25
COLOR26		1B4	D	W	Color table 26
COLOR27		1B6	D	W	Color table 27
COLOR28		1B8	D	W	Color table 28
COLOR29		1BA	D	W	Color table 29
COLOR30		1BC	D	W	Color table 30
COLOR31		1BE	D	W	Color table 31
HTOTAL	h	1C0	A	W	Highest number count in horiz line (VARBEAMEN = 1)
HSSTOP	h	1C2	A	W	Horiz line pos for HSYNC stop
HBSTRT	h	1C4	AD	W	Horiz line pos for HBLANK start
HBSTOP	h	1C6	AD	W	Horiz line pos for HBLANK stop
VTOTAL	h	1C8	A	W	Highest numbered vertical line (VARBEAMEN = 1)
VSSTOP	h	1CA	A	W	Vert line for VBLANK start
VBSTRT	h	1CC	A	W	Vert line for VBLANK start
VBSTOP	h	1CE	A	W	Vert line for VBLANK stop
SPRHSTRT	h	1D0	A	W	UHRES sprite vertical start
SPRHSTOP	h	1D2	A	W	UHRES sprite vertical stop
BPLHSTRT	h	1D4	A	W	UHRES bit plane vertical stop
BPLHSTOP	h	1D6	A	W	UHRES bit plane vertical stop
HHPOSW	h	1D8	A	W	DUAL mode hires H beam counter write
HHPOSR	h	1DA	A	R	DUAL mode hires H beam counter read
BEAMCON0	h	1DC	A	W	Beam counter control register (SHRES,UHRES,PAL)
HSSTRT	h	1DE	A	W	Horizontal sync start (VARHSY)
VSSTRT	h	1E0	A	W	Vertical sync start (VARVSY)
HCENTER	h	1E2	A	W	Horizontal pos for vsync on interlace
DIWHIGH	h	1E4	AD	W	Display window upper bits for start/stop
BPLHMOD	h	1E6	A	W	UHRES bit plane modulo
SPRHPTH	+h	1E8	A	W	UHRES sprite pointer (high 5 bits)
SPRHPTL	+h	1EA	A	W	UHRES sprite pointer (low 15 bits)
BPLHPTH	+h	1EC	A	W	VRam (UHRES) bitplane pointer (hi 5 bits)
BPLHPTL	+h	1EE	A	W	VRam (UHRES) bitplane pointer (lo 15 bits)
(Undefined)		1F0	?	?	Undefined
(Undefined)		1F2	?	?	Undefined
(Undefined)		1F4	?	?	Undefined
(Undefined)		1F6	?	?	Undefined
(Undefined)		1F8	?	?	Undefined
(Undefined)		1FA	?	?	Undefined
FMODE	p	1FC	AD	W	Fetch mode register
NO-OP(NULL)		1FE	?	?	Can also indicate last 2 or 3 refresh
