{"Source Block": ["oh/elink/dv/dv_elink.v@49:59@HdlIdDef", "   wire\t\t\telink0_elink_en;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_full;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_pll;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@47:57", "   wire [11:0]\t\telink0_e_chipid;\t// From elink0 of elink.v\n   wire\t\t\telink0_e_resetb;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_elink_en;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_full;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_pll;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@81:91", "   wire\t\t\telink1_elink_en;\t// From elink1 of elink.v\n   wire\t\t\telink1_mailbox_full;\t// From elink1 of elink.v\n   wire\t\t\telink1_mailbox_not_empty;// From elink1 of elink.v\n   wire\t\t\telink1_reset;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk_pll;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dv_elink.v@82:92", "   wire\t\t\telink1_mailbox_full;\t// From elink1 of elink.v\n   wire\t\t\telink1_mailbox_not_empty;// From elink1 of elink.v\n   wire\t\t\telink1_reset;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk_pll;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxrd_access;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dv_elink.v@78:88", "   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire [11:0]\t\telink1_e_chipid;\t// From elink1 of elink.v\n   wire\t\t\telink1_e_resetb;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_elink_en;\t// From elink1 of elink.v\n   wire\t\t\telink1_mailbox_full;\t// From elink1 of elink.v\n   wire\t\t\telink1_mailbox_not_empty;// From elink1 of elink.v\n   wire\t\t\telink1_reset;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk_pll;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dv_elink.v@54:64", "   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_pll;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrd_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrd_packet;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxwr_access;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@52:62", "   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_pll;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrd_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrd_packet;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@51:61", "   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_pll;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrd_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrd_packet;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@79:89", "   wire [11:0]\t\telink1_e_chipid;\t// From elink1 of elink.v\n   wire\t\t\telink1_e_resetb;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_elink_en;\t// From elink1 of elink.v\n   wire\t\t\telink1_mailbox_full;\t// From elink1 of elink.v\n   wire\t\t\telink1_mailbox_not_empty;// From elink1 of elink.v\n   wire\t\t\telink1_reset;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk_pll;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dv_elink.v@80:90", "   wire\t\t\telink1_e_resetb;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_elink_en;\t// From elink1 of elink.v\n   wire\t\t\telink1_mailbox_full;\t// From elink1 of elink.v\n   wire\t\t\telink1_mailbox_not_empty;// From elink1 of elink.v\n   wire\t\t\telink1_reset;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk_pll;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dv_elink.v@44:54", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [11:0]\t\te_chipid;\t\t// From elink2 of axi_elink.v\n   wire [11:0]\t\telink0_e_chipid;\t// From elink0 of elink.v\n   wire\t\t\telink0_e_resetb;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_elink_en;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_full;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n"], ["oh/elink/dv/dv_elink.v@45:55", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [11:0]\t\te_chipid;\t\t// From elink2 of axi_elink.v\n   wire [11:0]\t\telink0_e_chipid;\t// From elink0 of elink.v\n   wire\t\t\telink0_e_resetb;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_elink_en;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_full;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_pll;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@83:93", "   wire\t\t\telink1_mailbox_not_empty;// From elink1 of elink.v\n   wire\t\t\telink1_reset;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk;\t\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk_div4;\t// From elink1_eclocks of eclocks.v\n   wire\t\t\telink1_rx_lclk_pll;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxrd_access;\t// From elink1 of elink.v\n   wire [PW-1:0]\telink1_rxrd_packet;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dv_elink.v@53:63", "   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_pll;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrd_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrd_packet;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@50:60", "   wire\t\t\telink0_mailbox_full;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_pll;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrd_access;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@48:58", "   wire\t\t\telink0_e_resetb;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_elink_en;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_full;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_pll;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dv_elink.v@46:56", "   wire [11:0]\t\te_chipid;\t\t// From elink2 of axi_elink.v\n   wire [11:0]\t\telink0_e_chipid;\t// From elink0 of elink.v\n   wire\t\t\telink0_e_resetb;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_elink_en;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_full;\t// From elink0 of elink.v\n   wire\t\t\telink0_mailbox_not_empty;// From elink0 of elink.v\n   wire\t\t\telink0_reset;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk;\t\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n   wire\t\t\telink0_rx_lclk_pll;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n"]], "Diff Content": {"Delete": [[54, "   wire\t\t\telink0_rx_lclk_div4;\t// From elink0_eclocks of eclocks.v\n"]], "Add": []}}