Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:/SoC2024/Lab2/TAREA1/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to D:/SoC2024/Lab2/TAREA1/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: reg_file.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "reg_file.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "reg_file"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : reg_file
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : reg_file.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/SoC2024/Lab2/SRC/REG_FILE.vhd" in Library work.
Entity <reg_file> compiled.
Entity <reg_file> (Architecture <ff>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <reg_file> in library <work> (architecture <ff>) with generics.
	B = 9
	W = 8


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <reg_file> in library <work> (Architecture <ff>).
	B = 9
	W = 8
Entity <reg_file> analyzed. Unit <reg_file> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <reg_file>.
    Related source file is "D:/SoC2024/Lab2/SRC/REG_FILE.vhd".
    Found 8-bit 512-to-1 multiplexer for signal <r_data>.
    Found 4096-bit register for signal <array_reg>.
INFO:Xst:738 - HDL ADVISOR - 4096 flip-flops were inferred for signal <array_reg>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 4096 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <reg_file> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 512
 8-bit register                                        : 512
# Multiplexers                                         : 1
 8-bit 512-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 4096
 Flip-Flops                                            : 4096
# Multiplexers                                         : 1
 8-bit 512-to-1 multiplexer                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <reg_file> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block reg_file, actual ratio is 73.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4096
 Flip-Flops                                            : 4096

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : reg_file.ngr
Top Level Output File Name         : reg_file
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 37

Cell Usage :
# BELS                             : 4670
#      BUF                         : 23
#      GND                         : 1
#      LUT2                        : 133
#      LUT3                        : 2115
#      LUT4                        : 420
#      MUXF5                       : 1058
#      MUXF6                       : 528
#      MUXF7                       : 264
#      MUXF8                       : 128
# FlipFlops/Latches                : 4096
#      FDRE                        : 4096
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 28
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     3413  out of   4656    73%  
 Number of Slice Flip Flops:           4096  out of   9312    43%  
 Number of 4 input LUTs:               2668  out of   9312    28%  
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of    232    15%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 4096  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 7.984ns
   Maximum output required time after clock: 9.936ns
   Maximum combinational path delay: 13.706ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 49152 / 12288
-------------------------------------------------------------------------
Offset:              7.984ns (Levels of Logic = 4)
  Source:            w_addr<2> (PAD)
  Destination:       array_reg_10_0 (FF)
  Destination Clock: clk rising

  Data Path: w_addr<2> to array_reg_10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           387   1.218   1.453  w_addr_2_IBUF (w_addr_2_IBUF)
     LUT2:I1->O            2   0.704   0.451  array_reg_104_not00012_SW0 (N74)
     LUT4:I3->O           32   0.704   1.437  array_reg_104_not00012 (N38)
     LUT2:I0->O            8   0.704   0.757  array_reg_9_not00011 (array_reg_9_not0001)
     FDRE:CE                   0.555          array_reg_9_0
    ----------------------------------------
    Total                      7.984ns (3.885ns logic, 4.099ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4096 / 8
-------------------------------------------------------------------------
Offset:              9.936ns (Levels of Logic = 10)
  Source:            array_reg_0_7 (FF)
  Destination:       r_data<7> (PAD)
  Source Clock:      clk rising

  Data Path: array_reg_0_7 to r_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.499  array_reg_0_7 (array_reg_0_7)
     LUT3:I1->O            1   0.704   0.000  Mmux_r_data_1959 (Mmux_r_data_1959)
     MUXF5:I0->O           1   0.321   0.000  Mmux_r_data_17_f5_51 (Mmux_r_data_17_f552)
     MUXF6:I0->O           1   0.521   0.000  Mmux_r_data_15_f6_44 (Mmux_r_data_15_f645)
     MUXF7:I0->O           1   0.521   0.000  Mmux_r_data_13_f7_37 (Mmux_r_data_13_f738)
     MUXF8:I0->O           1   0.521   0.499  Mmux_r_data_11_f8_30 (Mmux_r_data_11_f831)
     LUT3:I1->O            1   0.704   0.000  Mmux_r_data_87 (Mmux_r_data_87)
     MUXF5:I0->O           1   0.321   0.000  Mmux_r_data_6_f5_6 (Mmux_r_data_6_f57)
     MUXF6:I0->O           1   0.521   0.000  Mmux_r_data_4_f6_6 (Mmux_r_data_4_f67)
     MUXF7:I0->O           1   0.521   0.420  Mmux_r_data_2_f7_6 (r_data_7_OBUF)
     OBUF:I->O                 3.272          r_data_7_OBUF (r_data<7>)
    ----------------------------------------
    Total                      9.936ns (8.518ns logic, 1.418ns route)
                                       (85.7% logic, 14.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4088 / 8
-------------------------------------------------------------------------
Delay:               13.706ns (Levels of Logic = 12)
  Source:            r_addr<0> (PAD)
  Destination:       r_data<7> (PAD)

  Data Path: r_addr<0> to r_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           410   1.218   1.382  r_addr_0_IBUF (r_addr_0_IBUF)
     BUF:I->O            410   0.704   1.557  r_addr_0_IBUF_1 (r_addr_0_IBUF_1)
     LUT3:I0->O            1   0.704   0.000  Mmux_r_data_1959 (Mmux_r_data_1959)
     MUXF5:I0->O           1   0.321   0.000  Mmux_r_data_17_f5_51 (Mmux_r_data_17_f552)
     MUXF6:I0->O           1   0.521   0.000  Mmux_r_data_15_f6_44 (Mmux_r_data_15_f645)
     MUXF7:I0->O           1   0.521   0.000  Mmux_r_data_13_f7_37 (Mmux_r_data_13_f738)
     MUXF8:I0->O           1   0.521   0.499  Mmux_r_data_11_f8_30 (Mmux_r_data_11_f831)
     LUT3:I1->O            1   0.704   0.000  Mmux_r_data_87 (Mmux_r_data_87)
     MUXF5:I0->O           1   0.321   0.000  Mmux_r_data_6_f5_6 (Mmux_r_data_6_f57)
     MUXF6:I0->O           1   0.521   0.000  Mmux_r_data_4_f6_6 (Mmux_r_data_4_f67)
     MUXF7:I0->O           1   0.521   0.420  Mmux_r_data_2_f7_6 (r_data_7_OBUF)
     OBUF:I->O                 3.272          r_data_7_OBUF (r_data<7>)
    ----------------------------------------
    Total                     13.706ns (9.849ns logic, 3.857ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 27.50 secs
 
--> 

Total memory usage is 227548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

