// Seed: 1530192724
module module_0;
  assign id_1 = id_1;
  wand id_2;
  assign id_1 = id_1 && id_2 <-> id_2;
  wire id_3;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input wand id_2
    , id_14,
    input wire id_3,
    input wand id_4,
    output tri id_5,
    input uwire id_6,
    output uwire id_7,
    input supply1 id_8,
    output supply1 id_9,
    input tri id_10,
    output uwire id_11,
    input tri0 id_12
);
  assign id_7 = id_14;
  module_0();
endmodule
