;redcode
;assert 1
	SPL -0, #723
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN @12, #200
	DJN -7, #-120
	DJN -7, #-120
	MOV 12, @0
	MOV <-967, -120
	MOV <-967, -120
	MOV 2, @0
	MOV 2, @0
	JMZ 12, #0
	CMP -207, <-126
	ADD 270, 60
	MOV -7, <-20
	JMP 45
	JMP 45
	SUB @-797, -136
	JMP 45
	SLT 0, 0
	JMP @12, #-200
	JMP 12, #6
	CMP 10, 2
	CMP 12, @6
	CMP 10, 2
	MOV 12, @0
	JMP 900, 1
	MOV 12, @0
	SUB 1, 0
	SUB 0, -0
	JMN <127, 106
	SUB 0, 1
	MOV <-967, -120
	SUB 500, 0
	SUB #72, @201
	MOV -7, <-20
	JMN 500, 0
	JMN 500, 0
	SLT 0, -0
	MOV 12, @0
	JMP 12, #0
	CMP -207, <-126
	CMP -207, <-126
	CMP -207, <-126
	CMP -207, <-126
	MOV -1, <-20
	MOV -1, <-20
	MOV 0, 753
	SPL 0, <753
	CMP -207, <-126
