Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: Lab4Part1TopLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab4Part1TopLevel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab4Part1TopLevel"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Lab4Part1TopLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/Refreshing7Seg.v" into library work
Parsing module <Refreshing7Seg>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/DisplayMux.v" into library work
Parsing module <DisplayMux>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/DelayLoop.v" into library work
Parsing module <DelayLoop>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab4-Part2-RAMwithHyperTerminalDisplay/DebouncerWithoutLatch.v" into library work
Parsing module <DebouncerWithoutLatch>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab4-Part2-RAMwithHyperTerminalDisplay/ClockedOneShot.v" into library work
Parsing module <ClockedOneShot>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/SplitDigits.v" into library work
Parsing module <SplitDigits>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/SevenSegDriver.v" into library work
Parsing module <SevenSegDriver>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/ScrollTimer.v" into library work
Parsing module <ScrollTimer>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/RAM40x7bits.v" into library work
Parsing module <RAM40x7bits>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/OverallController.v" into library work
Parsing module <OverallController>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/ipcore_dir/Clock35MHz.v" into library work
Parsing module <Clock35MHz>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/DataController.v" into library work
Parsing module <DataController>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/BCDto7Segment.v" into library work
Parsing module <BCDto7Segment>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/AddressManager.v" into library work
Parsing module <AddressManager>.
Analyzing Verilog file "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/Lab4Part1TopLevel.v" into library work
Parsing module <Lab4Part1TopLevel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Lab4Part1TopLevel>.

Elaborating module <Clock35MHz>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=20,CLKFX_MULTIPLY=7,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/ipcore_dir/Clock35MHz.v" Line 129: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <DebouncerWithoutLatch>.

Elaborating module <DelayLoop>.

Elaborating module <ClockedOneShot>.

Elaborating module <DataController>.
WARNING:HDLCompiler:413 - "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/DataController.v" Line 13: Result of 32-bit expression is truncated to fit in 7-bit target.

Elaborating module <OverallController>.

Elaborating module <RAM40x7bits>.

Elaborating module <ScrollTimer>.
WARNING:HDLCompiler:413 - "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/ScrollTimer.v" Line 19: Result of 26-bit expression is truncated to fit in 25-bit target.

Elaborating module <SplitDigits>.

Elaborating module <BCDto7Segment>.

Elaborating module <AddressManager>.
WARNING:HDLCompiler:413 - "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/AddressManager.v" Line 16: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <SevenSegDriver>.

Elaborating module <DisplayMux>.

Elaborating module <Refreshing7Seg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Lab4Part1TopLevel>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/Lab4Part1TopLevel.v".
    Summary:
	no macro.
Unit <Lab4Part1TopLevel> synthesized.

Synthesizing Unit <Clock35MHz>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/ipcore_dir/Clock35MHz.v".
    Summary:
	no macro.
Unit <Clock35MHz> synthesized.

Synthesizing Unit <DebouncerWithoutLatch>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab4-Part2-RAMwithHyperTerminalDisplay/DebouncerWithoutLatch.v".
        State0 = 0
        State1 = 1
        State2 = 2
        State3 = 3
    Found 1-bit register for signal <DebouncedOuput>.
    Found 1-bit register for signal <ClearTimer>.
    Found 2-bit register for signal <State>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CLOCK (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <DebouncerWithoutLatch> synthesized.

Synthesizing Unit <DelayLoop>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/DelayLoop.v".
        Divider = 500000
        NumberOfBits = 19
    Found 19-bit register for signal <count>.
    Found 19-bit adder for signal <count[18]_GND_7_o_add_4_OUT> created at line 21.
    Found 19-bit comparator lessequal for signal <n0002> created at line 20
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <DelayLoop> synthesized.

Synthesizing Unit <ClockedOneShot>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab4-Part2-RAMwithHyperTerminalDisplay/ClockedOneShot.v".
        State0 = 0
        State1 = 1
        State2 = 2
        State3 = 3
    Found 2-bit register for signal <State>.
    Found finite state machine <FSM_1> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | CLOCK (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <ClockedOneShot> synthesized.

Synthesizing Unit <DataController>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/DataController.v".
    Found 8-bit adder for signal <n0011[7:0]> created at line 13.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <DataController> synthesized.

Synthesizing Unit <OverallController>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/OverallController.v".
        InitialState = 2'b00
        LoadState = 2'b01
        ReadState = 2'b10
        IncrementState = 2'b11
    Found 3-bit register for signal <State>.
WARNING:Xst:737 - Found 1-bit latch for signal <WriteOrRead>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <AddOne>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred   1 Multiplexer(s).
Unit <OverallController> synthesized.

Synthesizing Unit <RAM40x7bits>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/RAM40x7bits.v".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <Data>, simulation mismatch.
    Found 40x7-bit single-port RAM <Mram_Data> for signal <Data>.
    Summary:
	inferred   1 RAM(s).
Unit <RAM40x7bits> synthesized.

Synthesizing Unit <ScrollTimer>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/ScrollTimer.v".
        CLOCK_CYCLES = 17500000
    Found 1-bit register for signal <PulseOutput>.
    Found 25-bit register for signal <counter>.
    Found 25-bit adder for signal <counter[24]_GND_14_o_add_4_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ScrollTimer> synthesized.

Synthesizing Unit <SplitDigits>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/SplitDigits.v".
    Summary:
	no macro.
Unit <SplitDigits> synthesized.

Synthesizing Unit <div_7u_7u>.
    Related source file is "".
    Found 14-bit adder for signal <GND_16_o_b[6]_add_1_OUT> created at line 0.
    Found 13-bit adder for signal <GND_16_o_b[6]_add_3_OUT> created at line 0.
    Found 12-bit adder for signal <GND_16_o_b[6]_add_5_OUT> created at line 0.
    Found 11-bit adder for signal <GND_16_o_b[6]_add_7_OUT> created at line 0.
    Found 10-bit adder for signal <GND_16_o_b[6]_add_9_OUT> created at line 0.
    Found 9-bit adder for signal <GND_16_o_b[6]_add_11_OUT> created at line 0.
    Found 8-bit adder for signal <GND_16_o_b[6]_add_13_OUT> created at line 0.
    Found 14-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  43 Multiplexer(s).
Unit <div_7u_7u> synthesized.

Synthesizing Unit <mod_7u_4u>.
    Related source file is "".
    Found 11-bit adder for signal <n0201> created at line 0.
    Found 11-bit adder for signal <GND_17_o_b[3]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <n0205> created at line 0.
    Found 10-bit adder for signal <GND_17_o_b[3]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <n0209> created at line 0.
    Found 9-bit adder for signal <GND_17_o_b[3]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <n0213> created at line 0.
    Found 8-bit adder for signal <GND_17_o_b[3]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <n0217> created at line 0.
    Found 7-bit adder for signal <a[6]_b[3]_add_9_OUT> created at line 0.
    Found 7-bit adder for signal <n0221> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_17_o_add_11_OUT> created at line 0.
    Found 7-bit adder for signal <n0225> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_17_o_add_13_OUT> created at line 0.
    Found 7-bit adder for signal <n0229> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_17_o_add_15_OUT> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  50 Multiplexer(s).
Unit <mod_7u_4u> synthesized.

Synthesizing Unit <div_7u_4u>.
    Related source file is "".
    Found 11-bit adder for signal <GND_18_o_b[3]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <GND_18_o_b[3]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <GND_18_o_b[3]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <GND_18_o_b[3]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <a[6]_b[3]_add_9_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_18_o_add_11_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_18_o_add_13_OUT[6:0]> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <div_7u_4u> synthesized.

Synthesizing Unit <BCDto7Segment>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/BCDto7Segment.v".
    Found 16x8-bit Read Only RAM for signal <SEGMENTS>
    Summary:
	inferred   1 RAM(s).
Unit <BCDto7Segment> synthesized.

Synthesizing Unit <AddressManager>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/AddressManager.v".
    Found 6-bit register for signal <Address>.
    Found 6-bit adder for signal <Address[5]_GND_20_o_add_5_OUT> created at line 16.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <AddressManager> synthesized.

Synthesizing Unit <SevenSegDriver>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/SevenSegDriver.v".
    Summary:
	no macro.
Unit <SevenSegDriver> synthesized.

Synthesizing Unit <DisplayMux>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/DisplayMux.v".
    Found 8-bit register for signal <Digit2>.
    Found 8-bit register for signal <Digit1>.
    Found 8-bit register for signal <Digit0>.
    Found 8-bit register for signal <Digit3>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <DisplayMux> synthesized.

Synthesizing Unit <Refreshing7Seg>.
    Related source file is "/home/a/workspace/Digital-Systems/Lab4-Part1-40x7bit-RAM/Refreshing7Seg.v".
        Bits = 4
        Divider = 10000
        NumberOfBits = 22
    Found 23-bit register for signal <count>.
    Found 2-bit register for signal <Q>.
    Found 2-bit adder for signal <Q[1]_GND_23_o_add_3_OUT> created at line 20.
    Found 23-bit adder for signal <count[22]_GND_23_o_add_11_OUT> created at line 34.
    Found 4x4-bit Read Only RAM for signal <Transistors>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Refreshing7Seg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x8-bit single-port Read Only RAM                    : 4
 40x7-bit single-port RAM                              : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 69
 10-bit adder                                          : 8
 11-bit adder                                          : 8
 12-bit adder                                          : 1
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 19-bit adder                                          : 2
 2-bit adder                                           : 1
 23-bit adder                                          : 1
 25-bit adder                                          : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 27
 8-bit adder                                           : 9
 9-bit adder                                           : 8
# Registers                                            : 16
 1-bit register                                        : 5
 19-bit register                                       : 2
 2-bit register                                        : 1
 23-bit register                                       : 1
 25-bit register                                       : 1
 3-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 4
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 42
 10-bit comparator lessequal                           : 5
 11-bit comparator lessequal                           : 5
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 2
 7-bit comparator lessequal                            : 17
 8-bit comparator lessequal                            : 5
 9-bit comparator lessequal                            : 5
# Multiplexers                                         : 231
 1-bit 2-to-1 multiplexer                              : 217
 19-bit 2-to-1 multiplexer                             : 2
 23-bit 2-to-1 multiplexer                             : 1
 25-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AddressManager>.
The following registers are absorbed into counter <Address>: 1 register on signal <Address>.
Unit <AddressManager> synthesized (advanced).

Synthesizing (advanced) Unit <BCDto7Segment>.
INFO:Xst:3231 - The small RAM <Mram_SEGMENTS> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCDnumber>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SEGMENTS>      |          |
    -----------------------------------------------------------------------
Unit <BCDto7Segment> synthesized (advanced).

Synthesizing (advanced) Unit <DelayLoop>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <DelayLoop> synthesized (advanced).

Synthesizing (advanced) Unit <RAM40x7bits>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 7-bit                     |          |
    |     clkA           | connected to signal <Clock>         | rise     |
    |     weA            | connected to signal <WriteEnabled>  | high     |
    |     addrA          | connected to signal <Address>       |          |
    |     diA            | connected to signal <Din>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM40x7bits> synthesized (advanced).

Synthesizing (advanced) Unit <Refreshing7Seg>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Transistors> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Q>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Transistors>   |          |
    -----------------------------------------------------------------------
Unit <Refreshing7Seg> synthesized (advanced).

Synthesizing (advanced) Unit <ScrollTimer>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <ScrollTimer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x8-bit single-port distributed Read Only RAM        : 4
 40x7-bit single-port distributed RAM                  : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 39
 4-bit adder carry in                                  : 3
 7-bit adder                                           : 14
 7-bit adder carry in                                  : 21
 8-bit adder                                           : 1
# Counters                                             : 6
 19-bit up counter                                     : 2
 2-bit up counter                                      : 1
 23-bit up counter                                     : 1
 25-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 40
 Flip-Flops                                            : 40
# Comparators                                          : 42
 10-bit comparator lessequal                           : 5
 11-bit comparator lessequal                           : 5
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 2
 7-bit comparator lessequal                            : 17
 8-bit comparator lessequal                            : 5
 9-bit comparator lessequal                            : 5
# Multiplexers                                         : 225
 1-bit 2-to-1 multiplexer                              : 217
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 3
 7-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <State_2> has a constant value of 0 in block <OverallController>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <State[1:2]> with gray encoding.
Optimizing FSM <FSM_0> on signal <State[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <State[1:3]> with one-hot encoding.
Optimizing FSM <FSM_1> on signal <State[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 11    | 100
-------------------

Optimizing unit <Lab4Part1TopLevel> ...

Optimizing unit <OverallController> ...
WARNING:Xst:1294 - Latch <WriteOrRead> is equivalent to a wire in block <OverallController>.
WARNING:Xst:1294 - Latch <AddOne> is equivalent to a wire in block <OverallController>.

Optimizing unit <DisplayMux> ...

Optimizing unit <mod_7u_4u> ...
WARNING:Xst:1710 - FF/Latch <SevenSegUnit/DisplayInput/Digit2_2> (without init value) has a constant value of 0 in block <Lab4Part1TopLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SevenSegUnit/DisplayInput/Digit2_1> (without init value) has a constant value of 0 in block <Lab4Part1TopLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SevenSegUnit/DisplayInput/Digit3_5> (without init value) has a constant value of 0 in block <Lab4Part1TopLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SevenSegUnit/DisplayInput/Digit3_4> (without init value) has a constant value of 0 in block <Lab4Part1TopLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SevenSegUnit/DisplayInput/Digit3_3> (without init value) has a constant value of 0 in block <Lab4Part1TopLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SevenSegUnit/DisplayInput/Digit3_2> (without init value) has a constant value of 0 in block <Lab4Part1TopLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SevenSegUnit/DisplayInput/Digit3_1> (without init value) has a constant value of 0 in block <Lab4Part1TopLevel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SevenSegUnit/DisplayInput/Digit3_0> (without init value) has a constant value of 0 in block <Lab4Part1TopLevel>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <SevenSegUnit/DisplayInput/Digit2_5> in Unit <Lab4Part1TopLevel> is equivalent to the following 3 FFs/Latches, which will be removed : <SevenSegUnit/DisplayInput/Digit2_4> <SevenSegUnit/DisplayInput/Digit2_3> <SevenSegUnit/DisplayInput/Digit2_0> 
INFO:Xst:2261 - The FF/Latch <SevenSegUnit/DisplayInput/Digit0_7> in Unit <Lab4Part1TopLevel> is equivalent to the following 2 FFs/Latches, which will be removed : <SevenSegUnit/DisplayInput/Digit1_7> <SevenSegUnit/DisplayInput/Digit2_7> 
INFO:Xst:2261 - The FF/Latch <SevenSegUnit/DisplayInput/Digit2_6> in Unit <Lab4Part1TopLevel> is equivalent to the following 2 FFs/Latches, which will be removed : <SevenSegUnit/DisplayInput/Digit3_7> <SevenSegUnit/DisplayInput/Digit3_6> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Lab4Part1TopLevel, actual ratio is 2.
INFO:Xst:2260 - The FF/Latch <SevenSegUnit/DisplayInput/Digit0_7> in Unit <Lab4Part1TopLevel> is equivalent to the following FF/Latch : <SevenSegUnit/DisplayInput/Digit2_6> 
INFO:Xst:2261 - The FF/Latch <SevenSegUnit/DisplayInput/Digit0_7> in Unit <Lab4Part1TopLevel> is equivalent to the following FF/Latch, which will be removed : <SevenSegUnit/DisplayInput/Digit2_6> 
FlipFlop SevenSegUnit/DisplayInput/Digit0_7 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 126
 Flip-Flops                                            : 126

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Lab4Part1TopLevel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 405
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 46
#      LUT2                        : 43
#      LUT3                        : 6
#      LUT4                        : 13
#      LUT5                        : 12
#      LUT6                        : 102
#      MUXCY                       : 82
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 86
# FlipFlops/Latches                : 126
#      FD                          : 57
#      FDC                         : 2
#      FDR                         : 57
#      FDRE                        : 8
#      FDS                         : 2
# RAMS                             : 11
#      RAM64X1S                    : 11
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 32
#      IBUF                        : 12
#      IBUFG                       : 1
#      OBUF                        : 19
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             125  out of  18224     0%  
 Number of Slice LUTs:                  239  out of   9112     2%  
    Number used as Logic:               228  out of   9112     2%  
    Number used as Memory:               11  out of   2176     0%  
       Number used as RAM:               11

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    240
   Number with an unused Flip Flop:     115  out of    240    47%  
   Number with an unused LUT:             1  out of    240     0%  
   Number of fully used LUT-FF pairs:   124  out of    240    51%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ClockIn                            | DCM_SP:CLKFX           | 137   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.471ns (Maximum Frequency: 679.803MHz)
   Minimum input arrival time before clock: 5.902ns
   Maximum output required time after clock: 5.985ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClockIn'
  Clock period: 1.471ns (frequency: 679.803MHz)
  Total number of paths / destination ports: 9133 / 258
-------------------------------------------------------------------------
Delay:               4.203ns (Levels of Logic = 21)
  Source:            IncrementAddressDebouncer/Timer/count_8 (FF)
  Destination:       IncrementAddressDebouncer/Timer/count_18 (FF)
  Source Clock:      ClockIn rising 0.3X
  Destination Clock: ClockIn rising 0.3X

  Data Path: IncrementAddressDebouncer/Timer/count_8 to IncrementAddressDebouncer/Timer/count_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   1.015  IncrementAddressDebouncer/Timer/count_8 (IncrementAddressDebouncer/Timer/count_8)
     LUT6:I0->O           17   0.203   1.132  IncrementAddressDebouncer/Timer/PWR_7_o_count[18]_LessThan_4_o2_SW0 (N0)
     LUT6:I4->O            1   0.203   0.579  IncrementAddressDebouncer/Timer/PWR_7_o_count[18]_LessThan_4_o_inv1 (IncrementAddressDebouncer/Timer/PWR_7_o_count[18]_LessThan_4_o_inv)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<0> (IncrementAddressDebouncer/Timer/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<1> (IncrementAddressDebouncer/Timer/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<2> (IncrementAddressDebouncer/Timer/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<3> (IncrementAddressDebouncer/Timer/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<4> (IncrementAddressDebouncer/Timer/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<5> (IncrementAddressDebouncer/Timer/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<6> (IncrementAddressDebouncer/Timer/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<7> (IncrementAddressDebouncer/Timer/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<8> (IncrementAddressDebouncer/Timer/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<9> (IncrementAddressDebouncer/Timer/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<10> (IncrementAddressDebouncer/Timer/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<11> (IncrementAddressDebouncer/Timer/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<12> (IncrementAddressDebouncer/Timer/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<13> (IncrementAddressDebouncer/Timer/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<14> (IncrementAddressDebouncer/Timer/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<15> (IncrementAddressDebouncer/Timer/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<16> (IncrementAddressDebouncer/Timer/Mcount_count_cy<16>)
     MUXCY:CI->O           0   0.019   0.000  IncrementAddressDebouncer/Timer/Mcount_count_cy<17> (IncrementAddressDebouncer/Timer/Mcount_count_cy<17>)
     XORCY:CI->O           1   0.180   0.000  IncrementAddressDebouncer/Timer/Mcount_count_xor<18> (IncrementAddressDebouncer/Timer/Mcount_count18)
     FDR:D                     0.102          IncrementAddressDebouncer/Timer/count_18
    ----------------------------------------
    Total                      4.203ns (1.477ns logic, 2.726ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ClockIn'
  Total number of paths / destination ports: 177 / 99
-------------------------------------------------------------------------
Offset:              5.902ns (Levels of Logic = 4)
  Source:            Reset (PAD)
  Destination:       AutoScrollTimer/counter_0 (FF)
  Destination Clock: ClockIn rising 0.3X

  Data Path: Reset to AutoScrollTimer/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            61   1.222   1.849  Reset_IBUF (Reset_IBUF)
     LUT4:I1->O            1   0.205   0.924  AutoScrollTimer/GND_14_o_GND_14_o_equal_4_o_015_SW1 (N65)
     LUT6:I1->O           25   0.203   1.193  AutoScrollTimer/GND_14_o_GND_14_o_equal_4_o_02 (AutoScrollTimer/GND_14_o_GND_14_o_equal_4_o_0)
     LUT2:I1->O            1   0.205   0.000  AutoScrollTimer/counter_0_rstpot (AutoScrollTimer/counter_0_rstpot)
     FD:D                      0.102          AutoScrollTimer/counter_0
    ----------------------------------------
    Total                      5.902ns (1.937ns logic, 3.965ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClockIn'
  Total number of paths / destination ports: 60 / 18
-------------------------------------------------------------------------
Offset:              5.985ns (Levels of Logic = 3)
  Source:            SevenSegUnit/Update/Q_0 (FF)
  Destination:       Display<2> (PAD)
  Source Clock:      ClockIn rising 0.3X

  Data Path: SevenSegUnit/Update/Q_0 to Display<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.447   0.987  SevenSegUnit/Update/Q_0 (SevenSegUnit/Update/Q_0)
     LUT2:I0->O            3   0.203   0.995  SevenSegUnit/Update/Mram_Transistors31 (SevenSegUnit/Update/Mram_Transistors3)
     LUT6:I1->O            1   0.203   0.579  SevenSegUnit/DisplayInput/Display<1>1 (Display_1_OBUF)
     OBUF:I->O                 2.571          Display_1_OBUF (Display<1>)
    ----------------------------------------
    Total                      5.985ns (3.424ns logic, 2.561ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ClockIn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClockIn        |    4.203|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.87 secs
 
--> 


Total memory usage is 390076 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    8 (   0 filtered)

