# do lab3.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:46 on Feb 28,2021
# vlog -work work lab3.vo 
# -- Compiling module scheme
# -- Compiling module hard_block
# 
# Top level modules:
# 	scheme
# End time: 22:51:46 on Feb 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:51:46 on Feb 28,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module scheme_vlg_vec_tst
# 
# Top level modules:
# 	scheme_vlg_vec_tst
# End time: 22:51:46 on Feb 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.scheme_vlg_vec_tst 
# Start time: 22:51:46 on Feb 28,2021
# Loading work.scheme_vlg_vec_tst
# Loading work.scheme
# Loading work.hard_block
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from lab3_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from lab3_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /scheme_vlg_vec_tst File: Waveform.vwf.vt
# after#26
# ** Note: $finish    : Waveform.vwf.vt(57)
#    Time: 2 us  Iteration: 0  Instance: /scheme_vlg_vec_tst
# End time: 22:51:47 on Feb 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
