$date
	Sun Oct 23 06:55:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#329905
b1110 !
1"
#329906
b1110 &
b1110 %
1$
#329907
0"
#329910
b111 &
b111 %
#329914
b10110 &
b10110 %
#329918
b1011 &
b1011 %
#329922
b100010 &
b100010 %
#329926
b10001 &
b10001 %
#329930
b110100 &
b110100 %
#329934
b11010 &
b11010 %
#329938
b1101 &
b1101 %
#329942
b101000 &
b101000 %
#329946
b10100 &
b10100 %
#329950
b1010 &
b1010 %
#329954
b101 &
b101 %
#329958
b10000 &
b10000 %
#329962
b1000 &
b1000 %
#329966
b100 &
b100 %
#329970
b10 &
b10 %
#329974
b1 &
1#
b1 %
#329978
b0 &
b0 %
0#
0$
#1351845
b10101 !
1"
#1351846
b10101 &
b10101 %
1$
#1351847
0"
#1351850
b1000000 &
b1000000 %
#1351854
b100000 &
b100000 %
#1351858
b10000 &
b10000 %
#1351862
b1000 &
b1000 %
#1351866
b100 &
b100 %
#1351870
b10 &
b10 %
#1351874
b1 &
b1 %
1#
#1351878
b0 &
0#
b0 %
0$
#2362646
b1010 &
b1010 %
1$
b1010 !
1"
#2362647
0"
#2362650
b101 &
b101 %
#2362654
b10000 &
b10000 %
#2362658
b1000 &
b1000 %
#2362662
b100 &
b100 %
#2362666
b10 &
b10 %
#2362670
b1 &
1#
b1 %
#2362674
b0 &
b0 %
0#
0$
#4500012
