// Seed: 35853884
module module_0 (
    input tri1 id_0,
    output tri0 id_1#(1, (id_0 | id_3)),
    output supply1 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output tri id_5,
    output tri id_6,
    output wor id_7
);
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri0 id_6,
    input supply0 id_7,
    output tri1 id_8,
    output supply0 id_9,
    inout uwire id_10,
    input tri id_11,
    input wor id_12,
    input wand id_13,
    inout supply0 id_14,
    input wor id_15,
    input wand id_16,
    output supply0 id_17,
    input wire id_18,
    output tri1 id_19,
    output wand id_20,
    input uwire id_21,
    output wor id_22,
    output tri0 id_23,
    input tri1 id_24,
    input wand id_25,
    output logic id_26,
    input tri0 id_27
);
  if (1'b0) begin
    wire id_29;
  end else wire id_30;
  assign id_8 = 1'd0;
  initial id_26 <= 1;
  module_0(
      id_0, id_8, id_20, id_27, id_14, id_23, id_23, id_17
  );
endmodule
