# Memory module
 Hello guys!

 This time i created a RAM module of size 1kbyte in verilog. The design has chipselect(cs), Read-Write(wr) and Address(addr) which are synchronized with the clock and the design is synthesized and simulated with random test vectors.
