Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Tue Apr 23 10:30:32 2024
| Host              : 7ca2124810b8 running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file logicnet_timing_summary_routed.rpt -pb logicnet_timing_summary_routed.pb -rpx logicnet_timing_summary_routed.rpx -warn_on_violation
| Design            : logicnet
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.29 11-17-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  525         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (166)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (166)
--------------------------------
 There are 166 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.197        0.000                      0                  189        0.049        0.000                      0                  189        0.225        0.000                       0                   354  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.197        0.000                      0                  189        0.049        0.000                      0                  189        0.225        0.000                       0                   354  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[180]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.379ns (48.219%)  route 0.407ns (51.781%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.028     0.028    layer1_reg/clk
    SLICE_X163Y398       FDRE                                         r  layer1_reg/data_out_reg[180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y398       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer1_reg/data_out_reg[180]/Q
                         net (fo=11, routed)          0.241     0.348    layer1_inst/layer1_N2_inst/data_out_reg[5]_0
    SLICE_X162Y397       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     0.500 r  layer1_inst/layer1_N2_inst/data_out[4]_i_3/O
                         net (fo=1, routed)           0.111     0.611    layer1_inst/layer1_N2_inst/data_out[4]_i_3_n_0
    SLICE_X162Y396       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.148     0.759 r  layer1_inst/layer1_N2_inst/data_out[4]_i_1/O
                         net (fo=1, routed)           0.055     0.814    layer2_reg/M2[4]
    SLICE_X162Y396       FDRE                                         r  layer2_reg/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=353, unset)          0.021     1.021    layer2_reg/clk
    SLICE_X162Y396       FDRE                                         r  layer2_reg/data_out_reg[4]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X162Y396       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[145]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.282ns (37.650%)  route 0.467ns (62.350%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.030     0.030    layer1_reg/clk
    SLICE_X164Y396       FDRE                                         r  layer1_reg/data_out_reg[145]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y396       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.107 r  layer1_reg/data_out_reg[145]/Q
                         net (fo=15, routed)          0.426     0.533    layer1_reg/data_out_reg[145]_0
    SLICE_X163Y401       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.123     0.656 r  layer1_reg/g3_b0/O
                         net (fo=1, routed)           0.007     0.663    layer1_inst/layer1_N17_inst/data_out_reg[34]_2
    SLICE_X163Y401       MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.056     0.719 r  layer1_inst/layer1_N17_inst/data_out_reg[34]_i_3/O
                         net (fo=1, routed)           0.000     0.719    layer1_inst/layer1_N17_inst/data_out_reg[34]_i_3_n_0
    SLICE_X163Y401       MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.026     0.745 r  layer1_inst/layer1_N17_inst/data_out_reg[34]_i_1/O
                         net (fo=1, routed)           0.034     0.779    layer2_reg/M2[28]
    SLICE_X163Y401       FDRE                                         r  layer2_reg/data_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=353, unset)          0.020     1.020    layer2_reg/clk
    SLICE_X163Y401       FDRE                                         r  layer2_reg/data_out_reg[34]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X163Y401       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     1.010    layer2_reg/data_out_reg[34]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.779    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.311ns (42.313%)  route 0.424ns (57.687%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.030     0.030    layer1_reg/clk
    SLICE_X164Y394       FDRE                                         r  layer1_reg/data_out_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y394       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 r  layer1_reg/data_out_reg[144]/Q
                         net (fo=15, routed)          0.381     0.490    layer1_reg/data_out_reg[144]_0
    SLICE_X163Y398       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     0.639 r  layer1_reg/g3_b1/O
                         net (fo=1, routed)           0.009     0.648    layer1_inst/layer1_N17_inst/data_out_reg[35]_4
    SLICE_X163Y398       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     0.705 r  layer1_inst/layer1_N17_inst/data_out_reg[35]_i_3/O
                         net (fo=1, routed)           0.000     0.705    layer1_inst/layer1_N17_inst/data_out_reg[35]_i_3_n_0
    SLICE_X163Y398       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     0.731 r  layer1_inst/layer1_N17_inst/data_out_reg[35]_i_1/O
                         net (fo=1, routed)           0.034     0.765    layer2_reg/M2[29]
    SLICE_X163Y398       FDRE                                         r  layer2_reg/data_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=353, unset)          0.020     1.020    layer2_reg/clk
    SLICE_X163Y398       FDRE                                         r  layer2_reg/data_out_reg[35]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X163Y398       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.010    layer2_reg/data_out_reg[35]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.765    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[220]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.289ns (39.698%)  route 0.439ns (60.302%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.030     0.030    layer1_reg/clk
    SLICE_X162Y398       FDRE                                         r  layer1_reg/data_out_reg[220]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y398       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer1_reg/data_out_reg[220]/Q
                         net (fo=10, routed)          0.382     0.490    layer1_inst/layer1_N13_inst/data_out_reg[27]_4
    SLICE_X162Y399       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     0.613 r  layer1_inst/layer1_N13_inst/data_out[26]_i_5/O
                         net (fo=1, routed)           0.017     0.630    layer1_inst/layer1_N13_inst/data_out[26]_i_5_n_0
    SLICE_X162Y399       MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.060     0.690 r  layer1_inst/layer1_N13_inst/data_out_reg[26]_i_2/O
                         net (fo=1, routed)           0.000     0.690    layer1_inst/layer1_N13_inst/data_out_reg[26]_i_2_n_0
    SLICE_X162Y399       MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     0.718 r  layer1_inst/layer1_N13_inst/data_out_reg[26]_i_1/O
                         net (fo=1, routed)           0.040     0.758    layer2_reg/M2[22]
    SLICE_X162Y399       FDRE                                         r  layer2_reg/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=353, unset)          0.021     1.021    layer2_reg/clk
    SLICE_X162Y399       FDRE                                         r  layer2_reg/data_out_reg[26]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X162Y399       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[26]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.227ns (31.267%)  route 0.499ns (68.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.028     0.028    layer1_reg/clk
    SLICE_X163Y406       FDRE                                         r  layer1_reg/data_out_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y406       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.107 r  layer1_reg/data_out_reg[105]/Q
                         net (fo=11, routed)          0.444     0.551    layer1_inst/layer1_N16_inst/data_out_reg[33]
    SLICE_X162Y400       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     0.699 r  layer1_inst/layer1_N16_inst/data_out[32]_i_1/O
                         net (fo=1, routed)           0.055     0.754    layer2_reg/M2[26]
    SLICE_X162Y400       FDRE                                         r  layer2_reg/data_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=353, unset)          0.021     1.021    layer2_reg/clk
    SLICE_X162Y400       FDRE                                         r  layer2_reg/data_out_reg[32]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X162Y400       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[32]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.329ns (45.505%)  route 0.394ns (54.495%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.030     0.030    layer1_reg/clk
    SLICE_X161Y402       FDRE                                         r  layer1_reg/data_out_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y402       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.109 f  layer1_reg/data_out_reg[106]/Q
                         net (fo=6, routed)           0.246     0.355    layer1_inst/layer1_N23_inst/data_out_reg[47]
    SLICE_X161Y403       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     0.480 r  layer1_inst/layer1_N23_inst/data_out[47]_i_4/O
                         net (fo=1, routed)           0.095     0.575    layer1_inst/layer1_N23_inst/data_out[47]_i_4_n_0
    SLICE_X161Y404       LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     0.700 r  layer1_inst/layer1_N23_inst/data_out[47]_i_1/O
                         net (fo=1, routed)           0.053     0.753    layer2_reg/M2[37]
    SLICE_X161Y404       FDRE                                         r  layer2_reg/data_out_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=353, unset)          0.021     1.021    layer2_reg/clk
    SLICE_X161Y404       FDRE                                         r  layer2_reg/data_out_reg[47]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X161Y404       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[47]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[180]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.204ns (28.294%)  route 0.517ns (71.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.028     0.028    layer1_reg/clk
    SLICE_X163Y398       FDRE                                         r  layer1_reg/data_out_reg[180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y398       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 f  layer1_reg/data_out_reg[180]/Q
                         net (fo=11, routed)          0.464     0.571    layer1_inst/layer1_N25_inst/data_out_reg[50]_3
    SLICE_X167Y396       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     0.696 r  layer1_inst/layer1_N25_inst/data_out[51]_i_1/O
                         net (fo=1, routed)           0.053     0.749    layer2_reg/M2[39]
    SLICE_X167Y396       FDRE                                         r  layer2_reg/data_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=353, unset)          0.021     1.021    layer2_reg/clk
    SLICE_X167Y396       FDRE                                         r  layer2_reg/data_out_reg[51]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X167Y396       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[51]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.749    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.271ns (38.115%)  route 0.440ns (61.885%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.030     0.030    layer1_reg/clk
    SLICE_X166Y394       FDRE                                         r  layer1_reg/data_out_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y394       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer1_reg/data_out_reg[224]/Q
                         net (fo=9, routed)           0.224     0.332    layer1_inst/layer1_N9_inst/data_out_reg[19]_1
    SLICE_X164Y395       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     0.455 r  layer1_inst/layer1_N9_inst/data_out[18]_i_2/O
                         net (fo=1, routed)           0.193     0.648    layer1_inst/layer1_N9_inst/data_out[18]_i_2_n_0
    SLICE_X164Y395       LUT5 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.070     0.718 r  layer1_inst/layer1_N9_inst/data_out[18]_i_1/O
                         net (fo=1, routed)           0.023     0.741    layer2_reg/M2[14]
    SLICE_X164Y395       FDRE                                         r  layer2_reg/data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=353, unset)          0.021     1.021    layer2_reg/clk
    SLICE_X164Y395       FDRE                                         r  layer2_reg/data_out_reg[18]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X164Y395       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[18]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 layer0_reg/data_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.203ns (29.041%)  route 0.496ns (70.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 1.020 - 1.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.030     0.030    layer0_reg/clk
    SLICE_X162Y401       FDRE                                         r  layer0_reg/data_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y401       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  layer0_reg/data_out_reg[20]/Q
                         net (fo=1, routed)           0.169     0.279    layer0_reg/data_out_reg_n_0_[20]
    SLICE_X162Y401       LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     0.402 r  layer0_reg/g0_b0__2/O
                         net (fo=2, routed)           0.327     0.729    layer1_reg/M1[7]
    SLICE_X163Y399       FDRE                                         r  layer1_reg/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=353, unset)          0.020     1.020    layer1_reg/clk
    SLICE_X163Y399       FDRE                                         r  layer1_reg/data_out_reg[8]/C
                         clock pessimism              0.000     1.020    
                         clock uncertainty           -0.035     0.985    
    SLICE_X163Y399       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.010    layer1_reg/data_out_reg[8]
  -------------------------------------------------------------------
                         required time                          1.010    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 layer1_reg/data_out_reg[180]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.131ns (18.986%)  route 0.559ns (81.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 1.021 - 1.000 ) 
    Source Clock Delay      (SCD):    0.028ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.028     0.028    layer1_reg/clk
    SLICE_X163Y398       FDRE                                         r  layer1_reg/data_out_reg[180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y398       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.107 f  layer1_reg/data_out_reg[180]/Q
                         net (fo=11, routed)          0.500     0.607    layer1_inst/layer1_N25_inst/data_out_reg[50]_3
    SLICE_X167Y396       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     0.659 r  layer1_inst/layer1_N25_inst/data_out[50]_i_1/O
                         net (fo=1, routed)           0.059     0.718    layer2_reg/M2[38]
    SLICE_X167Y396       FDRE                                         r  layer2_reg/data_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
                                                      0.000     1.000 r  clk (IN)
                         net (fo=353, unset)          0.021     1.021    layer2_reg/clk
    SLICE_X167Y396       FDRE                                         r  layer2_reg/data_out_reg[50]/C
                         clock pessimism              0.000     1.021    
                         clock uncertainty           -0.035     0.986    
    SLICE_X167Y396       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     1.011    layer2_reg/data_out_reg[50]
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  0.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.062ns (61.386%)  route 0.039ns (38.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.012     0.012    layer0_reg/clk
    SLICE_X165Y403       FDRE                                         r  layer0_reg/data_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y403       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 f  layer0_reg/data_out_reg[43]/Q
                         net (fo=1, routed)           0.024     0.075    layer0_reg/data_out_reg_n_0_[43]
    SLICE_X165Y403       LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     0.098 r  layer0_reg/g0_b0__55/O
                         net (fo=2, routed)           0.015     0.113    layer1_reg/M1[108]
    SLICE_X165Y403       FDRE                                         r  layer1_reg/data_out_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X165Y403       FDRE                                         r  layer1_reg/data_out_reg[251]/C
                         clock pessimism              0.000     0.018    
    SLICE_X165Y403       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[251]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.062ns (60.784%)  route 0.040ns (39.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.012     0.012    layer1_reg/clk
    SLICE_X159Y396       FDRE                                         r  layer1_reg/data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y396       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer1_reg/data_out_reg[26]/Q
                         net (fo=2, routed)           0.025     0.076    layer1_inst/layer1_N0_inst/data_out_reg[1]_2
    SLICE_X159Y396       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     0.099 r  layer1_inst/layer1_N0_inst/data_out[1]_i_1/O
                         net (fo=1, routed)           0.015     0.114    layer2_reg/M2[1]
    SLICE_X159Y396       FDRE                                         r  layer2_reg/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.018     0.018    layer2_reg/clk
    SLICE_X159Y396       FDRE                                         r  layer2_reg/data_out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X159Y396       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    layer2_reg/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[438]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.061ns (59.804%)  route 0.041ns (40.196%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X163Y402       FDRE                                         r  layer0_reg/data_out_reg[438]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y402       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[438]/Q
                         net (fo=2, routed)           0.025     0.077    layer0_reg/data_out_reg_n_0_[438]
    SLICE_X163Y402       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     0.099 r  layer0_reg/g0_b0__33/O
                         net (fo=1, routed)           0.016     0.115    layer1_reg/M1[65]
    SLICE_X163Y402       FDRE                                         r  layer1_reg/data_out_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X163Y402       FDRE                                         r  layer1_reg/data_out_reg[128]/C
                         clock pessimism              0.000     0.018    
    SLICE_X163Y402       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[128]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[427]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.061ns (59.804%)  route 0.041ns (40.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X159Y396       FDRE                                         r  layer0_reg/data_out_reg[427]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y396       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer0_reg/data_out_reg[427]/Q
                         net (fo=2, routed)           0.025     0.077    layer0_reg/data_out_reg_n_0_[427]
    SLICE_X159Y396       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     0.099 r  layer0_reg/g0_b0__8/O
                         net (fo=1, routed)           0.016     0.115    layer1_reg/M1[19]
    SLICE_X159Y396       FDRE                                         r  layer1_reg/data_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.018     0.018    layer1_reg/clk
    SLICE_X159Y396       FDRE                                         r  layer1_reg/data_out_reg[26]/C
                         clock pessimism              0.000     0.018    
    SLICE_X159Y396       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    layer1_reg/data_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.223%)  route 0.042ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.012     0.012    layer1_reg/clk
    SLICE_X159Y396       FDRE                                         r  layer1_reg/data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y396       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer1_reg/data_out_reg[26]/Q
                         net (fo=2, routed)           0.026     0.077    layer1_inst/layer1_N0_inst/data_out_reg[1]_2
    SLICE_X159Y396       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     0.099 r  layer1_inst/layer1_N0_inst/data_out[0]_i_1/O
                         net (fo=1, routed)           0.016     0.115    layer2_reg/M2[0]
    SLICE_X159Y396       FDRE                                         r  layer2_reg/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.018     0.018    layer2_reg/clk
    SLICE_X159Y396       FDRE                                         r  layer2_reg/data_out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X159Y396       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.064    layer2_reg/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.038ns (35.849%)  route 0.068ns (64.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X162Y398       FDRE                                         r  layer0_reg/data_out_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y398       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  layer0_reg/data_out_reg[289]/Q
                         net (fo=2, routed)           0.068     0.119    layer1_reg/M1[33]
    SLICE_X162Y398       FDRE                                         r  layer1_reg/data_out_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X162Y398       FDRE                                         r  layer1_reg/data_out_reg[68]/C
                         clock pessimism              0.000     0.019    
    SLICE_X162Y398       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.066    layer1_reg/data_out_reg[68]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 layer1_reg/data_out_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer2_reg/data_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.062ns (56.881%)  route 0.047ns (43.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.013     0.013    layer1_reg/clk
    SLICE_X167Y396       FDRE                                         r  layer1_reg/data_out_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y396       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 f  layer1_reg/data_out_reg[38]/Q
                         net (fo=1, routed)           0.029     0.081    layer1_inst/layer1_N25_inst/data_out_reg[51]
    SLICE_X167Y396       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.023     0.104 r  layer1_inst/layer1_N25_inst/data_out[51]_i_1/O
                         net (fo=1, routed)           0.018     0.122    layer2_reg/M2[39]
    SLICE_X167Y396       FDRE                                         r  layer2_reg/data_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.019     0.019    layer2_reg/clk
    SLICE_X167Y396       FDRE                                         r  layer2_reg/data_out_reg[51]/C
                         clock pessimism              0.000     0.019    
    SLICE_X167Y396       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.065    layer2_reg/data_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X162Y398       FDRE                                         r  layer0_reg/data_out_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y398       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  layer0_reg/data_out_reg[289]/Q
                         net (fo=2, routed)           0.074     0.125    layer1_reg/M1[33]
    SLICE_X162Y398       FDRE                                         r  layer1_reg/data_out_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X162Y398       FDRE                                         r  layer1_reg/data_out_reg[69]/C
                         clock pessimism              0.000     0.019    
    SLICE_X162Y398       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[69]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[284]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.060ns (52.632%)  route 0.054ns (47.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X161Y400       FDRE                                         r  layer0_reg/data_out_reg[284]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y400       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 f  layer0_reg/data_out_reg[284]/Q
                         net (fo=2, routed)           0.030     0.081    layer0_reg/data_out_reg_n_0_[284]
    SLICE_X161Y400       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     0.103 r  layer0_reg/g0_b1__4/O
                         net (fo=1, routed)           0.024     0.127    layer1_reg/M1[18]
    SLICE_X161Y400       FDRE                                         r  layer1_reg/data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X161Y400       FDRE                                         r  layer1_reg/data_out_reg[25]/C
                         clock pessimism              0.000     0.019    
    SLICE_X161Y400       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.127    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 layer0_reg/data_out_reg[190]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            layer1_reg/data_out_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.038ns (33.043%)  route 0.077ns (66.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.013     0.013    layer0_reg/clk
    SLICE_X167Y395       FDRE                                         r  layer0_reg/data_out_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y395       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  layer0_reg/data_out_reg[190]/Q
                         net (fo=2, routed)           0.077     0.128    layer1_reg/M1[59]
    SLICE_X167Y395       FDRE                                         r  layer1_reg/data_out_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.019     0.019    layer1_reg/clk
    SLICE_X167Y395       FDRE                                         r  layer1_reg/data_out_reg[119]/C
                         clock pessimism              0.000     0.019    
    SLICE_X167Y395       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.065    layer1_reg/data_out_reg[119]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X165Y404  layer0_reg/data_out_reg[100]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X161Y397  layer0_reg/data_out_reg[108]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X162Y401  layer0_reg/data_out_reg[113]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X161Y403  layer0_reg/data_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X166Y399  layer0_reg/data_out_reg[130]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X166Y395  layer0_reg/data_out_reg[134]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X159Y396  layer0_reg/data_out_reg[136]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X163Y399  layer0_reg/data_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X164Y404  layer0_reg/data_out_reg[142]/C
Min Period        n/a     FDRE/C   n/a            0.550         1.000       0.450      SLICE_X161Y395  layer0_reg/data_out_reg[143]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X165Y404  layer0_reg/data_out_reg[100]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X165Y404  layer0_reg/data_out_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X161Y397  layer0_reg/data_out_reg[108]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X161Y397  layer0_reg/data_out_reg[108]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X162Y401  layer0_reg/data_out_reg[113]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X162Y401  layer0_reg/data_out_reg[113]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X161Y403  layer0_reg/data_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X161Y403  layer0_reg/data_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X166Y399  layer0_reg/data_out_reg[130]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X166Y399  layer0_reg/data_out_reg[130]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X165Y404  layer0_reg/data_out_reg[100]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X165Y404  layer0_reg/data_out_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X161Y397  layer0_reg/data_out_reg[108]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X161Y397  layer0_reg/data_out_reg[108]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X162Y401  layer0_reg/data_out_reg[113]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X162Y401  layer0_reg/data_out_reg[113]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X161Y403  layer0_reg/data_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X161Y403  layer0_reg/data_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X166Y399  layer0_reg/data_out_reg[130]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         0.500       0.225      SLICE_X166Y399  layer0_reg/data_out_reg[130]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer2_reg/data_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.676ns  (logic 0.743ns (27.765%)  route 1.933ns (72.235%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.029     0.029    layer2_reg/clk
    SLICE_X163Y400       FDRE                                         r  layer2_reg/data_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y400       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer2_reg/data_out_reg[63]/Q
                         net (fo=191, routed)         1.321     1.429    layer2_inst/layer2_N4_inst/M2w[13]
    SLICE_X168Y381       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     1.578 r  layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_95/O
                         net (fo=8, routed)           0.178     1.756    layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_95_n_0
    SLICE_X170Y382       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     1.904 r  layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_52/O
                         net (fo=1, routed)           0.104     2.008    layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_52_n_0
    SLICE_X170Y382       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     2.131 r  layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.180     2.311    layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_15_n_0
    SLICE_X169Y381       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.409 r  layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.150     2.559    layer2_inst/layer2_N4_inst/M3[8]_INST_0_i_4_n_0
    SLICE_X168Y383       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     2.705 r  layer2_inst/layer2_N4_inst/M3[8]_INST_0/O
                         net (fo=0)                   0.000     2.705    M3[8]
                                                                      r  M3[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.653ns  (logic 0.565ns (21.297%)  route 2.088ns (78.703%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.030     0.030    layer2_reg/clk
    SLICE_X162Y399       FDRE                                         r  layer2_reg/data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y399       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer2_reg/data_out_reg[26]/Q
                         net (fo=151, routed)         1.307     1.415    layer2_inst/layer2_N0_inst/M2w[0]
    SLICE_X164Y409       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.149     1.564 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_68/O
                         net (fo=2, routed)           0.103     1.667    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_68_n_0
    SLICE_X164Y409       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     1.755 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_36/O
                         net (fo=2, routed)           0.282     2.037    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_36_n_0
    SLICE_X162Y409       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.162 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_15/O
                         net (fo=1, routed)           0.193     2.355    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_15_n_0
    SLICE_X163Y408       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     2.390 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.203     2.593    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_4_n_0
    SLICE_X163Y408       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     2.683 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0/O
                         net (fo=0)                   0.000     2.683    M3[1]
                                                                      r  M3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[16]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.654ns  (logic 0.605ns (22.796%)  route 2.049ns (77.204%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.029     0.029    layer2_reg/clk
    SLICE_X160Y400       FDRE                                         r  layer2_reg/data_out_reg[16]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y400       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  layer2_reg/data_out_reg[16]_rep/Q
                         net (fo=126, routed)         1.057     1.166    layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_41_2
    SLICE_X153Y392       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     1.263 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_85/O
                         net (fo=5, routed)           0.345     1.608    layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_85_n_0
    SLICE_X154Y389       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     1.733 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_49/O
                         net (fo=1, routed)           0.017     1.750    layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_49_n_0
    SLICE_X154Y389       MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.060     1.810 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     1.810    layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_20_n_0
    SLICE_X154Y389       MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     1.838 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.474     2.312    layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_6_n_0
    SLICE_X156Y394       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     2.437 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.156     2.593    layer2_inst/layer2_N1_inst/M3[2]_INST_0_i_1_n_0
    SLICE_X155Y394       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.683 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0/O
                         net (fo=0)                   0.000     2.683    M3[2]
                                                                      r  M3[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.608ns  (logic 0.631ns (24.195%)  route 1.977ns (75.805%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.030     0.030    layer2_reg/clk
    SLICE_X162Y399       FDRE                                         r  layer2_reg/data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y399       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.108 r  layer2_reg/data_out_reg[26]/Q
                         net (fo=151, routed)         1.313     1.421    layer2_inst/layer2_N0_inst/M2w[0]
    SLICE_X164Y407       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     1.570 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_53/O
                         net (fo=2, routed)           0.254     1.824    layer2_inst/layer2_N0_inst/M3[1]_INST_0_i_53_n_0
    SLICE_X161Y410       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     1.875 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_34/O
                         net (fo=4, routed)           0.175     2.050    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_34_n_0
    SLICE_X160Y408       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.198 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_23/O
                         net (fo=1, routed)           0.009     2.207    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_23_n_0
    SLICE_X160Y408       MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.056     2.263 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.263    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_10_n_0
    SLICE_X160Y408       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     2.289 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.226     2.515    layer2_inst/layer2_N0_inst/M3[0]_INST_0_i_3_n_0
    SLICE_X160Y408       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     2.638 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0/O
                         net (fo=0)                   0.000     2.638    M3[0]
                                                                      r  M3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.578ns  (logic 0.772ns (29.946%)  route 1.806ns (70.054%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.029     0.029    layer2_reg/clk
    SLICE_X163Y400       FDRE                                         r  layer2_reg/data_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y400       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.108 r  layer2_reg/data_out_reg[63]/Q
                         net (fo=191, routed)         1.038     1.146    layer2_inst/layer2_N4_inst/M2w[13]
    SLICE_X171Y392       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     1.271 r  layer2_inst/layer2_N4_inst/M3[9]_INST_0_i_49/O
                         net (fo=10, routed)          0.238     1.509    layer2_inst/layer2_N4_inst/M3[9]_INST_0_i_49_n_0
    SLICE_X172Y393       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     1.632 r  layer2_inst/layer2_N4_inst/M3[9]_INST_0_i_20/O
                         net (fo=4, routed)           0.252     1.884    layer2_inst/layer2_N4_inst/M3[9]_INST_0_i_20_n_0
    SLICE_X173Y393       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.030 r  layer2_inst/layer2_N4_inst/M3[9]_INST_0_i_7/O
                         net (fo=1, routed)           0.064     2.094    layer2_inst/layer2_N4_inst/M3[9]_INST_0_i_7_n_0
    SLICE_X173Y393       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     2.243 r  layer2_inst/layer2_N4_inst/M3[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.214     2.457    layer2_inst/layer2_N4_inst/M3[9]_INST_0_i_2_n_0
    SLICE_X173Y392       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.607 r  layer2_inst/layer2_N4_inst/M3[9]_INST_0/O
                         net (fo=0)                   0.000     2.607    M3[9]
                                                                      r  M3[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.509ns  (logic 0.483ns (19.251%)  route 2.026ns (80.749%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.029     0.029    layer2_reg/clk
    SLICE_X160Y396       FDRE                                         r  layer2_reg/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y396       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 r  layer2_reg/data_out_reg[7]/Q
                         net (fo=176, routed)         0.973     1.082    layer2_inst/layer2_N2_inst/M2w[1]
    SLICE_X174Y396       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     1.205 r  layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_62/O
                         net (fo=12, routed)          0.432     1.637    layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_62_n_0
    SLICE_X171Y397       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     1.674 r  layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_100/O
                         net (fo=1, routed)           0.267     1.941    layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_100_n_0
    SLICE_X173Y398       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     1.976 r  layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_42/O
                         net (fo=1, routed)           0.010     1.986    layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_42_n_0
    SLICE_X173Y398       MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.057     2.043 r  layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     2.043    layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_13_n_0
    SLICE_X173Y398       MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     2.069 r  layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.344     2.413    layer2_inst/layer2_N2_inst/M3[4]_INST_0_i_3_n_0
    SLICE_X171Y398       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     2.538 r  layer2_inst/layer2_N2_inst/M3[4]_INST_0/O
                         net (fo=0)                   0.000     2.538    M3[4]
                                                                      r  M3[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.335ns  (logic 0.605ns (25.910%)  route 1.730ns (74.090%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.029     0.029    layer2_reg/clk
    SLICE_X160Y396       FDRE                                         r  layer2_reg/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y396       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.109 f  layer2_reg/data_out_reg[7]/Q
                         net (fo=176, routed)         0.910     1.019    layer2_inst/layer2_N2_inst/M2w[1]
    SLICE_X169Y398       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     1.118 r  layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_69/O
                         net (fo=15, routed)          0.183     1.301    layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_69_n_0
    SLICE_X170Y397       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     1.447 r  layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_44/O
                         net (fo=4, routed)           0.390     1.837    layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_44_n_0
    SLICE_X168Y395       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.098     1.935 r  layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_16/O
                         net (fo=1, routed)           0.009     1.944    layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_16_n_0
    SLICE_X168Y395       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     2.001 r  layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.001    layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_6_n_0
    SLICE_X168Y395       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     2.027 r  layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.238     2.265    layer2_inst/layer2_N2_inst/M3[5]_INST_0_i_1_n_0
    SLICE_X168Y398       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.364 r  layer2_inst/layer2_N2_inst/M3[5]_INST_0/O
                         net (fo=0)                   0.000     2.364    M3[5]
                                                                      r  M3[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.274ns  (logic 0.544ns (23.923%)  route 1.730ns (76.077%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.030     0.030    layer2_reg/clk
    SLICE_X161Y396       FDRE                                         r  layer2_reg/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y396       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  layer2_reg/data_out_reg[8]/Q
                         net (fo=77, routed)          0.832     0.942    layer2_inst/layer2_N5_inst/M2w[2]
    SLICE_X163Y383       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     1.031 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_94/O
                         net (fo=12, routed)          0.305     1.336    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_94_n_0
    SLICE_X166Y383       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     1.426 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_40/O
                         net (fo=2, routed)           0.224     1.650    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_40_n_0
    SLICE_X164Y383       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     1.795 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_12/O
                         net (fo=1, routed)           0.182     1.977    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_12_n_0
    SLICE_X163Y384       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     2.066 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.187     2.253    layer2_inst/layer2_N5_inst/M3[10]_INST_0_i_3_n_0
    SLICE_X164Y385       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     2.304 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0/O
                         net (fo=0)                   0.000     2.304    M3[10]
                                                                      r  M3[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 0.805ns (37.687%)  route 1.331ns (62.313%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.030     0.030    layer2_reg/clk
    SLICE_X162Y400       FDRE                                         r  layer2_reg/data_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y400       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 f  layer2_reg/data_out_reg[32]/Q
                         net (fo=25, routed)          0.447     0.553    layer2_inst/layer2_N3_inst/M2w[8]
    SLICE_X158Y398       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     0.651 r  layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_35/O
                         net (fo=18, routed)          0.386     1.037    layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_35_n_0
    SLICE_X157Y397       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     1.187 r  layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_27/O
                         net (fo=1, routed)           0.178     1.365    layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_27_n_0
    SLICE_X157Y395       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     1.510 r  layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.099     1.609    layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_11_n_0
    SLICE_X157Y396       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     1.754 r  layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.021     1.775    layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_4_n_0
    SLICE_X157Y396       MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     1.843 r  layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.200     2.043    layer2_inst/layer2_N3_inst/M3[7]_INST_0_i_1_n_0
    SLICE_X157Y396       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     2.166 r  layer2_inst/layer2_N3_inst/M3[7]_INST_0/O
                         net (fo=0)                   0.000     2.166    M3[7]
                                                                      r  M3[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.078ns  (logic 0.683ns (32.868%)  route 1.395ns (67.132%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.030     0.030    layer2_reg/clk
    SLICE_X164Y395       FDRE                                         r  layer2_reg/data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y395       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 f  layer2_reg/data_out_reg[19]/Q
                         net (fo=85, routed)          0.468     0.576    layer2_inst/layer2_N5_inst/M2w[7]
    SLICE_X162Y391       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     0.664 r  layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_44/O
                         net (fo=11, routed)          0.200     0.864    layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_44_n_0
    SLICE_X163Y392       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     1.010 r  layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_17/O
                         net (fo=4, routed)           0.281     1.291    layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_17_n_0
    SLICE_X163Y391       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     1.414 r  layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_6/O
                         net (fo=2, routed)           0.188     1.602    layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_6_n_0
    SLICE_X162Y391       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     1.752 r  layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.258     2.010    layer2_inst/layer2_N5_inst/M3[11]_INST_0_i_2_n_0
    SLICE_X163Y392       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     2.108 r  layer2_inst/layer2_N5_inst/M3[11]_INST_0/O
                         net (fo=0)                   0.000     2.108    M3[11]
                                                                      r  M3[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 layer2_reg/data_out_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.115ns  (logic 0.062ns (53.913%)  route 0.053ns (46.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.013     0.013    layer2_reg/clk
    SLICE_X163Y407       FDRE                                         r  layer2_reg/data_out_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y407       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[37]/Q
                         net (fo=2, routed)           0.053     0.105    layer2_inst/layer2_N0_inst/M2w[5]
    SLICE_X163Y408       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     0.128 r  layer2_inst/layer2_N0_inst/M3[1]_INST_0/O
                         net (fo=0)                   0.000     0.128    M3[1]
                                                                      r  M3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.163ns  (logic 0.054ns (33.129%)  route 0.109ns (66.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.013     0.013    layer2_reg/clk
    SLICE_X155Y401       FDRE                                         r  layer2_reg/data_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y401       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[30]/Q
                         net (fo=5, routed)           0.109     0.161    layer2_inst/layer2_N1_inst/M2w[8]
    SLICE_X155Y394       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.176 r  layer2_inst/layer2_N1_inst/M3[2]_INST_0/O
                         net (fo=0)                   0.000     0.176    M3[2]
                                                                      r  M3[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.173ns  (logic 0.061ns (35.260%)  route 0.112ns (64.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.013     0.013    layer2_reg/clk
    SLICE_X163Y407       FDRE                                         r  layer2_reg/data_out_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y407       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[37]/Q
                         net (fo=2, routed)           0.112     0.164    layer2_inst/layer2_N0_inst/M2w[5]
    SLICE_X160Y408       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     0.186 r  layer2_inst/layer2_N0_inst/M3[0]_INST_0/O
                         net (fo=0)                   0.000     0.186    M3[0]
                                                                      r  M3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.180ns  (logic 0.074ns (41.111%)  route 0.106ns (58.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.013     0.013    layer2_reg/clk
    SLICE_X166Y399       FDRE                                         r  layer2_reg/data_out_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y399       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[58]/Q
                         net (fo=2, routed)           0.106     0.158    layer2_inst/layer2_N2_inst/M2w[10]
    SLICE_X168Y398       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.035     0.193 r  layer2_inst/layer2_N2_inst/M3[5]_INST_0/O
                         net (fo=0)                   0.000     0.193    M3[5]
                                                                      r  M3[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.062ns (33.880%)  route 0.121ns (66.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.013     0.013    layer2_reg/clk
    SLICE_X164Y394       FDRE                                         r  layer2_reg/data_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y394       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[43]/Q
                         net (fo=2, routed)           0.121     0.173    layer2_inst/layer2_N1_inst/M2w[11]
    SLICE_X158Y394       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     0.196 r  layer2_inst/layer2_N1_inst/M3[3]_INST_0/O
                         net (fo=0)                   0.000     0.196    M3[3]
                                                                      r  M3[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.075ns (39.062%)  route 0.117ns (60.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.012     0.012    layer2_reg/clk
    SLICE_X163Y399       FDRE                                         r  layer2_reg/data_out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y399       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer2_reg/data_out_reg[40]/Q
                         net (fo=30, routed)          0.117     0.168    layer2_inst/layer2_N5_inst/M2w[10]
    SLICE_X163Y392       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     0.204 r  layer2_inst/layer2_N5_inst/M3[11]_INST_0/O
                         net (fo=0)                   0.000     0.204    M3[11]
                                                                      r  M3[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.053ns (21.721%)  route 0.191ns (78.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.012     0.012    layer2_reg/clk
    SLICE_X163Y399       FDRE                                         r  layer2_reg/data_out_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y399       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  layer2_reg/data_out_reg[40]/Q
                         net (fo=30, routed)          0.191     0.242    layer2_inst/layer2_N5_inst/M2w[10]
    SLICE_X164Y385       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     0.256 r  layer2_inst/layer2_N5_inst/M3[10]_INST_0/O
                         net (fo=0)                   0.000     0.256    M3[10]
                                                                      r  M3[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.080ns (30.769%)  route 0.180ns (69.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.013     0.013    layer2_reg/clk
    SLICE_X162Y399       FDRE                                         r  layer2_reg/data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y399       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[26]/Q
                         net (fo=151, routed)         0.180     0.232    layer2_inst/layer2_N4_inst/M2w[6]
    SLICE_X173Y392       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.041     0.273 r  layer2_inst/layer2_N4_inst/M3[9]_INST_0/O
                         net (fo=0)                   0.000     0.273    M3[9]
                                                                      r  M3[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.074ns (28.030%)  route 0.190ns (71.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.013     0.013    layer2_reg/clk
    SLICE_X166Y399       FDRE                                         r  layer2_reg/data_out_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y399       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[58]/Q
                         net (fo=2, routed)           0.190     0.242    layer2_inst/layer2_N2_inst/M2w[10]
    SLICE_X171Y398       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.035     0.277 r  layer2_inst/layer2_N2_inst/M3[4]_INST_0/O
                         net (fo=0)                   0.000     0.277    M3[4]
                                                                      r  M3[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 layer2_reg/data_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            M3[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.074ns (27.106%)  route 0.199ns (72.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.013     0.013    layer2_reg/clk
    SLICE_X162Y399       FDRE                                         r  layer2_reg/data_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y399       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  layer2_reg/data_out_reg[26]/Q
                         net (fo=151, routed)         0.199     0.251    layer2_inst/layer2_N4_inst/M2w[6]
    SLICE_X168Y383       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035     0.286 r  layer2_inst/layer2_N4_inst/M3[8]_INST_0/O
                         net (fo=0)                   0.000     0.286    M3[8]
                                                                      r  M3[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           519 Endpoints
Min Delay           519 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[202]
                            (input port)
  Destination:            layer0_reg/data_out_reg[202]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[202] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[69]
    SLICE_X166Y394       FDRE                                         r  layer0_reg/data_out_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X166Y394       FDRE                                         r  layer0_reg/data_out_reg[202]/C

Slack:                    inf
  Source:                 M0[216]
                            (input port)
  Destination:            layer0_reg/data_out_reg[216]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[216] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[72]
    SLICE_X161Y395       FDRE                                         r  layer0_reg/data_out_reg[216]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X161Y395       FDRE                                         r  layer0_reg/data_out_reg[216]/C

Slack:                    inf
  Source:                 M0[217]
                            (input port)
  Destination:            layer0_reg/data_out_reg[217]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[217] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[73]
    SLICE_X166Y395       FDRE                                         r  layer0_reg/data_out_reg[217]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X166Y395       FDRE                                         r  layer0_reg/data_out_reg[217]/C

Slack:                    inf
  Source:                 M0[225]
                            (input port)
  Destination:            layer0_reg/data_out_reg[225]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[225] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[76]
    SLICE_X161Y397       FDRE                                         r  layer0_reg/data_out_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X161Y397       FDRE                                         r  layer0_reg/data_out_reg[225]/C

Slack:                    inf
  Source:                 M0[237]
                            (input port)
  Destination:            layer0_reg/data_out_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[237] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[79]
    SLICE_X164Y407       FDRE                                         r  layer0_reg/data_out_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X164Y407       FDRE                                         r  layer0_reg/data_out_reg[237]/C

Slack:                    inf
  Source:                 M0[239]
                            (input port)
  Destination:            layer0_reg/data_out_reg[239]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[239] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[80]
    SLICE_X161Y403       FDRE                                         r  layer0_reg/data_out_reg[239]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X161Y403       FDRE                                         r  layer0_reg/data_out_reg[239]/C

Slack:                    inf
  Source:                 M0[254]
                            (input port)
  Destination:            layer0_reg/data_out_reg[254]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[254] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[86]
    SLICE_X167Y393       FDRE                                         r  layer0_reg/data_out_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X167Y393       FDRE                                         r  layer0_reg/data_out_reg[254]/C

Slack:                    inf
  Source:                 M0[270]
                            (input port)
  Destination:            layer0_reg/data_out_reg[270]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[270] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[91]
    SLICE_X164Y394       FDRE                                         r  layer0_reg/data_out_reg[270]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X164Y394       FDRE                                         r  layer0_reg/data_out_reg[270]/C

Slack:                    inf
  Source:                 M0[27]
                            (input port)
  Destination:            layer0_reg/data_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[27] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[11]
    SLICE_X162Y400       FDRE                                         r  layer0_reg/data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X162Y400       FDRE                                         r  layer0_reg/data_out_reg[27]/C

Slack:                    inf
  Source:                 M0[424]
                            (input port)
  Destination:            layer0_reg/data_out_reg[424]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.064ns  (logic 0.000ns (0.000%)  route 0.064ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[424] (IN)
                         net (fo=0)                   0.064     0.064    layer0_reg/M0[127]
    SLICE_X167Y396       FDRE                                         r  layer0_reg/data_out_reg[424]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.021     0.021    layer0_reg/clk
    SLICE_X167Y396       FDRE                                         r  layer0_reg/data_out_reg[424]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M0[441]
                            (input port)
  Destination:            layer0_reg/data_out_reg[441]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[441] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[136]
    SLICE_X165Y404       FDRE                                         r  layer0_reg/data_out_reg[441]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X165Y404       FDRE                                         r  layer0_reg/data_out_reg[441]/C

Slack:                    inf
  Source:                 M0[462]
                            (input port)
  Destination:            layer0_reg/data_out_reg[462]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[462] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[148]
    SLICE_X160Y396       FDRE                                         r  layer0_reg/data_out_reg[462]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X160Y396       FDRE                                         r  layer0_reg/data_out_reg[462]/C

Slack:                    inf
  Source:                 M0[57]
                            (input port)
  Destination:            layer0_reg/data_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[57] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[22]
    SLICE_X167Y393       FDRE                                         r  layer0_reg/data_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X167Y393       FDRE                                         r  layer0_reg/data_out_reg[57]/C

Slack:                    inf
  Source:                 M0[71]
                            (input port)
  Destination:            layer0_reg/data_out_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[71] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[28]
    SLICE_X162Y399       FDRE                                         r  layer0_reg/data_out_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X162Y399       FDRE                                         r  layer0_reg/data_out_reg[71]/C

Slack:                    inf
  Source:                 M0[77]
                            (input port)
  Destination:            layer0_reg/data_out_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[77] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[30]
    SLICE_X161Y403       FDRE                                         r  layer0_reg/data_out_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X161Y403       FDRE                                         r  layer0_reg/data_out_reg[77]/C

Slack:                    inf
  Source:                 M0[93]
                            (input port)
  Destination:            layer0_reg/data_out_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[93] (IN)
                         net (fo=0)                   0.007     0.007    layer0_reg/M0[38]
    SLICE_X160Y401       FDRE                                         r  layer0_reg/data_out_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X160Y401       FDRE                                         r  layer0_reg/data_out_reg[93]/C

Slack:                    inf
  Source:                 M0[100]
                            (input port)
  Destination:            layer0_reg/data_out_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[100] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[44]
    SLICE_X165Y404       FDRE                                         r  layer0_reg/data_out_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X165Y404       FDRE                                         r  layer0_reg/data_out_reg[100]/C

Slack:                    inf
  Source:                 M0[136]
                            (input port)
  Destination:            layer0_reg/data_out_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[136] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[49]
    SLICE_X159Y396       FDRE                                         r  layer0_reg/data_out_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X159Y396       FDRE                                         r  layer0_reg/data_out_reg[136]/C

Slack:                    inf
  Source:                 M0[13]
                            (input port)
  Destination:            layer0_reg/data_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[13] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[5]
    SLICE_X163Y399       FDRE                                         r  layer0_reg/data_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X163Y399       FDRE                                         r  layer0_reg/data_out_reg[13]/C

Slack:                    inf
  Source:                 M0[152]
                            (input port)
  Destination:            layer0_reg/data_out_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  M0[152] (IN)
                         net (fo=0)                   0.008     0.008    layer0_reg/M0[54]
    SLICE_X165Y394       FDRE                                         r  layer0_reg/data_out_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=353, unset)          0.019     0.019    layer0_reg/clk
    SLICE_X165Y394       FDRE                                         r  layer0_reg/data_out_reg[152]/C





