# FPGA ALU (VHDL) — Xilinx ISE (Spartan-6)
This project implements a synthesizable Arithmetic and Logic Unit (ALU) in VHDL, verified using a dedicated testbench and targeting Xilinx Spartan-6 devices using ISE.


## Contents
- `src/ALU_test.vhd` — Arithmetic and Logic Unit (ALU) implementation
- `tb/ALU_module_tb.vhd` — Testbench

## How to run (ISE)
1. Open `ise/ALU_Module.xise`
2. Set `ALU_test` as top module (for synthesis) or `ALU_module_tb` (for simulation)
3. Run ISim simulation

## Author
**Vasan Iyer**  
FPGA & Digital Design Engineer  
Focus: VHDL, FPGA Digital Design, Xilinx ISE, Quartus Prime, ISim, ModelSim, Signal Processing

GitHub: https://github.com/Vaiy108

