%%MaD.tex - Notes taken for Materials and Devices Lecture
%%Author: Andy Goetz
%%Date Modified: 10-7-09
%%License: Ask me before reproducing/modifying, etc.


\documentclass{article}

%Make sure you have the file ShumanNote.scy in the same directory as
%this one. It has contains the style sheet for ECE111, and is needed
%to standardize the layout of LateX documents created for the class.
\input{../Uncore.sty} 
\usepackage{algorithm}
\usepackage{algpseudocode}
\usepackage{tikz}
\usepackage{array}
\usepackage{program}
\usepackage{listings}
\pdfpagewidth 8.5in 
\pdfpageheight 11in
\usepackage{titlesec}
\usepackage{ucs}
\usepackage[utf8x]{inputenc}
%% \titleformat{\section}{\bfseries}{\thesection}{1em}{}
%% \titleformat{\subsection}{\bfseries}{\thesubsection}{1em}{}
%This package is used to line up pictures 
\usepackage{graphicx}
\usepackage{fancyvrb}
\usepackage{listings}
%allows cursive font
%\usepackage{amsmath}

%allows hyperlinks 
\usepackage{hyperref}

\newcommand{\HRule}{\rule{\linewidth}{0.5mm}} 
%% \renewcommand\thesubsection{\alph{subsection})}
%% \renewcommand\thesection{\arabic{section})}

\begin{document}

\createtitle{Design Spec}
%% These commands allow me to use cursive letter for things such as
%% length.  Note that on ubuntu linux, this required installation of
%% the package 'texlive-fonts-extra'. 
%% Taken from
%% http://www.latex-community.org/forum/viewtopic.php?f=5&t=1404&start=0
\newenvironment{frcseries}{\fontfamily{frc}\selectfont}{}
\newcommand{\textfrc}[1]{{\frcseries#1}}
\newcommand{\mathfrc}[1]{\text{\textfrc{#1}}}




\section{Overview}

Your project proposal should be brief but describe the work you
propose doing and the names of all team members .  I dentify any
existing design work you intend to use and its source. Be clear about
yo ur contribution. Briefly describe your verification approach and
identify the Veloce mode you intend to employ.  Note that if youâ€™re
starting with a working HDL design, the only errors your testbench
will find are those that you accidentally introduced in the design
when translating to SystemVerilog. You may need to intentionally
inject a few erro rs into the design in this case in order to exercise
your testbench.


\end{document}

