# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Project5.4_VHDL.srcs/sources_1/new/clk_shifter_VHDL.vhd" \
"../../../../../Project5.3_VHDL/Project5.3_VHDL.srcs/sources_1/new/dff_vhdl.vhd" \
"../../../../Project5.4_VHDL.srcs/sim_1/new/shifter_tb_vhdl.vhd" \

# Do not sort compile order
nosort
