TITLE           XNOR Gate: 6 inputs
PATTERN         vmh
REVISION        5.0.0
AUTHOR          Patrick Phung 
COMPANY         Xilinx EPLD
DATE            7/26/93

CHIP            XNOR6  COMPONENT
 
;Inputs
i0 i1 i2 i3 i4 i5

;Outputs
/o

EQUATIONS 

o.d1 = i0*/i1*/i2 + /i0*i1*/i2 + /i0*/i1*i2 + i0*i1*i2
o.d2 = i3*/i4*/i5 + /i3*i4*/i5 + /i3*/i4*i5 + i3*i4*i5
o    = o.d1 xor o.d2
