<dec f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.h' l='37' type='void llvm::RISCVInstPrinter::printCSRSystemRegister(const llvm::MCInst * MI, unsigned int OpNo, const llvm::MCSubtargetInfo &amp; STI, llvm::raw_ostream &amp; O)'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenAsmWriter.inc' l='31812' u='c' c='_ZN4llvm16RISCVInstPrinter16printInstructionEPKNS_6MCInstEmRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenAsmWriter.inc' l='34163' u='c' c='_ZN4llvm16RISCVInstPrinter23printCustomAliasOperandEPKNS_6MCInstEmjjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<def f='llvm/llvm/lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp' l='123' ll='132' type='void llvm::RISCVInstPrinter::printCSRSystemRegister(const llvm::MCInst * MI, unsigned int OpNo, const llvm::MCSubtargetInfo &amp; STI, llvm::raw_ostream &amp; O)'/>
