{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631130865508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631130865508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 09 02:54:25 2021 " "Processing started: Thu Sep 09 02:54:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631130865508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631130865508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testVGA -c testVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off testVGA -c testVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631130865509 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631130866033 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "testVGA.v(62) " "Verilog HDL Module Instantiation warning at testVGA.v(62): ignored dangling comma in List of Port Connections" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 62 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1631130866088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testvga.v 1 1 " "Found 1 design units, including 1 entities, in source file testvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 testVGA " "Found entity 1: testVGA" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631130866090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631130866090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x X hvsync_generator.v(94) " "Verilog HDL Declaration information at hvsync_generator.v(94): object \"x\" differs only in case from object \"X\" in the same scope" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631130866094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631130866094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631130866094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.v" "" { Text "C:/altera/13.0sp1/testVGA/Debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631130866097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631130866097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/altera/13.0sp1/testVGA/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631130866101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631130866101 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lookup_Alphabet.v(21) " "Verilog HDL information at Lookup_Alphabet.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1631130866104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookup_alphabet.v 1 1 " "Found 1 design units, including 1 entities, in source file lookup_alphabet.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lookup_Alphabet " "Found entity 1: Lookup_Alphabet" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631130866105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631130866105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file frame_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frame_Buffer " "Found entity 1: Frame_Buffer" {  } { { "Frame_Buffer.v" "" { Text "C:/altera/13.0sp1/testVGA/Frame_Buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631130866108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631130866108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookup_alphabet_array.v 1 1 " "Found 1 design units, including 1 entities, in source file lookup_alphabet_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lookup_Alphabet_array " "Found entity 1: Lookup_Alphabet_array" {  } { { "Lookup_Alphabet_array.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631130866111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631130866111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testVGA " "Elaborating entity \"testVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631130866156 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red testVGA.v(29) " "Verilog HDL or VHDL warning at testVGA.v(29): object \"red\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631130866157 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green testVGA.v(30) " "Verilog HDL or VHDL warning at testVGA.v(30): object \"green\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631130866157 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue testVGA.v(31) " "Verilog HDL or VHDL warning at testVGA.v(31): object \"blue\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631130866157 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "countPosition testVGA.v(33) " "Verilog HDL or VHDL warning at testVGA.v(33): object \"countPosition\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631130866157 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_red testVGA.v(39) " "Verilog HDL or VHDL warning at testVGA.v(39): object \"c_red\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631130866157 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_blue testVGA.v(40) " "Verilog HDL or VHDL warning at testVGA.v(40): object \"c_blue\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631130866157 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_green testVGA.v(41) " "Verilog HDL or VHDL warning at testVGA.v(41): object \"c_green\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631130866157 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Blank testVGA.v(66) " "Verilog HDL or VHDL warning at testVGA.v(66): object \"Blank\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631130866157 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset testVGA.v(67) " "Verilog HDL or VHDL warning at testVGA.v(67): object \"reset\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631130866158 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R testVGA.v(68) " "Verilog HDL or VHDL warning at testVGA.v(68): object \"R\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631130866158 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G testVGA.v(68) " "Verilog HDL or VHDL warning at testVGA.v(68): object \"G\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631130866158 "|testVGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B testVGA.v(68) " "Verilog HDL or VHDL warning at testVGA.v(68): object \"B\" assigned a value but never read" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631130866158 "|testVGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:hvsync " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:hvsync\"" {  } { { "testVGA.v" "hvsync" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631130866161 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dis0x0 hvsync_generator.v(97) " "Verilog HDL warning at hvsync_generator.v(97): object dis0x0 used but never assigned" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 97 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1631130866162 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "posy hvsync_generator.v(343) " "Verilog HDL or VHDL warning at hvsync_generator.v(343): object \"posy\" assigned a value but never read" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1631130866468 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(41) " "Verilog HDL assignment warning at hvsync_generator.v(41): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631130866493 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(50) " "Verilog HDL assignment warning at hvsync_generator.v(50): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631130866494 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 hvsync_generator.v(284) " "Verilog HDL assignment warning at hvsync_generator.v(284): truncated value with size 32 to match size of target (25)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631130866494 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 hvsync_generator.v(287) " "Verilog HDL assignment warning at hvsync_generator.v(287): truncated value with size 32 to match size of target (8)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631130866495 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(349) " "Verilog HDL assignment warning at hvsync_generator.v(349): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631130866505 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hvsync_generator.v(358) " "Verilog HDL assignment warning at hvsync_generator.v(358): truncated value with size 32 to match size of target (5)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631130866505 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(370) " "Verilog HDL assignment warning at hvsync_generator.v(370): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631130866505 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hvsync_generator.v(371) " "Verilog HDL assignment warning at hvsync_generator.v(371): truncated value with size 32 to match size of target (9)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631130866506 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 hvsync_generator.v(570) " "Verilog HDL assignment warning at hvsync_generator.v(570): truncated value with size 8 to match size of target (1)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1631130866513 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dis0x0\[0\] 0 hvsync_generator.v(97) " "Net \"dis0x0\[0\]\" at hvsync_generator.v(97) has no driver or initial value, using a default initial value '0'" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 97 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1631130866778 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "countPos hvsync_generator.v(12) " "Output port \"countPos\" at hvsync_generator.v(12) has no driver" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631130866786 "|testVGA|hvsync_generator:hvsync"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "framebuffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"framebuffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1631130866841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer hvsync_generator:hvsync\|Debouncer:Deboun " "Elaborating entity \"Debouncer\" for hierarchy \"hvsync_generator:hvsync\|Debouncer:Deboun\"" {  } { { "hvsync_generator.v" "Deboun" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631130866892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lookup_Alphabet hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A " "Elaborating entity \"Lookup_Alphabet\" for hierarchy \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\"" {  } { { "hvsync_generator.v" "LUT_A" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631130866897 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(23) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(23): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866900 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(43) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(43): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866900 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(65) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(65): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866900 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(86) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(86): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866901 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(107) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(107): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866901 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(128) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(128): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 128 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866901 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(149) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(149): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866901 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(170) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(170): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866901 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(191) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(191): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866901 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(212) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(212): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866901 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(232) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(232): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866901 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(252) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(252): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866901 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(272) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(272): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866901 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(292) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(292): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866901 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(312) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(312): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 312 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866901 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(332) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(332): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866901 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(352) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(352): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 352 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866901 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(372) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(372): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 372 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866901 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(392) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(392): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 392 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866902 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(412) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(412): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866902 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(432) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(432): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 432 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866902 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(452) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(452): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 452 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866902 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(472) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(472): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 472 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866902 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(492) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(492): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 492 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866902 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(512) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(512): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 512 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866902 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(532) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(532): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 532 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866902 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(553) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(553): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 553 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866902 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(573) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(573): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 573 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866902 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(593) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(593): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 593 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866902 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(613) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(613): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 613 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866902 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(633) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(633): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 633 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866902 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(653) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(653): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 653 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866903 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(673) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(673): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 673 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866903 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(693) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(693): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 693 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866903 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(713) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(713): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 713 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866903 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a Lookup_Alphabet.v(733) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(733): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 733 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1631130866903 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r0 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r0\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631130866903 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631130866903 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r2 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r2\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631130866903 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r3 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r3\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631130866903 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r4 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r4\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631130866903 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r5 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r5\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631130866903 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r6 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r6\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631130866903 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r7 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r7\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631130866903 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r8 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r8\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631130866903 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r9 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r9\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631130866903 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r10 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r10\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631130866904 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r11 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r11\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631130866904 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r12 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r12\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631130866904 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r13 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r13\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631130866904 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r14 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r14\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631130866904 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r15 Lookup_Alphabet.v(21) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(21): inferring latch(es) for variable \"r15\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1631130866904 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r15\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866904 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r15\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866904 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r15\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866904 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r15\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866904 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r15\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866904 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r15\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866904 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r15\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866904 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r15\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866904 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r14\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866904 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r14\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866904 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r14\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866905 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r14\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866905 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r14\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866905 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r14\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866905 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r14\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866905 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r14\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866905 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r13\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866906 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r13\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866906 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r13\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866906 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r13\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866906 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r13\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866906 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r13\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866906 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r13\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866906 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r13\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866907 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r12\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866907 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r12\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866907 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r12\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866907 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r12\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866907 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r12\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866907 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r12\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866907 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r12\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866908 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r12\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866908 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r11\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866908 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r11\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866908 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r11\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866908 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r11\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866908 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r11\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866908 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r11\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866909 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r11\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866909 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r11\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866909 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r10\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866909 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r10\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866909 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r10\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866910 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r10\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866910 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r10\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866910 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r10\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866910 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r10\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866910 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r10\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866912 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r9\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866912 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r9\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866912 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r9\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866912 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r9\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866912 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r9\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866912 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r9\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r9\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r9\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r8\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r8\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r8\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r8\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r8\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r8\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r8\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r8\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r7\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r7\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r7\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r7\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r7\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r7\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r7\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866913 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r7\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866914 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r6\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866914 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r6\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866914 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r6\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866914 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r6\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866914 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r6\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866914 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r6\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866914 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r6\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866914 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r6\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866914 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r5\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866914 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r5\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866914 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r5\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866914 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r5\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866914 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r5\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866914 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r5\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866914 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r5\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866914 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r5\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r4\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r4\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r4\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r4\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r4\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r4\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r4\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r4\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r3\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r3\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r3\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r3\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r3\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r3\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r3\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r3\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r2\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r2\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r2\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r2\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866915 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r2\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r2\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r2\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r2\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r1\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r1\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r1\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r1\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r1\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r1\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r1\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r1\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[0\] Lookup_Alphabet.v(43) " "Inferred latch for \"r0\[0\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[1\] Lookup_Alphabet.v(43) " "Inferred latch for \"r0\[1\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[2\] Lookup_Alphabet.v(43) " "Inferred latch for \"r0\[2\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[3\] Lookup_Alphabet.v(43) " "Inferred latch for \"r0\[3\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[4\] Lookup_Alphabet.v(43) " "Inferred latch for \"r0\[4\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[5\] Lookup_Alphabet.v(43) " "Inferred latch for \"r0\[5\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[6\] Lookup_Alphabet.v(43) " "Inferred latch for \"r0\[6\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[7\] Lookup_Alphabet.v(43) " "Inferred latch for \"r0\[7\]\" at Lookup_Alphabet.v(43)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1631130866916 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1631130869252 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/testVGA/output_files/testVGA.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/testVGA/output_files/testVGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1631130871216 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1631130871332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631130871332 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_r " "No output dependent on input pin \"sw_r\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631130871403 "|testVGA|sw_r"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_g " "No output dependent on input pin \"sw_g\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631130871403 "|testVGA|sw_g"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_b " "No output dependent on input pin \"sw_b\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631130871403 "|testVGA|sw_b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_p1 " "No output dependent on input pin \"sw_p1\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631130871403 "|testVGA|sw_p1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_p2 " "No output dependent on input pin \"sw_p2\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631130871403 "|testVGA|sw_p2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_p3 " "No output dependent on input pin \"sw_p3\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631130871403 "|testVGA|sw_p3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_cc " "No output dependent on input pin \"sw_cc\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631130871403 "|testVGA|sw_cc"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_cp " "No output dependent on input pin \"sw_cp\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631130871403 "|testVGA|sw_cp"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1631130871403 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "690 " "Implemented 690 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1631130871404 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1631130871404 ""} { "Info" "ICUT_CUT_TM_LCELLS" "675 " "Implemented 675 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1631130871404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1631130871404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631130871445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 09 02:54:31 2021 " "Processing ended: Thu Sep 09 02:54:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631130871445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631130871445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631130871445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631130871445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631130872596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631130872598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 09 02:54:32 2021 " "Processing started: Thu Sep 09 02:54:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631130872598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1631130872598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off testVGA -c testVGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off testVGA -c testVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1631130872598 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1631130872696 ""}
{ "Info" "0" "" "Project  = testVGA" {  } {  } 0 0 "Project  = testVGA" 0 0 "Fitter" 0 0 1631130872696 ""}
{ "Info" "0" "" "Revision = testVGA" {  } {  } 0 0 "Revision = testVGA" 0 0 "Fitter" 0 0 1631130872696 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1631130872798 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "testVGA EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"testVGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1631130872809 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631130872832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631130872832 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1631130872885 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1631130872896 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1631130873137 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1631130873137 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1631130873137 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1631130873137 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 929 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1631130873140 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 930 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1631130873140 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 931 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1631130873140 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1631130873140 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 15 " "No exact pin location assignment(s) for 1 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1631130873175 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1631130873175 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "TimeQuest Timing Analyzer is analyzing 54 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1631130873308 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testVGA.sdc " "Synopsys Design Constraints File file not found: 'testVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1631130873310 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1631130873311 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1631130873318 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~reg0  " "Automatically promoted node clk~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1631130873346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk~0 " "Destination node clk~0" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 919 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1631130873346 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk " "Destination node clk" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1631130873346 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1631130873346 ""}  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 43 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1631130873346 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1631130873440 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1631130873441 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1631130873441 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631130873442 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631130873444 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1631130873445 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1631130873445 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1631130873446 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1631130873464 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1631130873465 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1631130873465 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1631130873467 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1631130873467 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1631130873467 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1631130873468 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1631130873468 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1631130873468 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 13 11 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1631130873468 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1631130873468 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1631130873468 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631130873481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1631130873935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631130874171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1631130874180 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1631130874938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631130874938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1631130875053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/testVGA/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1631130875647 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1631130875647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631130876029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1631130876030 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1631130876030 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1631130876046 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631130876049 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Found 6 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk 0 " "Pin \"clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631130876067 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pixel\[0\] 0 " "Pin \"pixel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631130876067 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pixel\[1\] 0 " "Pin \"pixel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631130876067 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pixel\[2\] 0 " "Pin \"pixel\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631130876067 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hsync_out 0 " "Pin \"hsync_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631130876067 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vsync_out 0 " "Pin \"vsync_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1631130876067 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1631130876067 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631130876243 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631130876276 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631130876475 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631130876591 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1631130876627 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/testVGA/output_files/testVGA.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/testVGA/output_files/testVGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1631130876728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631130876928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 09 02:54:36 2021 " "Processing ended: Thu Sep 09 02:54:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631130876928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631130876928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631130876928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1631130876928 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1631130877835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631130877836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 09 02:54:37 2021 " "Processing started: Thu Sep 09 02:54:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631130877836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1631130877836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off testVGA -c testVGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off testVGA -c testVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1631130877836 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1631130878309 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1631130878323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631130878623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 09 02:54:38 2021 " "Processing ended: Thu Sep 09 02:54:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631130878623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631130878623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631130878623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1631130878623 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1631130879208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1631130879748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631130879749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 09 02:54:39 2021 " "Processing started: Thu Sep 09 02:54:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631130879749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631130879749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta testVGA -c testVGA " "Command: quartus_sta testVGA -c testVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631130879749 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1631130879855 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631130880047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1631130880076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1631130880076 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "54 " "TimeQuest Timing Analyzer is analyzing 54 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1631130880158 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "testVGA.sdc " "Synopsys Design Constraints File file not found: 'testVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1631130880175 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1631130880175 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk~reg0 clk~reg0 " "create_clock -period 1.000 -name clk~reg0 clk~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880178 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50 clk_50 " "create_clock -period 1.000 -name clk_50 clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880178 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880178 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1631130880182 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1631130880189 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1631130880196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.194 " "Worst-case setup slack is -5.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.194      -244.492 clk~reg0  " "   -5.194      -244.492 clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.327         0.000 clk_50  " "    2.327         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631130880206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.093 " "Worst-case hold slack is -2.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.093        -2.093 clk_50  " "   -2.093        -2.093 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 clk~reg0  " "    0.499         0.000 clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631130880209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1631130880212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1631130880213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941        -3.425 clk_50  " "   -1.941        -3.425 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -206.276 clk~reg0  " "   -0.742      -206.276 clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631130880215 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1631130880262 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1631130880264 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1631130880289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.893 " "Worst-case setup slack is -0.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.893       -32.532 clk~reg0  " "   -0.893       -32.532 clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.343         0.000 clk_50  " "    1.343         0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631130880291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.963 " "Worst-case hold slack is -0.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963        -0.963 clk_50  " "   -0.963        -0.963 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk~reg0  " "    0.215         0.000 clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631130880301 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1631130880317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1631130880320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -2.380 clk_50  " "   -1.380        -2.380 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -139.000 clk~reg0  " "   -0.500      -139.000 clk~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1631130880324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1631130880324 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1631130880385 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1631130880407 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1631130880407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631130880471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 09 02:54:40 2021 " "Processing ended: Thu Sep 09 02:54:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631130880471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631130880471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631130880471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631130880471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631130881434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631130881434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 09 02:54:41 2021 " "Processing started: Thu Sep 09 02:54:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631130881434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631130881434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off testVGA -c testVGA " "Command: quartus_eda --read_settings_files=off --write_settings_files=off testVGA -c testVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631130881434 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "testVGA.vo\", \"testVGA_fast.vo testVGA_v.sdo testVGA_v_fast.sdo C:/altera/13.0sp1/testVGA/simulation/modelsim/ simulation " "Generated files \"testVGA.vo\", \"testVGA_fast.vo\", \"testVGA_v.sdo\" and \"testVGA_v_fast.sdo\" in directory \"C:/altera/13.0sp1/testVGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1631130882053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4523 " "Peak virtual memory: 4523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631130882094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 09 02:54:42 2021 " "Processing ended: Thu Sep 09 02:54:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631130882094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631130882094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631130882094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631130882094 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 101 s " "Quartus II Full Compilation was successful. 0 errors, 101 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631130882713 ""}
