/* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* src = "dut.sv:1.1-24.10" *)
(* top =  1  *)
module gen_test2(clk, a, b, y);
  (* src = "dut.sv:1.18-1.21" *)
  input clk;
  wire clk;
  (* src = "dut.sv:1.23-1.24" *)
  input [7:0] a;
  wire [7:0] a;
  (* src = "dut.sv:1.26-1.27" *)
  input [7:0] b;
  wire [7:0] b;
  (* src = "dut.sv:1.29-1.30" *)
  output [8:0] y;
  wire [8:0] y;
  (* \reg  = 32'd1 *)
  (* src = "dut.sv:8.11-8.16" *)
  wire [8:0] carry;
  assign carry = 9'bxxxxxxxx0;
  assign y = 9'hxxx;
endmodule
