// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Matrix_Vector_Activa_HH_
#define _Matrix_Vector_Activa_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "fc1_top_mux_83_16bkb.h"

namespace ap_rtl {

struct Matrix_Vector_Activa : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<320> > in_V_V_dout;
    sc_in< sc_logic > in_V_V_empty_n;
    sc_out< sc_logic > in_V_V_read;
    sc_out< sc_lv<64> > out_V_V_din;
    sc_in< sc_logic > out_V_V_full_n;
    sc_out< sc_logic > out_V_V_write;
    sc_in< sc_lv<32> > reps;


    // Module declarations
    Matrix_Vector_Activa(sc_module_name name);
    SC_HAS_PROCESS(Matrix_Vector_Activa);

    ~Matrix_Vector_Activa();

    sc_trace_file* mVcdFile;

    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U1;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U2;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U3;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U4;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U5;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U6;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U7;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U8;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U9;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U10;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U11;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U12;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U13;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U14;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U15;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U16;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U17;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U18;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U19;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U20;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U21;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U22;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U23;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U24;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U25;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U26;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U27;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U28;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U29;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U30;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U31;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U32;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U33;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U34;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U35;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U36;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U37;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U38;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U39;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U40;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U41;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U42;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U43;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U44;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U45;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U46;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U47;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U48;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U49;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U50;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U51;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U52;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U53;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U54;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U55;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U56;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U57;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U58;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U59;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U60;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U61;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U62;
    fc1_top_mux_83_16bkb<1,1,16,16,16,16,16,16,16,16,3,16>* fc1_top_mux_83_16bkb_U63;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > in_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln150_reg_3062;
    sc_signal< sc_logic > out_V_V_blk_n;
    sc_signal< sc_lv<1> > icmp_ln197_reg_3066;
    sc_signal< sc_lv<32> > i_0_reg_340;
    sc_signal< sc_lv<32> > add_ln147_fu_368_p2;
    sc_signal< sc_lv<32> > add_ln147_reg_3048;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > icmp_ln147_fu_379_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > i_fu_384_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln150_fu_393_p2;
    sc_signal< sc_lv<1> > icmp_ln197_fu_960_p2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_lv<16> > accu_1_V_2_fu_60;
    sc_signal< sc_lv<16> > accu_1_V_3_fu_946_p3;
    sc_signal< sc_lv<16> > accu_2_V_2_fu_64;
    sc_signal< sc_lv<16> > accu_2_V_3_fu_938_p3;
    sc_signal< sc_lv<16> > accu_3_V_2_fu_68;
    sc_signal< sc_lv<16> > accu_3_V_3_fu_930_p3;
    sc_signal< sc_lv<16> > accu_4_V_2_fu_72;
    sc_signal< sc_lv<16> > accu_4_V_3_fu_922_p3;
    sc_signal< sc_lv<16> > accu_5_V_2_fu_76;
    sc_signal< sc_lv<16> > accu_5_V_3_fu_914_p3;
    sc_signal< sc_lv<16> > accu_6_V_2_fu_80;
    sc_signal< sc_lv<16> > accu_6_V_3_fu_906_p3;
    sc_signal< sc_lv<16> > accu_7_V_2_fu_84;
    sc_signal< sc_lv<16> > accu_7_V_3_fu_898_p3;
    sc_signal< sc_lv<32> > sf_1_fu_88;
    sc_signal< sc_lv<32> > sf_fu_954_p2;
    sc_signal< sc_lv<32> > nf_0_fu_92;
    sc_signal< sc_lv<32> > select_ln212_fu_2362_p3;
    sc_signal< sc_lv<16> > neust_V_1_0_0177_fu_96;
    sc_signal< sc_lv<16> > neust_V_1_0_1_fu_1022_p10;
    sc_signal< sc_lv<16> > neust_V_2_0_0178_fu_100;
    sc_signal< sc_lv<16> > neust_V_2_0_1_fu_1214_p10;
    sc_signal< sc_lv<16> > neust_V_3_0_0179_fu_104;
    sc_signal< sc_lv<16> > neust_V_3_0_1_fu_1406_p10;
    sc_signal< sc_lv<16> > neust_V_4_0_0180_fu_108;
    sc_signal< sc_lv<16> > neust_V_4_0_1_fu_1598_p10;
    sc_signal< sc_lv<16> > neust_V_5_0_0181_fu_112;
    sc_signal< sc_lv<16> > neust_V_5_0_1_fu_1790_p10;
    sc_signal< sc_lv<16> > neust_V_6_0_0182_fu_116;
    sc_signal< sc_lv<16> > neust_V_6_0_1_fu_1982_p10;
    sc_signal< sc_lv<16> > neust_V_7_0_0183_fu_120;
    sc_signal< sc_lv<16> > neust_V_7_0_1_fu_2174_p10;
    sc_signal< sc_lv<16> > neust_V_9_0_0185_fu_124;
    sc_signal< sc_lv<16> > neust_V_9_0_1_fu_1044_p10;
    sc_signal< sc_lv<16> > neust_V_10_0_0186_fu_128;
    sc_signal< sc_lv<16> > neust_V_10_0_1_fu_1236_p10;
    sc_signal< sc_lv<16> > neust_V_11_0_0187_fu_132;
    sc_signal< sc_lv<16> > neust_V_11_0_1_fu_1428_p10;
    sc_signal< sc_lv<16> > neust_V_12_0_0188_fu_136;
    sc_signal< sc_lv<16> > neust_V_12_0_1_fu_1620_p10;
    sc_signal< sc_lv<16> > neust_V_13_0_0189_fu_140;
    sc_signal< sc_lv<16> > neust_V_13_0_1_fu_1812_p10;
    sc_signal< sc_lv<16> > neust_V_14_0_0190_fu_144;
    sc_signal< sc_lv<16> > neust_V_14_0_1_fu_2004_p10;
    sc_signal< sc_lv<16> > neust_V_15_0_0191_fu_148;
    sc_signal< sc_lv<16> > neust_V_15_0_1_fu_2196_p10;
    sc_signal< sc_lv<16> > neust_V_17_0_0193_fu_152;
    sc_signal< sc_lv<16> > neust_V_17_0_1_fu_1066_p10;
    sc_signal< sc_lv<16> > neust_V_18_0_0194_fu_156;
    sc_signal< sc_lv<16> > neust_V_18_0_1_fu_1258_p10;
    sc_signal< sc_lv<16> > neust_V_19_0_0195_fu_160;
    sc_signal< sc_lv<16> > neust_V_19_0_1_fu_1450_p10;
    sc_signal< sc_lv<16> > neust_V_20_0_0196_fu_164;
    sc_signal< sc_lv<16> > neust_V_20_0_1_fu_1642_p10;
    sc_signal< sc_lv<16> > neust_V_21_0_0197_fu_168;
    sc_signal< sc_lv<16> > neust_V_21_0_1_fu_1834_p10;
    sc_signal< sc_lv<16> > neust_V_22_0_0198_fu_172;
    sc_signal< sc_lv<16> > neust_V_22_0_1_fu_2026_p10;
    sc_signal< sc_lv<16> > neust_V_23_0_0199_fu_176;
    sc_signal< sc_lv<16> > neust_V_23_0_1_fu_2218_p10;
    sc_signal< sc_lv<16> > neust_V_25_0_0201_fu_180;
    sc_signal< sc_lv<16> > neust_V_25_0_1_fu_1088_p10;
    sc_signal< sc_lv<16> > neust_V_26_0_0202_fu_184;
    sc_signal< sc_lv<16> > neust_V_26_0_1_fu_1280_p10;
    sc_signal< sc_lv<16> > neust_V_27_0_0203_fu_188;
    sc_signal< sc_lv<16> > neust_V_27_0_1_fu_1472_p10;
    sc_signal< sc_lv<16> > neust_V_28_0_0204_fu_192;
    sc_signal< sc_lv<16> > neust_V_28_0_1_fu_1664_p10;
    sc_signal< sc_lv<16> > neust_V_29_0_0205_fu_196;
    sc_signal< sc_lv<16> > neust_V_29_0_1_fu_1856_p10;
    sc_signal< sc_lv<16> > neust_V_30_0_0206_fu_200;
    sc_signal< sc_lv<16> > neust_V_30_0_1_fu_2048_p10;
    sc_signal< sc_lv<16> > neust_V_31_0_0207_fu_204;
    sc_signal< sc_lv<16> > neust_V_31_0_1_fu_2240_p10;
    sc_signal< sc_lv<16> > neust_V_33_0_0209_fu_208;
    sc_signal< sc_lv<16> > neust_V_33_0_1_fu_1110_p10;
    sc_signal< sc_lv<16> > neust_V_34_0_0210_fu_212;
    sc_signal< sc_lv<16> > neust_V_34_0_1_fu_1302_p10;
    sc_signal< sc_lv<16> > neust_V_35_0_0211_fu_216;
    sc_signal< sc_lv<16> > neust_V_35_0_1_fu_1494_p10;
    sc_signal< sc_lv<16> > neust_V_36_0_0212_fu_220;
    sc_signal< sc_lv<16> > neust_V_36_0_1_fu_1686_p10;
    sc_signal< sc_lv<16> > neust_V_37_0_0213_fu_224;
    sc_signal< sc_lv<16> > neust_V_37_0_1_fu_1878_p10;
    sc_signal< sc_lv<16> > neust_V_38_0_0214_fu_228;
    sc_signal< sc_lv<16> > neust_V_38_0_1_fu_2070_p10;
    sc_signal< sc_lv<16> > neust_V_39_0_0215_fu_232;
    sc_signal< sc_lv<16> > neust_V_39_0_1_fu_2262_p10;
    sc_signal< sc_lv<16> > neust_V_41_0_0217_fu_236;
    sc_signal< sc_lv<16> > neust_V_41_0_1_fu_1132_p10;
    sc_signal< sc_lv<16> > neust_V_42_0_0218_fu_240;
    sc_signal< sc_lv<16> > neust_V_42_0_1_fu_1324_p10;
    sc_signal< sc_lv<16> > neust_V_43_0_0219_fu_244;
    sc_signal< sc_lv<16> > neust_V_43_0_1_fu_1516_p10;
    sc_signal< sc_lv<16> > neust_V_44_0_0220_fu_248;
    sc_signal< sc_lv<16> > neust_V_44_0_1_fu_1708_p10;
    sc_signal< sc_lv<16> > neust_V_45_0_0221_fu_252;
    sc_signal< sc_lv<16> > neust_V_45_0_1_fu_1900_p10;
    sc_signal< sc_lv<16> > neust_V_46_0_0222_fu_256;
    sc_signal< sc_lv<16> > neust_V_46_0_1_fu_2092_p10;
    sc_signal< sc_lv<16> > neust_V_47_0_0223_fu_260;
    sc_signal< sc_lv<16> > neust_V_47_0_1_fu_2284_p10;
    sc_signal< sc_lv<16> > neust_V_49_0_0225_fu_264;
    sc_signal< sc_lv<16> > neust_V_49_0_1_fu_1154_p10;
    sc_signal< sc_lv<16> > neust_V_50_0_0226_fu_268;
    sc_signal< sc_lv<16> > neust_V_50_0_1_fu_1346_p10;
    sc_signal< sc_lv<16> > neust_V_51_0_0227_fu_272;
    sc_signal< sc_lv<16> > neust_V_51_0_1_fu_1538_p10;
    sc_signal< sc_lv<16> > neust_V_52_0_0228_fu_276;
    sc_signal< sc_lv<16> > neust_V_52_0_1_fu_1730_p10;
    sc_signal< sc_lv<16> > neust_V_53_0_0229_fu_280;
    sc_signal< sc_lv<16> > neust_V_53_0_1_fu_1922_p10;
    sc_signal< sc_lv<16> > neust_V_54_0_0230_fu_284;
    sc_signal< sc_lv<16> > neust_V_54_0_1_fu_2114_p10;
    sc_signal< sc_lv<16> > neust_V_55_0_0231_fu_288;
    sc_signal< sc_lv<16> > neust_V_55_0_1_fu_2306_p10;
    sc_signal< sc_lv<16> > neust_V_57_0_0233_fu_292;
    sc_signal< sc_lv<16> > neust_V_57_0_1_fu_1176_p10;
    sc_signal< sc_lv<16> > neust_V_58_0_0234_fu_296;
    sc_signal< sc_lv<16> > neust_V_58_0_1_fu_1368_p10;
    sc_signal< sc_lv<16> > neust_V_59_0_0235_fu_300;
    sc_signal< sc_lv<16> > neust_V_59_0_1_fu_1560_p10;
    sc_signal< sc_lv<16> > neust_V_60_0_0236_fu_304;
    sc_signal< sc_lv<16> > neust_V_60_0_1_fu_1752_p10;
    sc_signal< sc_lv<16> > neust_V_61_0_0237_fu_308;
    sc_signal< sc_lv<16> > neust_V_61_0_1_fu_1944_p10;
    sc_signal< sc_lv<16> > neust_V_62_0_0238_fu_312;
    sc_signal< sc_lv<16> > neust_V_62_0_1_fu_2136_p10;
    sc_signal< sc_lv<16> > neust_V_63_0_0239_fu_316;
    sc_signal< sc_lv<16> > neust_V_63_0_1_fu_2328_p10;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > shl_ln147_fu_356_p2;
    sc_signal< sc_lv<32> > shl_ln147_1_fu_362_p2;
    sc_signal< sc_lv<3> > trunc_ln169_fu_600_p1;
    sc_signal< sc_lv<16> > phi_ln169_1_fu_604_p10;
    sc_signal< sc_lv<12> > trunc_ln1333_1_fu_626_p4;
    sc_signal< sc_lv<16> > sext_ln1333_fu_636_p1;
    sc_signal< sc_lv<16> > phi_ln169_2_fu_646_p10;
    sc_signal< sc_lv<12> > trunc_ln1333_2_fu_668_p4;
    sc_signal< sc_lv<16> > sext_ln1333_1_fu_678_p1;
    sc_signal< sc_lv<16> > phi_ln169_3_fu_688_p10;
    sc_signal< sc_lv<12> > trunc_ln1333_3_fu_710_p4;
    sc_signal< sc_lv<16> > sext_ln1333_2_fu_720_p1;
    sc_signal< sc_lv<16> > phi_ln169_4_fu_730_p10;
    sc_signal< sc_lv<12> > trunc_ln1333_4_fu_752_p4;
    sc_signal< sc_lv<16> > sext_ln1333_3_fu_762_p1;
    sc_signal< sc_lv<16> > phi_ln169_5_fu_772_p10;
    sc_signal< sc_lv<12> > trunc_ln1333_5_fu_794_p4;
    sc_signal< sc_lv<16> > sext_ln1333_4_fu_804_p1;
    sc_signal< sc_lv<16> > phi_ln169_6_fu_814_p10;
    sc_signal< sc_lv<12> > trunc_ln1333_6_fu_836_p4;
    sc_signal< sc_lv<16> > sext_ln1333_5_fu_846_p1;
    sc_signal< sc_lv<16> > phi_ln169_7_fu_856_p10;
    sc_signal< sc_lv<12> > trunc_ln1333_7_fu_878_p4;
    sc_signal< sc_lv<16> > sext_ln1333_6_fu_888_p1;
    sc_signal< sc_lv<1> > icmp_ln165_fu_594_p2;
    sc_signal< sc_lv<16> > accu_7_V_fu_892_p2;
    sc_signal< sc_lv<16> > accu_6_V_fu_850_p2;
    sc_signal< sc_lv<16> > accu_5_V_fu_808_p2;
    sc_signal< sc_lv<16> > accu_4_V_fu_766_p2;
    sc_signal< sc_lv<16> > accu_3_V_fu_724_p2;
    sc_signal< sc_lv<16> > accu_2_V_fu_682_p2;
    sc_signal< sc_lv<16> > accu_1_V_fu_640_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_1006_p3;
    sc_signal< sc_lv<16> > select_ln204_fu_1014_p3;
    sc_signal< sc_lv<1> > tmp_2_fu_1198_p3;
    sc_signal< sc_lv<16> > select_ln204_1_fu_1206_p3;
    sc_signal< sc_lv<1> > tmp_3_fu_1390_p3;
    sc_signal< sc_lv<16> > select_ln204_2_fu_1398_p3;
    sc_signal< sc_lv<1> > tmp_4_fu_1582_p3;
    sc_signal< sc_lv<16> > select_ln204_3_fu_1590_p3;
    sc_signal< sc_lv<1> > tmp_5_fu_1774_p3;
    sc_signal< sc_lv<16> > select_ln204_4_fu_1782_p3;
    sc_signal< sc_lv<1> > tmp_6_fu_1966_p3;
    sc_signal< sc_lv<16> > select_ln204_5_fu_1974_p3;
    sc_signal< sc_lv<1> > tmp_7_fu_2158_p3;
    sc_signal< sc_lv<16> > select_ln204_6_fu_2166_p3;
    sc_signal< sc_lv<32> > nf_fu_2350_p2;
    sc_signal< sc_lv<1> > icmp_ln212_fu_2356_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state4;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_accu_1_V_3_fu_946_p3();
    void thread_accu_1_V_fu_640_p2();
    void thread_accu_2_V_3_fu_938_p3();
    void thread_accu_2_V_fu_682_p2();
    void thread_accu_3_V_3_fu_930_p3();
    void thread_accu_3_V_fu_724_p2();
    void thread_accu_4_V_3_fu_922_p3();
    void thread_accu_4_V_fu_766_p2();
    void thread_accu_5_V_3_fu_914_p3();
    void thread_accu_5_V_fu_808_p2();
    void thread_accu_6_V_3_fu_906_p3();
    void thread_accu_6_V_fu_850_p2();
    void thread_accu_7_V_3_fu_898_p3();
    void thread_accu_7_V_fu_892_p2();
    void thread_add_ln147_fu_368_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_i_fu_384_p2();
    void thread_icmp_ln147_fu_379_p2();
    void thread_icmp_ln150_fu_393_p2();
    void thread_icmp_ln165_fu_594_p2();
    void thread_icmp_ln197_fu_960_p2();
    void thread_icmp_ln212_fu_2356_p2();
    void thread_in_V_V_blk_n();
    void thread_in_V_V_read();
    void thread_nf_fu_2350_p2();
    void thread_out_V_V_blk_n();
    void thread_out_V_V_din();
    void thread_out_V_V_write();
    void thread_select_ln204_1_fu_1206_p3();
    void thread_select_ln204_2_fu_1398_p3();
    void thread_select_ln204_3_fu_1590_p3();
    void thread_select_ln204_4_fu_1782_p3();
    void thread_select_ln204_5_fu_1974_p3();
    void thread_select_ln204_6_fu_2166_p3();
    void thread_select_ln204_fu_1014_p3();
    void thread_select_ln212_fu_2362_p3();
    void thread_sext_ln1333_1_fu_678_p1();
    void thread_sext_ln1333_2_fu_720_p1();
    void thread_sext_ln1333_3_fu_762_p1();
    void thread_sext_ln1333_4_fu_804_p1();
    void thread_sext_ln1333_5_fu_846_p1();
    void thread_sext_ln1333_6_fu_888_p1();
    void thread_sext_ln1333_fu_636_p1();
    void thread_sf_fu_954_p2();
    void thread_shl_ln147_1_fu_362_p2();
    void thread_shl_ln147_fu_356_p2();
    void thread_tmp_1_fu_1006_p3();
    void thread_tmp_2_fu_1198_p3();
    void thread_tmp_3_fu_1390_p3();
    void thread_tmp_4_fu_1582_p3();
    void thread_tmp_5_fu_1774_p3();
    void thread_tmp_6_fu_1966_p3();
    void thread_tmp_7_fu_2158_p3();
    void thread_trunc_ln1333_1_fu_626_p4();
    void thread_trunc_ln1333_2_fu_668_p4();
    void thread_trunc_ln1333_3_fu_710_p4();
    void thread_trunc_ln1333_4_fu_752_p4();
    void thread_trunc_ln1333_5_fu_794_p4();
    void thread_trunc_ln1333_6_fu_836_p4();
    void thread_trunc_ln1333_7_fu_878_p4();
    void thread_trunc_ln169_fu_600_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
