\hypertarget{structUSART__ClockInitTypeDef}{
\section{USART\_\-ClockInitTypeDef Struct Reference}
\label{structUSART__ClockInitTypeDef}\index{USART\_\-ClockInitTypeDef@{USART\_\-ClockInitTypeDef}}
}


USART Clock Init Structure definition.  




{\ttfamily \#include $<$stm32f10x\_\-usart.h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint16\_\-t \hyperlink{structUSART__ClockInitTypeDef_a229ba7c3f9a4d6d56513e6899f6c6693}{USART\_\-Clock}
\item 
uint16\_\-t \hyperlink{structUSART__ClockInitTypeDef_a01450cba8a40cf9a624b25979dc6aa77}{USART\_\-CPOL}
\item 
uint16\_\-t \hyperlink{structUSART__ClockInitTypeDef_abda3a2172bd5819e1c207dc0d1c822d8}{USART\_\-CPHA}
\item 
uint16\_\-t \hyperlink{structUSART__ClockInitTypeDef_ab1b28d63d2be6e57849666d78a4467bd}{USART\_\-LastBit}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
USART Clock Init Structure definition. 

\subsection{Member Data Documentation}
\hypertarget{structUSART__ClockInitTypeDef_a229ba7c3f9a4d6d56513e6899f6c6693}{
\index{USART\_\-ClockInitTypeDef@{USART\_\-ClockInitTypeDef}!USART\_\-Clock@{USART\_\-Clock}}
\index{USART\_\-Clock@{USART\_\-Clock}!USART_ClockInitTypeDef@{USART\_\-ClockInitTypeDef}}
\subsubsection[{USART\_\-Clock}]{\setlength{\rightskip}{0pt plus 5cm}uint16\_\-t {\bf USART\_\-ClockInitTypeDef::USART\_\-Clock}}}
\label{structUSART__ClockInitTypeDef_a229ba7c3f9a4d6d56513e6899f6c6693}
Specifies whether the USART clock is enabled or disabled. This parameter can be a value of \hyperlink{group__USART__Clock}{USART\_\-Clock} \hypertarget{structUSART__ClockInitTypeDef_abda3a2172bd5819e1c207dc0d1c822d8}{
\index{USART\_\-ClockInitTypeDef@{USART\_\-ClockInitTypeDef}!USART\_\-CPHA@{USART\_\-CPHA}}
\index{USART\_\-CPHA@{USART\_\-CPHA}!USART_ClockInitTypeDef@{USART\_\-ClockInitTypeDef}}
\subsubsection[{USART\_\-CPHA}]{\setlength{\rightskip}{0pt plus 5cm}uint16\_\-t {\bf USART\_\-ClockInitTypeDef::USART\_\-CPHA}}}
\label{structUSART__ClockInitTypeDef_abda3a2172bd5819e1c207dc0d1c822d8}
Specifies the clock transition on which the bit capture is made. This parameter can be a value of \hyperlink{group__USART__Clock__Phase}{USART\_\-Clock\_\-Phase} \hypertarget{structUSART__ClockInitTypeDef_a01450cba8a40cf9a624b25979dc6aa77}{
\index{USART\_\-ClockInitTypeDef@{USART\_\-ClockInitTypeDef}!USART\_\-CPOL@{USART\_\-CPOL}}
\index{USART\_\-CPOL@{USART\_\-CPOL}!USART_ClockInitTypeDef@{USART\_\-ClockInitTypeDef}}
\subsubsection[{USART\_\-CPOL}]{\setlength{\rightskip}{0pt plus 5cm}uint16\_\-t {\bf USART\_\-ClockInitTypeDef::USART\_\-CPOL}}}
\label{structUSART__ClockInitTypeDef_a01450cba8a40cf9a624b25979dc6aa77}
Specifies the steady state value of the serial clock. This parameter can be a value of \hyperlink{group__USART__Clock__Polarity}{USART\_\-Clock\_\-Polarity} \hypertarget{structUSART__ClockInitTypeDef_ab1b28d63d2be6e57849666d78a4467bd}{
\index{USART\_\-ClockInitTypeDef@{USART\_\-ClockInitTypeDef}!USART\_\-LastBit@{USART\_\-LastBit}}
\index{USART\_\-LastBit@{USART\_\-LastBit}!USART_ClockInitTypeDef@{USART\_\-ClockInitTypeDef}}
\subsubsection[{USART\_\-LastBit}]{\setlength{\rightskip}{0pt plus 5cm}uint16\_\-t {\bf USART\_\-ClockInitTypeDef::USART\_\-LastBit}}}
\label{structUSART__ClockInitTypeDef_ab1b28d63d2be6e57849666d78a4467bd}
Specifies whether the clock pulse corresponding to the last transmitted data bit (MSB) has to be output on the SCLK pin in synchronous mode. This parameter can be a value of \hyperlink{group__USART__Last__Bit}{USART\_\-Last\_\-Bit} 

The documentation for this struct was generated from the following file:\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f10x__usart_8h}{stm32f10x\_\-usart.h}\end{DoxyCompactItemize}
