
Modulin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a20  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000184  08004bb0  08004bb0  00014bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d34  08004d34  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08004d34  08004d34  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004d34  08004d34  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d34  08004d34  00014d34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004d38  08004d38  00014d38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08004d3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002005c  2**0
                  CONTENTS
 10 .bss          000002ac  2000005c  2000005c  0002005c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000308  20000308  0002005c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000fe5b  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002869  00000000  00000000  0002ff2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000cf0  00000000  00000000  00032798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000009f4  00000000  00000000  00033488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001c833  00000000  00000000  00033e7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00012c3e  00000000  00000000  000506af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000a4f32  00000000  00000000  000632ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003900  00000000  00000000  00108220  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000061  00000000  00000000  0010bb20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004b98 	.word	0x08004b98

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08004b98 	.word	0x08004b98

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b086      	sub	sp, #24
 8000284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000286:	463b      	mov	r3, r7
 8000288:	2200      	movs	r2, #0
 800028a:	601a      	str	r2, [r3, #0]
 800028c:	605a      	str	r2, [r3, #4]
 800028e:	609a      	str	r2, [r3, #8]
 8000290:	60da      	str	r2, [r3, #12]
 8000292:	611a      	str	r2, [r3, #16]
 8000294:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000296:	4b27      	ldr	r3, [pc, #156]	; (8000334 <MX_ADC2_Init+0xb4>)
 8000298:	4a27      	ldr	r2, [pc, #156]	; (8000338 <MX_ADC2_Init+0xb8>)
 800029a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800029c:	4b25      	ldr	r3, [pc, #148]	; (8000334 <MX_ADC2_Init+0xb4>)
 800029e:	2200      	movs	r2, #0
 80002a0:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80002a2:	4b24      	ldr	r3, [pc, #144]	; (8000334 <MX_ADC2_Init+0xb4>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80002a8:	4b22      	ldr	r3, [pc, #136]	; (8000334 <MX_ADC2_Init+0xb4>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80002ae:	4b21      	ldr	r3, [pc, #132]	; (8000334 <MX_ADC2_Init+0xb4>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80002b4:	4b1f      	ldr	r3, [pc, #124]	; (8000334 <MX_ADC2_Init+0xb4>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80002bc:	4b1d      	ldr	r3, [pc, #116]	; (8000334 <MX_ADC2_Init+0xb4>)
 80002be:	2200      	movs	r2, #0
 80002c0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80002c2:	4b1c      	ldr	r3, [pc, #112]	; (8000334 <MX_ADC2_Init+0xb4>)
 80002c4:	2201      	movs	r2, #1
 80002c6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002c8:	4b1a      	ldr	r3, [pc, #104]	; (8000334 <MX_ADC2_Init+0xb4>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80002ce:	4b19      	ldr	r3, [pc, #100]	; (8000334 <MX_ADC2_Init+0xb4>)
 80002d0:	2201      	movs	r2, #1
 80002d2:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80002d4:	4b17      	ldr	r3, [pc, #92]	; (8000334 <MX_ADC2_Init+0xb4>)
 80002d6:	2200      	movs	r2, #0
 80002d8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80002dc:	4b15      	ldr	r3, [pc, #84]	; (8000334 <MX_ADC2_Init+0xb4>)
 80002de:	2204      	movs	r2, #4
 80002e0:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80002e2:	4b14      	ldr	r3, [pc, #80]	; (8000334 <MX_ADC2_Init+0xb4>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80002e8:	4b12      	ldr	r3, [pc, #72]	; (8000334 <MX_ADC2_Init+0xb4>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80002ee:	4811      	ldr	r0, [pc, #68]	; (8000334 <MX_ADC2_Init+0xb4>)
 80002f0:	f000 fcb4 	bl	8000c5c <HAL_ADC_Init>
 80002f4:	4603      	mov	r3, r0
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 80002fa:	f000 faeb 	bl	80008d4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80002fe:	2301      	movs	r3, #1
 8000300:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000302:	2301      	movs	r3, #1
 8000304:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000306:	2300      	movs	r3, #0
 8000308:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800030a:	2300      	movs	r3, #0
 800030c:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800030e:	2300      	movs	r3, #0
 8000310:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000312:	2300      	movs	r3, #0
 8000314:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000316:	463b      	mov	r3, r7
 8000318:	4619      	mov	r1, r3
 800031a:	4806      	ldr	r0, [pc, #24]	; (8000334 <MX_ADC2_Init+0xb4>)
 800031c:	f000 ffc2 	bl	80012a4 <HAL_ADC_ConfigChannel>
 8000320:	4603      	mov	r3, r0
 8000322:	2b00      	cmp	r3, #0
 8000324:	d001      	beq.n	800032a <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8000326:	f000 fad5 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800032a:	bf00      	nop
 800032c:	3718      	adds	r7, #24
 800032e:	46bd      	mov	sp, r7
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	20000078 	.word	0x20000078
 8000338:	50000100 	.word	0x50000100

0800033c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b08a      	sub	sp, #40	; 0x28
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000344:	f107 0314 	add.w	r3, r7, #20
 8000348:	2200      	movs	r2, #0
 800034a:	601a      	str	r2, [r3, #0]
 800034c:	605a      	str	r2, [r3, #4]
 800034e:	609a      	str	r2, [r3, #8]
 8000350:	60da      	str	r2, [r3, #12]
 8000352:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a15      	ldr	r2, [pc, #84]	; (80003b0 <HAL_ADC_MspInit+0x74>)
 800035a:	4293      	cmp	r3, r2
 800035c:	d124      	bne.n	80003a8 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800035e:	4b15      	ldr	r3, [pc, #84]	; (80003b4 <HAL_ADC_MspInit+0x78>)
 8000360:	695b      	ldr	r3, [r3, #20]
 8000362:	4a14      	ldr	r2, [pc, #80]	; (80003b4 <HAL_ADC_MspInit+0x78>)
 8000364:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000368:	6153      	str	r3, [r2, #20]
 800036a:	4b12      	ldr	r3, [pc, #72]	; (80003b4 <HAL_ADC_MspInit+0x78>)
 800036c:	695b      	ldr	r3, [r3, #20]
 800036e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000372:	613b      	str	r3, [r7, #16]
 8000374:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000376:	4b0f      	ldr	r3, [pc, #60]	; (80003b4 <HAL_ADC_MspInit+0x78>)
 8000378:	695b      	ldr	r3, [r3, #20]
 800037a:	4a0e      	ldr	r2, [pc, #56]	; (80003b4 <HAL_ADC_MspInit+0x78>)
 800037c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000380:	6153      	str	r3, [r2, #20]
 8000382:	4b0c      	ldr	r3, [pc, #48]	; (80003b4 <HAL_ADC_MspInit+0x78>)
 8000384:	695b      	ldr	r3, [r3, #20]
 8000386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800038a:	60fb      	str	r3, [r7, #12]
 800038c:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PA4     ------> ADC2_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800038e:	2310      	movs	r3, #16
 8000390:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000392:	2303      	movs	r3, #3
 8000394:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000396:	2300      	movs	r3, #0
 8000398:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800039a:	f107 0314 	add.w	r3, r7, #20
 800039e:	4619      	mov	r1, r3
 80003a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003a4:	f001 fce6 	bl	8001d74 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80003a8:	bf00      	nop
 80003aa:	3728      	adds	r7, #40	; 0x28
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	50000100 	.word	0x50000100
 80003b4:	40021000 	.word	0x40021000

080003b8 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b084      	sub	sp, #16
 80003bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80003be:	1d3b      	adds	r3, r7, #4
 80003c0:	2200      	movs	r2, #0
 80003c2:	601a      	str	r2, [r3, #0]
 80003c4:	605a      	str	r2, [r3, #4]
 80003c6:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80003c8:	4b0e      	ldr	r3, [pc, #56]	; (8000404 <MX_DAC1_Init+0x4c>)
 80003ca:	4a0f      	ldr	r2, [pc, #60]	; (8000408 <MX_DAC1_Init+0x50>)
 80003cc:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80003ce:	480d      	ldr	r0, [pc, #52]	; (8000404 <MX_DAC1_Init+0x4c>)
 80003d0:	f001 fbd5 	bl	8001b7e <HAL_DAC_Init>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 80003da:	f000 fa7b 	bl	80008d4 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80003de:	2300      	movs	r3, #0
 80003e0:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputSwitch = DAC_OUTPUTSWITCH_ENABLE;
 80003e2:	2302      	movs	r3, #2
 80003e4:	60fb      	str	r3, [r7, #12]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80003e6:	1d3b      	adds	r3, r7, #4
 80003e8:	2210      	movs	r2, #16
 80003ea:	4619      	mov	r1, r3
 80003ec:	4805      	ldr	r0, [pc, #20]	; (8000404 <MX_DAC1_Init+0x4c>)
 80003ee:	f001 fc59 	bl	8001ca4 <HAL_DAC_ConfigChannel>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d001      	beq.n	80003fc <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 80003f8:	f000 fa6c 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80003fc:	bf00      	nop
 80003fe:	3710      	adds	r7, #16
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}
 8000404:	200000c8 	.word	0x200000c8
 8000408:	40007400 	.word	0x40007400

0800040c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b08a      	sub	sp, #40	; 0x28
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000414:	f107 0314 	add.w	r3, r7, #20
 8000418:	2200      	movs	r2, #0
 800041a:	601a      	str	r2, [r3, #0]
 800041c:	605a      	str	r2, [r3, #4]
 800041e:	609a      	str	r2, [r3, #8]
 8000420:	60da      	str	r2, [r3, #12]
 8000422:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	4a15      	ldr	r2, [pc, #84]	; (8000480 <HAL_DAC_MspInit+0x74>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d124      	bne.n	8000478 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800042e:	4b15      	ldr	r3, [pc, #84]	; (8000484 <HAL_DAC_MspInit+0x78>)
 8000430:	69db      	ldr	r3, [r3, #28]
 8000432:	4a14      	ldr	r2, [pc, #80]	; (8000484 <HAL_DAC_MspInit+0x78>)
 8000434:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000438:	61d3      	str	r3, [r2, #28]
 800043a:	4b12      	ldr	r3, [pc, #72]	; (8000484 <HAL_DAC_MspInit+0x78>)
 800043c:	69db      	ldr	r3, [r3, #28]
 800043e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000442:	613b      	str	r3, [r7, #16]
 8000444:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000446:	4b0f      	ldr	r3, [pc, #60]	; (8000484 <HAL_DAC_MspInit+0x78>)
 8000448:	695b      	ldr	r3, [r3, #20]
 800044a:	4a0e      	ldr	r2, [pc, #56]	; (8000484 <HAL_DAC_MspInit+0x78>)
 800044c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000450:	6153      	str	r3, [r2, #20]
 8000452:	4b0c      	ldr	r3, [pc, #48]	; (8000484 <HAL_DAC_MspInit+0x78>)
 8000454:	695b      	ldr	r3, [r3, #20]
 8000456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800045a:	60fb      	str	r3, [r7, #12]
 800045c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800045e:	2320      	movs	r3, #32
 8000460:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000462:	2303      	movs	r3, #3
 8000464:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000466:	2300      	movs	r3, #0
 8000468:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800046a:	f107 0314 	add.w	r3, r7, #20
 800046e:	4619      	mov	r1, r3
 8000470:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000474:	f001 fc7e 	bl	8001d74 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8000478:	bf00      	nop
 800047a:	3728      	adds	r7, #40	; 0x28
 800047c:	46bd      	mov	sp, r7
 800047e:	bd80      	pop	{r7, pc}
 8000480:	40007400 	.word	0x40007400
 8000484:	40021000 	.word	0x40021000

08000488 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b088      	sub	sp, #32
 800048c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800048e:	f107 030c 	add.w	r3, r7, #12
 8000492:	2200      	movs	r2, #0
 8000494:	601a      	str	r2, [r3, #0]
 8000496:	605a      	str	r2, [r3, #4]
 8000498:	609a      	str	r2, [r3, #8]
 800049a:	60da      	str	r2, [r3, #12]
 800049c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800049e:	4b21      	ldr	r3, [pc, #132]	; (8000524 <MX_GPIO_Init+0x9c>)
 80004a0:	695b      	ldr	r3, [r3, #20]
 80004a2:	4a20      	ldr	r2, [pc, #128]	; (8000524 <MX_GPIO_Init+0x9c>)
 80004a4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80004a8:	6153      	str	r3, [r2, #20]
 80004aa:	4b1e      	ldr	r3, [pc, #120]	; (8000524 <MX_GPIO_Init+0x9c>)
 80004ac:	695b      	ldr	r3, [r3, #20]
 80004ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80004b2:	60bb      	str	r3, [r7, #8]
 80004b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004b6:	4b1b      	ldr	r3, [pc, #108]	; (8000524 <MX_GPIO_Init+0x9c>)
 80004b8:	695b      	ldr	r3, [r3, #20]
 80004ba:	4a1a      	ldr	r2, [pc, #104]	; (8000524 <MX_GPIO_Init+0x9c>)
 80004bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004c0:	6153      	str	r3, [r2, #20]
 80004c2:	4b18      	ldr	r3, [pc, #96]	; (8000524 <MX_GPIO_Init+0x9c>)
 80004c4:	695b      	ldr	r3, [r3, #20]
 80004c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004ca:	607b      	str	r3, [r7, #4]
 80004cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004ce:	4b15      	ldr	r3, [pc, #84]	; (8000524 <MX_GPIO_Init+0x9c>)
 80004d0:	695b      	ldr	r3, [r3, #20]
 80004d2:	4a14      	ldr	r2, [pc, #80]	; (8000524 <MX_GPIO_Init+0x9c>)
 80004d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80004d8:	6153      	str	r3, [r2, #20]
 80004da:	4b12      	ldr	r3, [pc, #72]	; (8000524 <MX_GPIO_Init+0x9c>)
 80004dc:	695b      	ldr	r3, [r3, #20]
 80004de:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80004e2:	603b      	str	r3, [r7, #0]
 80004e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 80004e6:	2380      	movs	r3, #128	; 0x80
 80004e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004ea:	2300      	movs	r3, #0
 80004ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ee:	2300      	movs	r3, #0
 80004f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 80004f2:	f107 030c 	add.w	r3, r7, #12
 80004f6:	4619      	mov	r1, r3
 80004f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80004fc:	f001 fc3a 	bl	8001d74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MODE_Pin;
 8000500:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000504:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000506:	2300      	movs	r3, #0
 8000508:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800050a:	2302      	movs	r3, #2
 800050c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(MODE_GPIO_Port, &GPIO_InitStruct);
 800050e:	f107 030c 	add.w	r3, r7, #12
 8000512:	4619      	mov	r1, r3
 8000514:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000518:	f001 fc2c 	bl	8001d74 <HAL_GPIO_Init>

}
 800051c:	bf00      	nop
 800051e:	3720      	adds	r7, #32
 8000520:	46bd      	mov	sp, r7
 8000522:	bd80      	pop	{r7, pc}
 8000524:	40021000 	.word	0x40021000

08000528 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800052c:	4b1b      	ldr	r3, [pc, #108]	; (800059c <MX_I2C1_Init+0x74>)
 800052e:	4a1c      	ldr	r2, [pc, #112]	; (80005a0 <MX_I2C1_Init+0x78>)
 8000530:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000532:	4b1a      	ldr	r3, [pc, #104]	; (800059c <MX_I2C1_Init+0x74>)
 8000534:	4a1b      	ldr	r2, [pc, #108]	; (80005a4 <MX_I2C1_Init+0x7c>)
 8000536:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000538:	4b18      	ldr	r3, [pc, #96]	; (800059c <MX_I2C1_Init+0x74>)
 800053a:	2200      	movs	r2, #0
 800053c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800053e:	4b17      	ldr	r3, [pc, #92]	; (800059c <MX_I2C1_Init+0x74>)
 8000540:	2201      	movs	r2, #1
 8000542:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000544:	4b15      	ldr	r3, [pc, #84]	; (800059c <MX_I2C1_Init+0x74>)
 8000546:	2200      	movs	r2, #0
 8000548:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800054a:	4b14      	ldr	r3, [pc, #80]	; (800059c <MX_I2C1_Init+0x74>)
 800054c:	2200      	movs	r2, #0
 800054e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000550:	4b12      	ldr	r3, [pc, #72]	; (800059c <MX_I2C1_Init+0x74>)
 8000552:	2200      	movs	r2, #0
 8000554:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000556:	4b11      	ldr	r3, [pc, #68]	; (800059c <MX_I2C1_Init+0x74>)
 8000558:	2200      	movs	r2, #0
 800055a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800055c:	4b0f      	ldr	r3, [pc, #60]	; (800059c <MX_I2C1_Init+0x74>)
 800055e:	2200      	movs	r2, #0
 8000560:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000562:	480e      	ldr	r0, [pc, #56]	; (800059c <MX_I2C1_Init+0x74>)
 8000564:	f001 fd90 	bl	8002088 <HAL_I2C_Init>
 8000568:	4603      	mov	r3, r0
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800056e:	f000 f9b1 	bl	80008d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000572:	2100      	movs	r1, #0
 8000574:	4809      	ldr	r0, [pc, #36]	; (800059c <MX_I2C1_Init+0x74>)
 8000576:	f001 fe16 	bl	80021a6 <HAL_I2CEx_ConfigAnalogFilter>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d001      	beq.n	8000584 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000580:	f000 f9a8 	bl	80008d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000584:	2100      	movs	r1, #0
 8000586:	4805      	ldr	r0, [pc, #20]	; (800059c <MX_I2C1_Init+0x74>)
 8000588:	f001 fe58 	bl	800223c <HAL_I2CEx_ConfigDigitalFilter>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000592:	f000 f99f 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000596:	bf00      	nop
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	200000dc 	.word	0x200000dc
 80005a0:	40005400 	.word	0x40005400
 80005a4:	2000090e 	.word	0x2000090e

080005a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b08a      	sub	sp, #40	; 0x28
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b0:	f107 0314 	add.w	r3, r7, #20
 80005b4:	2200      	movs	r2, #0
 80005b6:	601a      	str	r2, [r3, #0]
 80005b8:	605a      	str	r2, [r3, #4]
 80005ba:	609a      	str	r2, [r3, #8]
 80005bc:	60da      	str	r2, [r3, #12]
 80005be:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4a17      	ldr	r2, [pc, #92]	; (8000624 <HAL_I2C_MspInit+0x7c>)
 80005c6:	4293      	cmp	r3, r2
 80005c8:	d127      	bne.n	800061a <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ca:	4b17      	ldr	r3, [pc, #92]	; (8000628 <HAL_I2C_MspInit+0x80>)
 80005cc:	695b      	ldr	r3, [r3, #20]
 80005ce:	4a16      	ldr	r2, [pc, #88]	; (8000628 <HAL_I2C_MspInit+0x80>)
 80005d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80005d4:	6153      	str	r3, [r2, #20]
 80005d6:	4b14      	ldr	r3, [pc, #80]	; (8000628 <HAL_I2C_MspInit+0x80>)
 80005d8:	695b      	ldr	r3, [r3, #20]
 80005da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80005de:	613b      	str	r3, [r7, #16]
 80005e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80005e2:	23c0      	movs	r3, #192	; 0xc0
 80005e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005e6:	2312      	movs	r3, #18
 80005e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80005ea:	2301      	movs	r3, #1
 80005ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005ee:	2303      	movs	r3, #3
 80005f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80005f2:	2304      	movs	r3, #4
 80005f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005f6:	f107 0314 	add.w	r3, r7, #20
 80005fa:	4619      	mov	r1, r3
 80005fc:	480b      	ldr	r0, [pc, #44]	; (800062c <HAL_I2C_MspInit+0x84>)
 80005fe:	f001 fbb9 	bl	8001d74 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000602:	4b09      	ldr	r3, [pc, #36]	; (8000628 <HAL_I2C_MspInit+0x80>)
 8000604:	69db      	ldr	r3, [r3, #28]
 8000606:	4a08      	ldr	r2, [pc, #32]	; (8000628 <HAL_I2C_MspInit+0x80>)
 8000608:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800060c:	61d3      	str	r3, [r2, #28]
 800060e:	4b06      	ldr	r3, [pc, #24]	; (8000628 <HAL_I2C_MspInit+0x80>)
 8000610:	69db      	ldr	r3, [r3, #28]
 8000612:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000616:	60fb      	str	r3, [r7, #12]
 8000618:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800061a:	bf00      	nop
 800061c:	3728      	adds	r7, #40	; 0x28
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40005400 	.word	0x40005400
 8000628:	40021000 	.word	0x40021000
 800062c:	48000400 	.word	0x48000400

08000630 <ADC_Read>:
	return step - (uint16_t)(x * step / IN_MAX);
	// return x * step / (IN_MAX - in_min) + out_min;
}

// Reads the current voltage level from the controller
uint16_t ADC_Read(int step) {
 8000630:	b580      	push	{r7, lr}
 8000632:	b086      	sub	sp, #24
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(&hadc2);
 8000638:	481b      	ldr	r0, [pc, #108]	; (80006a8 <ADC_Read+0x78>)
 800063a:	f000 fca1 	bl	8000f80 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 800063e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000642:	4819      	ldr	r0, [pc, #100]	; (80006a8 <ADC_Read+0x78>)
 8000644:	f000 fd52 	bl	80010ec <HAL_ADC_PollForConversion>
 	uint16_t raw = HAL_ADC_GetValue(&hadc2);
 8000648:	4817      	ldr	r0, [pc, #92]	; (80006a8 <ADC_Read+0x78>)
 800064a:	f000 fe1d 	bl	8001288 <HAL_ADC_GetValue>
 800064e:	4603      	mov	r3, r0
 8000650:	82fb      	strh	r3, [r7, #22]
 	if (raw > IN_RELAXED) {
 8000652:	8afb      	ldrh	r3, [r7, #22]
 8000654:	f640 723c 	movw	r2, #3900	; 0xf3c
 8000658:	4293      	cmp	r3, r2
 800065a:	d902      	bls.n	8000662 <ADC_Read+0x32>
 		return NOT_PRESSED;
 800065c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000660:	e01d      	b.n	800069e <ADC_Read+0x6e>
 	}
 	char msg[10];
 	sprintf(msg, "%hu\r\n", raw);
 8000662:	8afa      	ldrh	r2, [r7, #22]
 8000664:	f107 030c 	add.w	r3, r7, #12
 8000668:	4910      	ldr	r1, [pc, #64]	; (80006ac <ADC_Read+0x7c>)
 800066a:	4618      	mov	r0, r3
 800066c:	f003 fdf0 	bl	8004250 <siprintf>
 	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000670:	f107 030c 	add.w	r3, r7, #12
 8000674:	4618      	mov	r0, r3
 8000676:	f7ff fdab 	bl	80001d0 <strlen>
 800067a:	4603      	mov	r3, r0
 800067c:	b29a      	uxth	r2, r3
 800067e:	f107 010c 	add.w	r1, r7, #12
 8000682:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000686:	480a      	ldr	r0, [pc, #40]	; (80006b0 <ADC_Read+0x80>)
 8000688:	f003 fa0c 	bl	8003aa4 <HAL_UART_Transmit>
 	HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_2, DAC_ALIGN_12B_R, IN_MAX - raw);
 800068c:	8afb      	ldrh	r3, [r7, #22]
 800068e:	f5c3 637a 	rsb	r3, r3, #4000	; 0xfa0
 8000692:	2200      	movs	r2, #0
 8000694:	2110      	movs	r1, #16
 8000696:	4807      	ldr	r0, [pc, #28]	; (80006b4 <ADC_Read+0x84>)
 8000698:	f001 fa93 	bl	8001bc2 <HAL_DAC_SetValue>
 	return 1; //Map(raw, step);
 800069c:	2301      	movs	r3, #1
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3718      	adds	r7, #24
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	20000078 	.word	0x20000078
 80006ac:	08004bb0 	.word	0x08004bb0
 80006b0:	20000134 	.word	0x20000134
 80006b4:	200000c8 	.word	0x200000c8

080006b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b0ce      	sub	sp, #312	; 0x138
 80006bc:	af00      	add	r7, sp, #0
  char msg[10];
  uint16_t position;
  uint16_t previous;

  // Array of the correct voltages for 12-TET
  int tet12[] = {
 80006be:	4a52      	ldr	r2, [pc, #328]	; (8000808 <main+0x150>)
 80006c0:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 80006c4:	4611      	mov	r1, r2
 80006c6:	2260      	movs	r2, #96	; 0x60
 80006c8:	4618      	mov	r0, r3
 80006ca:	f003 fe2f 	bl	800432c <memcpy>
		  801, 920, 1039, 1157, 1275, 1393, 1511, 1630, 1748, 1867, 1985, 2104, // 1st octave
		  2228, 2347, 2466, 2584, 2703, 2822, 2940, 3058, 3177, 3295, 3414, 3532 // 2nd octave
  };

  // Array of the correct voltages for a Major scale
  int major[] = {
 80006ce:	4a4f      	ldr	r2, [pc, #316]	; (800080c <main+0x154>)
 80006d0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80006d4:	4611      	mov	r1, r2
 80006d6:	2258      	movs	r2, #88	; 0x58
 80006d8:	4618      	mov	r0, r3
 80006da:	f003 fe27 	bl	800432c <memcpy>
		  1239, 1444, 1651, 1753, 1959, 2166, 2371, // 2nd Octave
		  2479, 2685, 2891, 2994, 3200, 3405, 3611, // 3rd Octave
		  3719 // Last C
  };

  int minor[] = {
 80006de:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80006e2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80006e6:	4a4a      	ldr	r2, [pc, #296]	; (8000810 <main+0x158>)
 80006e8:	4618      	mov	r0, r3
 80006ea:	4611      	mov	r1, r2
 80006ec:	2358      	movs	r3, #88	; 0x58
 80006ee:	461a      	mov	r2, r3
 80006f0:	f003 fe1c 	bl	800432c <memcpy>
		  1239, 1444, 1548, 1753, 1857, 1959, 2166, // 2nd Octave
  		  2479, 2685, 2788, 2994, 3200, 3302, 3508, // 3rd Octave
  		  3719 // Last C
  };

  int* modes[] = {tet12, major, minor};
 80006f4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80006f8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80006fc:	f107 02c0 	add.w	r2, r7, #192	; 0xc0
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000706:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800070a:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800070e:	605a      	str	r2, [r3, #4]
 8000710:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000714:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8000718:	f107 0210 	add.w	r2, r7, #16
 800071c:	609a      	str	r2, [r3, #8]
  int mode = 0;
 800071e:	2300      	movs	r3, #0
 8000720:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  int steps = 24;
 8000724:	2318      	movs	r3, #24
 8000726:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800072a:	f000 fa0d 	bl	8000b48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800072e:	f000 f877 	bl	8000820 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000732:	f7ff fea9 	bl	8000488 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000736:	f000 f969 	bl	8000a0c <MX_USART2_UART_Init>
  MX_ADC2_Init();
 800073a:	f7ff fda1 	bl	8000280 <MX_ADC2_Init>
  MX_DAC1_Init();
 800073e:	f7ff fe3b 	bl	80003b8 <MX_DAC1_Init>
  MX_I2C1_Init();
 8000742:	f7ff fef1 	bl	8000528 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 8000746:	2110      	movs	r1, #16
 8000748:	4832      	ldr	r0, [pc, #200]	; (8000814 <main+0x15c>)
 800074a:	f001 fa5f 	bl	8001c0c <HAL_DAC_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (HAL_GPIO_ReadPin(MODE_GPIO_Port, MODE_Pin)) {
 800074e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000752:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000756:	f001 fc7f 	bl	8002058 <HAL_GPIO_ReadPin>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d012      	beq.n	8000786 <main+0xce>
		  mode++;
 8000760:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8000764:	3301      	adds	r3, #1
 8000766:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
		  if (mode > MODE_LIM) {
 800076a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800076e:	2b02      	cmp	r3, #2
 8000770:	dd06      	ble.n	8000780 <main+0xc8>
			  mode = 0;
 8000772:	2300      	movs	r3, #0
 8000774:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
			  steps = 24;
 8000778:	2318      	movs	r3, #24
 800077a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800077e:	e002      	b.n	8000786 <main+0xce>
			  //DisplayMode("12-TET");
		  }
		  else {
			  steps = 22;
 8000780:	2316      	movs	r3, #22
 8000782:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
			  //mode == 1 ? DisplayMode("MAJOR") : DisplayMode("MINOR");
		  }
	  }
	  position = ADC_Read(steps);
 8000786:	f8d7 012c 	ldr.w	r0, [r7, #300]	; 0x12c
 800078a:	f7ff ff51 	bl	8000630 <ADC_Read>
 800078e:	4603      	mov	r3, r0
 8000790:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136

	  if (position == NOT_PRESSED) {
 8000794:	f8b7 3136 	ldrh.w	r3, [r7, #310]	; 0x136
 8000798:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800079c:	d104      	bne.n	80007a8 <main+0xf0>
		  position = previous;
 800079e:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 80007a2:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
 80007a6:	e00a      	b.n	80007be <main+0x106>
	  }
	  else if (steps == position) {
 80007a8:	f8b7 3136 	ldrh.w	r3, [r7, #310]	; 0x136
 80007ac:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 80007b0:	429a      	cmp	r2, r3
 80007b2:	d104      	bne.n	80007be <main+0x106>
		  position--;
 80007b4:	f8b7 3136 	ldrh.w	r3, [r7, #310]	; 0x136
 80007b8:	3b01      	subs	r3, #1
 80007ba:	f8a7 3136 	strh.w	r3, [r7, #310]	; 0x136
	  }

	  //HAL_DAC_SetValue(&hdac1, DAC1_CHANNEL_2, DAC_ALIGN_12B_R, modes[mode][position]);
	  sprintf(msg, "%hu\r\n", position);
 80007be:	f8b7 2136 	ldrh.w	r2, [r7, #310]	; 0x136
 80007c2:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80007c6:	4914      	ldr	r1, [pc, #80]	; (8000818 <main+0x160>)
 80007c8:	4618      	mov	r0, r3
 80007ca:	f003 fd41 	bl	8004250 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80007ce:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80007d2:	4618      	mov	r0, r3
 80007d4:	f7ff fcfc 	bl	80001d0 <strlen>
 80007d8:	4603      	mov	r3, r0
 80007da:	b29a      	uxth	r2, r3
 80007dc:	f507 7190 	add.w	r1, r7, #288	; 0x120
 80007e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80007e4:	480d      	ldr	r0, [pc, #52]	; (800081c <main+0x164>)
 80007e6:	f003 f95d 	bl	8003aa4 <HAL_UART_Transmit>

	  if (position != previous) {
 80007ea:	f8b7 2136 	ldrh.w	r2, [r7, #310]	; 0x136
 80007ee:	f8b7 3134 	ldrh.w	r3, [r7, #308]	; 0x134
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d003      	beq.n	80007fe <main+0x146>
		  previous = position;
 80007f6:	f8b7 3136 	ldrh.w	r3, [r7, #310]	; 0x136
 80007fa:	f8a7 3134 	strh.w	r3, [r7, #308]	; 0x134
		  //DisplayStep(position);
	  }

	  HAL_Delay(10);
 80007fe:	200a      	movs	r0, #10
 8000800:	f000 fa08 	bl	8000c14 <HAL_Delay>
	  if (HAL_GPIO_ReadPin(MODE_GPIO_Port, MODE_Pin)) {
 8000804:	e7a3      	b.n	800074e <main+0x96>
 8000806:	bf00      	nop
 8000808:	08004bb8 	.word	0x08004bb8
 800080c:	08004c18 	.word	0x08004c18
 8000810:	08004c70 	.word	0x08004c70
 8000814:	200000c8 	.word	0x200000c8
 8000818:	08004bb0 	.word	0x08004bb0
 800081c:	20000134 	.word	0x20000134

08000820 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b096      	sub	sp, #88	; 0x58
 8000824:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000826:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800082a:	2228      	movs	r2, #40	; 0x28
 800082c:	2100      	movs	r1, #0
 800082e:	4618      	mov	r0, r3
 8000830:	f003 fd48 	bl	80042c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000834:	f107 031c 	add.w	r3, r7, #28
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
 800083c:	605a      	str	r2, [r3, #4]
 800083e:	609a      	str	r2, [r3, #8]
 8000840:	60da      	str	r2, [r3, #12]
 8000842:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000844:	1d3b      	adds	r3, r7, #4
 8000846:	2200      	movs	r2, #0
 8000848:	601a      	str	r2, [r3, #0]
 800084a:	605a      	str	r2, [r3, #4]
 800084c:	609a      	str	r2, [r3, #8]
 800084e:	60da      	str	r2, [r3, #12]
 8000850:	611a      	str	r2, [r3, #16]
 8000852:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000854:	2302      	movs	r3, #2
 8000856:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000858:	2301      	movs	r3, #1
 800085a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800085c:	2310      	movs	r3, #16
 800085e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000860:	2302      	movs	r3, #2
 8000862:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000864:	2300      	movs	r3, #0
 8000866:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8000868:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800086c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800086e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000872:	4618      	mov	r0, r3
 8000874:	f001 fd2e 	bl	80022d4 <HAL_RCC_OscConfig>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <SystemClock_Config+0x62>
  {
    Error_Handler();
 800087e:	f000 f829 	bl	80008d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000882:	230f      	movs	r3, #15
 8000884:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000886:	2300      	movs	r3, #0
 8000888:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800088a:	2300      	movs	r3, #0
 800088c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800088e:	2300      	movs	r3, #0
 8000890:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000892:	2300      	movs	r3, #0
 8000894:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000896:	f107 031c 	add.w	r3, r7, #28
 800089a:	2100      	movs	r1, #0
 800089c:	4618      	mov	r0, r3
 800089e:	f002 fd57 	bl	8003350 <HAL_RCC_ClockConfig>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80008a8:	f000 f814 	bl	80008d4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC12;
 80008ac:	23a0      	movs	r3, #160	; 0xa0
 80008ae:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80008b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80008b4:	617b      	str	r3, [r7, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80008b6:	2300      	movs	r3, #0
 80008b8:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008ba:	1d3b      	adds	r3, r7, #4
 80008bc:	4618      	mov	r0, r3
 80008be:	f002 ff7d 	bl	80037bc <HAL_RCCEx_PeriphCLKConfig>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <SystemClock_Config+0xac>
  {
    Error_Handler();
 80008c8:	f000 f804 	bl	80008d4 <Error_Handler>
  }
}
 80008cc:	bf00      	nop
 80008ce:	3758      	adds	r7, #88	; 0x58
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}

080008d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008d8:	b672      	cpsid	i
}
 80008da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008dc:	e7fe      	b.n	80008dc <Error_Handler+0x8>
	...

080008e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008e6:	4b0f      	ldr	r3, [pc, #60]	; (8000924 <HAL_MspInit+0x44>)
 80008e8:	699b      	ldr	r3, [r3, #24]
 80008ea:	4a0e      	ldr	r2, [pc, #56]	; (8000924 <HAL_MspInit+0x44>)
 80008ec:	f043 0301 	orr.w	r3, r3, #1
 80008f0:	6193      	str	r3, [r2, #24]
 80008f2:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <HAL_MspInit+0x44>)
 80008f4:	699b      	ldr	r3, [r3, #24]
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	607b      	str	r3, [r7, #4]
 80008fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008fe:	4b09      	ldr	r3, [pc, #36]	; (8000924 <HAL_MspInit+0x44>)
 8000900:	69db      	ldr	r3, [r3, #28]
 8000902:	4a08      	ldr	r2, [pc, #32]	; (8000924 <HAL_MspInit+0x44>)
 8000904:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000908:	61d3      	str	r3, [r2, #28]
 800090a:	4b06      	ldr	r3, [pc, #24]	; (8000924 <HAL_MspInit+0x44>)
 800090c:	69db      	ldr	r3, [r3, #28]
 800090e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000912:	603b      	str	r3, [r7, #0]
 8000914:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000916:	bf00      	nop
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	40021000 	.word	0x40021000

08000928 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800092c:	e7fe      	b.n	800092c <NMI_Handler+0x4>

0800092e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800092e:	b480      	push	{r7}
 8000930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000932:	e7fe      	b.n	8000932 <HardFault_Handler+0x4>

08000934 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000938:	e7fe      	b.n	8000938 <MemManage_Handler+0x4>

0800093a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800093a:	b480      	push	{r7}
 800093c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800093e:	e7fe      	b.n	800093e <BusFault_Handler+0x4>

08000940 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000944:	e7fe      	b.n	8000944 <UsageFault_Handler+0x4>

08000946 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000946:	b480      	push	{r7}
 8000948:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800094a:	bf00      	nop
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr

08000954 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr

08000962 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000962:	b480      	push	{r7}
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000966:	bf00      	nop
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000974:	f000 f92e 	bl	8000bd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000978:	bf00      	nop
 800097a:	bd80      	pop	{r7, pc}

0800097c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000984:	4a14      	ldr	r2, [pc, #80]	; (80009d8 <_sbrk+0x5c>)
 8000986:	4b15      	ldr	r3, [pc, #84]	; (80009dc <_sbrk+0x60>)
 8000988:	1ad3      	subs	r3, r2, r3
 800098a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000990:	4b13      	ldr	r3, [pc, #76]	; (80009e0 <_sbrk+0x64>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d102      	bne.n	800099e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000998:	4b11      	ldr	r3, [pc, #68]	; (80009e0 <_sbrk+0x64>)
 800099a:	4a12      	ldr	r2, [pc, #72]	; (80009e4 <_sbrk+0x68>)
 800099c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800099e:	4b10      	ldr	r3, [pc, #64]	; (80009e0 <_sbrk+0x64>)
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	4413      	add	r3, r2
 80009a6:	693a      	ldr	r2, [r7, #16]
 80009a8:	429a      	cmp	r2, r3
 80009aa:	d207      	bcs.n	80009bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009ac:	f003 fc92 	bl	80042d4 <__errno>
 80009b0:	4603      	mov	r3, r0
 80009b2:	220c      	movs	r2, #12
 80009b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80009ba:	e009      	b.n	80009d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009bc:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <_sbrk+0x64>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009c2:	4b07      	ldr	r3, [pc, #28]	; (80009e0 <_sbrk+0x64>)
 80009c4:	681a      	ldr	r2, [r3, #0]
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	4413      	add	r3, r2
 80009ca:	4a05      	ldr	r2, [pc, #20]	; (80009e0 <_sbrk+0x64>)
 80009cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009ce:	68fb      	ldr	r3, [r7, #12]
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	3718      	adds	r7, #24
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	20003000 	.word	0x20003000
 80009dc:	00000400 	.word	0x00000400
 80009e0:	20000130 	.word	0x20000130
 80009e4:	20000308 	.word	0x20000308

080009e8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009ec:	4b06      	ldr	r3, [pc, #24]	; (8000a08 <SystemInit+0x20>)
 80009ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009f2:	4a05      	ldr	r2, [pc, #20]	; (8000a08 <SystemInit+0x20>)
 80009f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009fc:	bf00      	nop
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	e000ed00 	.word	0xe000ed00

08000a0c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a10:	4b14      	ldr	r3, [pc, #80]	; (8000a64 <MX_USART2_UART_Init+0x58>)
 8000a12:	4a15      	ldr	r2, [pc, #84]	; (8000a68 <MX_USART2_UART_Init+0x5c>)
 8000a14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a16:	4b13      	ldr	r3, [pc, #76]	; (8000a64 <MX_USART2_UART_Init+0x58>)
 8000a18:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a1e:	4b11      	ldr	r3, [pc, #68]	; (8000a64 <MX_USART2_UART_Init+0x58>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a24:	4b0f      	ldr	r3, [pc, #60]	; (8000a64 <MX_USART2_UART_Init+0x58>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a2a:	4b0e      	ldr	r3, [pc, #56]	; (8000a64 <MX_USART2_UART_Init+0x58>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a30:	4b0c      	ldr	r3, [pc, #48]	; (8000a64 <MX_USART2_UART_Init+0x58>)
 8000a32:	220c      	movs	r2, #12
 8000a34:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a36:	4b0b      	ldr	r3, [pc, #44]	; (8000a64 <MX_USART2_UART_Init+0x58>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a3c:	4b09      	ldr	r3, [pc, #36]	; (8000a64 <MX_USART2_UART_Init+0x58>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a42:	4b08      	ldr	r3, [pc, #32]	; (8000a64 <MX_USART2_UART_Init+0x58>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a48:	4b06      	ldr	r3, [pc, #24]	; (8000a64 <MX_USART2_UART_Init+0x58>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a4e:	4805      	ldr	r0, [pc, #20]	; (8000a64 <MX_USART2_UART_Init+0x58>)
 8000a50:	f002 ffda 	bl	8003a08 <HAL_UART_Init>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000a5a:	f7ff ff3b 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a5e:	bf00      	nop
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	20000134 	.word	0x20000134
 8000a68:	40004400 	.word	0x40004400

08000a6c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b08a      	sub	sp, #40	; 0x28
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a74:	f107 0314 	add.w	r3, r7, #20
 8000a78:	2200      	movs	r2, #0
 8000a7a:	601a      	str	r2, [r3, #0]
 8000a7c:	605a      	str	r2, [r3, #4]
 8000a7e:	609a      	str	r2, [r3, #8]
 8000a80:	60da      	str	r2, [r3, #12]
 8000a82:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a18      	ldr	r2, [pc, #96]	; (8000aec <HAL_UART_MspInit+0x80>)
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d129      	bne.n	8000ae2 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a8e:	4b18      	ldr	r3, [pc, #96]	; (8000af0 <HAL_UART_MspInit+0x84>)
 8000a90:	69db      	ldr	r3, [r3, #28]
 8000a92:	4a17      	ldr	r2, [pc, #92]	; (8000af0 <HAL_UART_MspInit+0x84>)
 8000a94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a98:	61d3      	str	r3, [r2, #28]
 8000a9a:	4b15      	ldr	r3, [pc, #84]	; (8000af0 <HAL_UART_MspInit+0x84>)
 8000a9c:	69db      	ldr	r3, [r3, #28]
 8000a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aa2:	613b      	str	r3, [r7, #16]
 8000aa4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa6:	4b12      	ldr	r3, [pc, #72]	; (8000af0 <HAL_UART_MspInit+0x84>)
 8000aa8:	695b      	ldr	r3, [r3, #20]
 8000aaa:	4a11      	ldr	r2, [pc, #68]	; (8000af0 <HAL_UART_MspInit+0x84>)
 8000aac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ab0:	6153      	str	r3, [r2, #20]
 8000ab2:	4b0f      	ldr	r3, [pc, #60]	; (8000af0 <HAL_UART_MspInit+0x84>)
 8000ab4:	695b      	ldr	r3, [r3, #20]
 8000ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000aba:	60fb      	str	r3, [r7, #12]
 8000abc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8000abe:	f248 0304 	movw	r3, #32772	; 0x8004
 8000ac2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000acc:	2303      	movs	r3, #3
 8000ace:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ad0:	2307      	movs	r3, #7
 8000ad2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad4:	f107 0314 	add.w	r3, r7, #20
 8000ad8:	4619      	mov	r1, r3
 8000ada:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ade:	f001 f949 	bl	8001d74 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000ae2:	bf00      	nop
 8000ae4:	3728      	adds	r7, #40	; 0x28
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40004400 	.word	0x40004400
 8000af0:	40021000 	.word	0x40021000

08000af4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000af4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b2c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000af8:	f7ff ff76 	bl	80009e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000afc:	480c      	ldr	r0, [pc, #48]	; (8000b30 <LoopForever+0x6>)
  ldr r1, =_edata
 8000afe:	490d      	ldr	r1, [pc, #52]	; (8000b34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b00:	4a0d      	ldr	r2, [pc, #52]	; (8000b38 <LoopForever+0xe>)
  movs r3, #0
 8000b02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b04:	e002      	b.n	8000b0c <LoopCopyDataInit>

08000b06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b0a:	3304      	adds	r3, #4

08000b0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b10:	d3f9      	bcc.n	8000b06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b12:	4a0a      	ldr	r2, [pc, #40]	; (8000b3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b14:	4c0a      	ldr	r4, [pc, #40]	; (8000b40 <LoopForever+0x16>)
  movs r3, #0
 8000b16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b18:	e001      	b.n	8000b1e <LoopFillZerobss>

08000b1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b1c:	3204      	adds	r2, #4

08000b1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b20:	d3fb      	bcc.n	8000b1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b22:	f003 fbdd 	bl	80042e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b26:	f7ff fdc7 	bl	80006b8 <main>

08000b2a <LoopForever>:

LoopForever:
    b LoopForever
 8000b2a:	e7fe      	b.n	8000b2a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000b2c:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000b30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b34:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000b38:	08004d3c 	.word	0x08004d3c
  ldr r2, =_sbss
 8000b3c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000b40:	20000308 	.word	0x20000308

08000b44 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b44:	e7fe      	b.n	8000b44 <ADC1_2_IRQHandler>
	...

08000b48 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b4c:	4b08      	ldr	r3, [pc, #32]	; (8000b70 <HAL_Init+0x28>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a07      	ldr	r2, [pc, #28]	; (8000b70 <HAL_Init+0x28>)
 8000b52:	f043 0310 	orr.w	r3, r3, #16
 8000b56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b58:	2003      	movs	r0, #3
 8000b5a:	f000 ffdd 	bl	8001b18 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b5e:	2000      	movs	r0, #0
 8000b60:	f000 f808 	bl	8000b74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b64:	f7ff febc 	bl	80008e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b68:	2300      	movs	r3, #0
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40022000 	.word	0x40022000

08000b74 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b7c:	4b12      	ldr	r3, [pc, #72]	; (8000bc8 <HAL_InitTick+0x54>)
 8000b7e:	681a      	ldr	r2, [r3, #0]
 8000b80:	4b12      	ldr	r3, [pc, #72]	; (8000bcc <HAL_InitTick+0x58>)
 8000b82:	781b      	ldrb	r3, [r3, #0]
 8000b84:	4619      	mov	r1, r3
 8000b86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b92:	4618      	mov	r0, r3
 8000b94:	f000 ffe7 	bl	8001b66 <HAL_SYSTICK_Config>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	e00e      	b.n	8000bc0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	2b0f      	cmp	r3, #15
 8000ba6:	d80a      	bhi.n	8000bbe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	6879      	ldr	r1, [r7, #4]
 8000bac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bb0:	f000 ffbd 	bl	8001b2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bb4:	4a06      	ldr	r2, [pc, #24]	; (8000bd0 <HAL_InitTick+0x5c>)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	e000      	b.n	8000bc0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bbe:	2301      	movs	r3, #1
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	3708      	adds	r7, #8
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	20000000 	.word	0x20000000
 8000bcc:	20000008 	.word	0x20000008
 8000bd0:	20000004 	.word	0x20000004

08000bd4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bd8:	4b06      	ldr	r3, [pc, #24]	; (8000bf4 <HAL_IncTick+0x20>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	461a      	mov	r2, r3
 8000bde:	4b06      	ldr	r3, [pc, #24]	; (8000bf8 <HAL_IncTick+0x24>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4413      	add	r3, r2
 8000be4:	4a04      	ldr	r2, [pc, #16]	; (8000bf8 <HAL_IncTick+0x24>)
 8000be6:	6013      	str	r3, [r2, #0]
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	20000008 	.word	0x20000008
 8000bf8:	200001bc 	.word	0x200001bc

08000bfc <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  return uwTick;  
 8000c00:	4b03      	ldr	r3, [pc, #12]	; (8000c10 <HAL_GetTick+0x14>)
 8000c02:	681b      	ldr	r3, [r3, #0]
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	200001bc 	.word	0x200001bc

08000c14 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b084      	sub	sp, #16
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c1c:	f7ff ffee 	bl	8000bfc <HAL_GetTick>
 8000c20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000c2c:	d005      	beq.n	8000c3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c2e:	4b0a      	ldr	r3, [pc, #40]	; (8000c58 <HAL_Delay+0x44>)
 8000c30:	781b      	ldrb	r3, [r3, #0]
 8000c32:	461a      	mov	r2, r3
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	4413      	add	r3, r2
 8000c38:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c3a:	bf00      	nop
 8000c3c:	f7ff ffde 	bl	8000bfc <HAL_GetTick>
 8000c40:	4602      	mov	r2, r0
 8000c42:	68bb      	ldr	r3, [r7, #8]
 8000c44:	1ad3      	subs	r3, r2, r3
 8000c46:	68fa      	ldr	r2, [r7, #12]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	d8f7      	bhi.n	8000c3c <HAL_Delay+0x28>
  {
  }
}
 8000c4c:	bf00      	nop
 8000c4e:	bf00      	nop
 8000c50:	3710      	adds	r7, #16
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	20000008 	.word	0x20000008

08000c5c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b09a      	sub	sp, #104	; 0x68
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c64:	2300      	movs	r3, #0
 8000c66:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d101      	bne.n	8000c7c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	e172      	b.n	8000f62 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	691b      	ldr	r3, [r3, #16]
 8000c80:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c86:	f003 0310 	and.w	r3, r3, #16
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d176      	bne.n	8000d7c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d152      	bne.n	8000d3c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2200      	movs	r2, #0
 8000c9a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	2200      	movs	r2, #0
 8000cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f7ff fb43 	bl	800033c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	689b      	ldr	r3, [r3, #8]
 8000cbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d13b      	bne.n	8000d3c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000cc4:	6878      	ldr	r0, [r7, #4]
 8000cc6:	f000 fe0f 	bl	80018e8 <ADC_Disable>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cd4:	f003 0310 	and.w	r3, r3, #16
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d12f      	bne.n	8000d3c <HAL_ADC_Init+0xe0>
 8000cdc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d12b      	bne.n	8000d3c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000cec:	f023 0302 	bic.w	r3, r3, #2
 8000cf0:	f043 0202 	orr.w	r2, r3, #2
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	689a      	ldr	r2, [r3, #8]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000d06:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	689a      	ldr	r2, [r3, #8]
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000d16:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000d18:	4b94      	ldr	r3, [pc, #592]	; (8000f6c <HAL_ADC_Init+0x310>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a94      	ldr	r2, [pc, #592]	; (8000f70 <HAL_ADC_Init+0x314>)
 8000d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8000d22:	0c9a      	lsrs	r2, r3, #18
 8000d24:	4613      	mov	r3, r2
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	4413      	add	r3, r2
 8000d2a:	005b      	lsls	r3, r3, #1
 8000d2c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000d2e:	e002      	b.n	8000d36 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000d30:	68bb      	ldr	r3, [r7, #8]
 8000d32:	3b01      	subs	r3, #1
 8000d34:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d1f9      	bne.n	8000d30 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	689b      	ldr	r3, [r3, #8]
 8000d42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d007      	beq.n	8000d5a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	689b      	ldr	r3, [r3, #8]
 8000d50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000d54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000d58:	d110      	bne.n	8000d7c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5e:	f023 0312 	bic.w	r3, r3, #18
 8000d62:	f043 0210 	orr.w	r2, r3, #16
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d6e:	f043 0201 	orr.w	r2, r3, #1
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
 8000d78:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d80:	f003 0310 	and.w	r3, r3, #16
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	f040 80df 	bne.w	8000f48 <HAL_ADC_Init+0x2ec>
 8000d8a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	f040 80da 	bne.w	8000f48 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	f040 80d2 	bne.w	8000f48 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000dac:	f043 0202 	orr.w	r2, r3, #2
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000db4:	4b6f      	ldr	r3, [pc, #444]	; (8000f74 <HAL_ADC_Init+0x318>)
 8000db6:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000dc0:	d102      	bne.n	8000dc8 <HAL_ADC_Init+0x16c>
 8000dc2:	4b6d      	ldr	r3, [pc, #436]	; (8000f78 <HAL_ADC_Init+0x31c>)
 8000dc4:	60fb      	str	r3, [r7, #12]
 8000dc6:	e002      	b.n	8000dce <HAL_ADC_Init+0x172>
 8000dc8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000dcc:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	689b      	ldr	r3, [r3, #8]
 8000dd4:	f003 0303 	and.w	r3, r3, #3
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d108      	bne.n	8000dee <HAL_ADC_Init+0x192>
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f003 0301 	and.w	r3, r3, #1
 8000de6:	2b01      	cmp	r3, #1
 8000de8:	d101      	bne.n	8000dee <HAL_ADC_Init+0x192>
 8000dea:	2301      	movs	r3, #1
 8000dec:	e000      	b.n	8000df0 <HAL_ADC_Init+0x194>
 8000dee:	2300      	movs	r3, #0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d11c      	bne.n	8000e2e <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000df4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d010      	beq.n	8000e1c <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	689b      	ldr	r3, [r3, #8]
 8000dfe:	f003 0303 	and.w	r3, r3, #3
 8000e02:	2b01      	cmp	r3, #1
 8000e04:	d107      	bne.n	8000e16 <HAL_ADC_Init+0x1ba>
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f003 0301 	and.w	r3, r3, #1
 8000e0e:	2b01      	cmp	r3, #1
 8000e10:	d101      	bne.n	8000e16 <HAL_ADC_Init+0x1ba>
 8000e12:	2301      	movs	r3, #1
 8000e14:	e000      	b.n	8000e18 <HAL_ADC_Init+0x1bc>
 8000e16:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d108      	bne.n	8000e2e <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000e1c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000e1e:	689b      	ldr	r3, [r3, #8]
 8000e20:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	431a      	orrs	r2, r3
 8000e2a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000e2c:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	7e5b      	ldrb	r3, [r3, #25]
 8000e32:	035b      	lsls	r3, r3, #13
 8000e34:	687a      	ldr	r2, [r7, #4]
 8000e36:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000e38:	2a01      	cmp	r2, #1
 8000e3a:	d002      	beq.n	8000e42 <HAL_ADC_Init+0x1e6>
 8000e3c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000e40:	e000      	b.n	8000e44 <HAL_ADC_Init+0x1e8>
 8000e42:	2200      	movs	r2, #0
 8000e44:	431a      	orrs	r2, r3
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	68db      	ldr	r3, [r3, #12]
 8000e4a:	431a      	orrs	r2, r3
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	689b      	ldr	r3, [r3, #8]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000e54:	4313      	orrs	r3, r2
 8000e56:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d11b      	bne.n	8000e9a <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	7e5b      	ldrb	r3, [r3, #25]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d109      	bne.n	8000e7e <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e6e:	3b01      	subs	r3, #1
 8000e70:	045a      	lsls	r2, r3, #17
 8000e72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000e74:	4313      	orrs	r3, r2
 8000e76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e7a:	663b      	str	r3, [r7, #96]	; 0x60
 8000e7c:	e00d      	b.n	8000e9a <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e82:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000e86:	f043 0220 	orr.w	r2, r3, #32
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e92:	f043 0201 	orr.w	r2, r3, #1
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d007      	beq.n	8000eb2 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	689b      	ldr	r3, [r3, #8]
 8000eb8:	f003 030c 	and.w	r3, r3, #12
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d114      	bne.n	8000eea <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	68db      	ldr	r3, [r3, #12]
 8000ec6:	687a      	ldr	r2, [r7, #4]
 8000ec8:	6812      	ldr	r2, [r2, #0]
 8000eca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000ece:	f023 0302 	bic.w	r3, r3, #2
 8000ed2:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	7e1b      	ldrb	r3, [r3, #24]
 8000ed8:	039a      	lsls	r2, r3, #14
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000ee0:	005b      	lsls	r3, r3, #1
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000ee6:	4313      	orrs	r3, r2
 8000ee8:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	68da      	ldr	r2, [r3, #12]
 8000ef0:	4b22      	ldr	r3, [pc, #136]	; (8000f7c <HAL_ADC_Init+0x320>)
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	687a      	ldr	r2, [r7, #4]
 8000ef6:	6812      	ldr	r2, [r2, #0]
 8000ef8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8000efa:	430b      	orrs	r3, r1
 8000efc:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	691b      	ldr	r3, [r3, #16]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d10c      	bne.n	8000f20 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0c:	f023 010f 	bic.w	r1, r3, #15
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	69db      	ldr	r3, [r3, #28]
 8000f14:	1e5a      	subs	r2, r3, #1
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	430a      	orrs	r2, r1
 8000f1c:	631a      	str	r2, [r3, #48]	; 0x30
 8000f1e:	e007      	b.n	8000f30 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f022 020f 	bic.w	r2, r2, #15
 8000f2e:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2200      	movs	r2, #0
 8000f34:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f3a:	f023 0303 	bic.w	r3, r3, #3
 8000f3e:	f043 0201 	orr.w	r2, r3, #1
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	641a      	str	r2, [r3, #64]	; 0x40
 8000f46:	e00a      	b.n	8000f5e <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f4c:	f023 0312 	bic.w	r3, r3, #18
 8000f50:	f043 0210 	orr.w	r2, r3, #16
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000f58:	2301      	movs	r3, #1
 8000f5a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000f5e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3768      	adds	r7, #104	; 0x68
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000000 	.word	0x20000000
 8000f70:	431bde83 	.word	0x431bde83
 8000f74:	50000300 	.word	0x50000300
 8000f78:	50000100 	.word	0x50000100
 8000f7c:	fff0c007 	.word	0xfff0c007

08000f80 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	f003 0304 	and.w	r3, r3, #4
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	f040 809c 	bne.w	80010d4 <HAL_ADC_Start+0x154>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d101      	bne.n	8000faa <HAL_ADC_Start+0x2a>
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	e097      	b.n	80010da <HAL_ADC_Start+0x15a>
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2201      	movs	r2, #1
 8000fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f000 fc34 	bl	8001820 <ADC_Enable>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000fbc:	7bfb      	ldrb	r3, [r7, #15]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	f040 8083 	bne.w	80010ca <HAL_ADC_Start+0x14a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000fcc:	f023 0301 	bic.w	r3, r3, #1
 8000fd0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000fd8:	4b42      	ldr	r3, [pc, #264]	; (80010e4 <HAL_ADC_Start+0x164>)
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	f003 031f 	and.w	r3, r3, #31
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d004      	beq.n	8000fee <HAL_ADC_Start+0x6e>
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000fec:	d115      	bne.n	800101a <HAL_ADC_Start+0x9a>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001004:	2b00      	cmp	r3, #0
 8001006:	d027      	beq.n	8001058 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800100c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001010:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001018:	e01e      	b.n	8001058 <HAL_ADC_Start+0xd8>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800102e:	d004      	beq.n	800103a <HAL_ADC_Start+0xba>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a2c      	ldr	r2, [pc, #176]	; (80010e8 <HAL_ADC_Start+0x168>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d10e      	bne.n	8001058 <HAL_ADC_Start+0xd8>
 800103a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800103e:	68db      	ldr	r3, [r3, #12]
 8001040:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001044:	2b00      	cmp	r3, #0
 8001046:	d007      	beq.n	8001058 <HAL_ADC_Start+0xd8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001050:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800105c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001060:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001064:	d106      	bne.n	8001074 <HAL_ADC_Start+0xf4>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800106a:	f023 0206 	bic.w	r2, r3, #6
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	645a      	str	r2, [r3, #68]	; 0x44
 8001072:	e002      	b.n	800107a <HAL_ADC_Start+0xfa>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2200      	movs	r2, #0
 8001078:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2200      	movs	r2, #0
 800107e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	221c      	movs	r2, #28
 8001088:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800108a:	4b16      	ldr	r3, [pc, #88]	; (80010e4 <HAL_ADC_Start+0x164>)
 800108c:	689b      	ldr	r3, [r3, #8]
 800108e:	f003 031f 	and.w	r3, r3, #31
 8001092:	2b00      	cmp	r3, #0
 8001094:	d010      	beq.n	80010b8 <HAL_ADC_Start+0x138>
 8001096:	4b13      	ldr	r3, [pc, #76]	; (80010e4 <HAL_ADC_Start+0x164>)
 8001098:	689b      	ldr	r3, [r3, #8]
 800109a:	f003 031f 	and.w	r3, r3, #31
 800109e:	2b05      	cmp	r3, #5
 80010a0:	d00a      	beq.n	80010b8 <HAL_ADC_Start+0x138>
 80010a2:	4b10      	ldr	r3, [pc, #64]	; (80010e4 <HAL_ADC_Start+0x164>)
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	f003 031f 	and.w	r3, r3, #31
 80010aa:	2b09      	cmp	r3, #9
 80010ac:	d004      	beq.n	80010b8 <HAL_ADC_Start+0x138>
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80010b6:	d10f      	bne.n	80010d8 <HAL_ADC_Start+0x158>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	689a      	ldr	r2, [r3, #8]
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f042 0204 	orr.w	r2, r2, #4
 80010c6:	609a      	str	r2, [r3, #8]
 80010c8:	e006      	b.n	80010d8 <HAL_ADC_Start+0x158>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2200      	movs	r2, #0
 80010ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80010d2:	e001      	b.n	80010d8 <HAL_ADC_Start+0x158>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80010d4:	2302      	movs	r3, #2
 80010d6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80010d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3710      	adds	r7, #16
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	50000300 	.word	0x50000300
 80010e8:	50000100 	.word	0x50000100

080010ec <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	695b      	ldr	r3, [r3, #20]
 80010fe:	2b08      	cmp	r3, #8
 8001100:	d102      	bne.n	8001108 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001102:	2308      	movs	r3, #8
 8001104:	617b      	str	r3, [r7, #20]
 8001106:	e02e      	b.n	8001166 <HAL_ADC_PollForConversion+0x7a>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001108:	4b5e      	ldr	r3, [pc, #376]	; (8001284 <HAL_ADC_PollForConversion+0x198>)
 800110a:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	f003 031f 	and.w	r3, r3, #31
 8001114:	2b00      	cmp	r3, #0
 8001116:	d112      	bne.n	800113e <HAL_ADC_PollForConversion+0x52>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	68db      	ldr	r3, [r3, #12]
 800111e:	f003 0301 	and.w	r3, r3, #1
 8001122:	2b01      	cmp	r3, #1
 8001124:	d11d      	bne.n	8001162 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112a:	f043 0220 	orr.w	r2, r3, #32
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2200      	movs	r2, #0
 8001136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
 800113c:	e09d      	b.n	800127a <HAL_ADC_PollForConversion+0x18e>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	689b      	ldr	r3, [r3, #8]
 8001142:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d00b      	beq.n	8001162 <HAL_ADC_PollForConversion+0x76>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114e:	f043 0220 	orr.w	r2, r3, #32
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800115e:	2301      	movs	r3, #1
 8001160:	e08b      	b.n	800127a <HAL_ADC_PollForConversion+0x18e>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001162:	230c      	movs	r3, #12
 8001164:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001166:	4b47      	ldr	r3, [pc, #284]	; (8001284 <HAL_ADC_PollForConversion+0x198>)
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	f003 031f 	and.w	r3, r3, #31
 800116e:	2b00      	cmp	r3, #0
 8001170:	d004      	beq.n	800117c <HAL_ADC_PollForConversion+0x90>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800117a:	d104      	bne.n	8001186 <HAL_ADC_PollForConversion+0x9a>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	68db      	ldr	r3, [r3, #12]
 8001182:	613b      	str	r3, [r7, #16]
 8001184:	e003      	b.n	800118e <HAL_ADC_PollForConversion+0xa2>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8001186:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800118a:	68db      	ldr	r3, [r3, #12]
 800118c:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 800118e:	f7ff fd35 	bl	8000bfc <HAL_GetTick>
 8001192:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001194:	e021      	b.n	80011da <HAL_ADC_PollForConversion+0xee>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800119c:	d01d      	beq.n	80011da <HAL_ADC_PollForConversion+0xee>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d007      	beq.n	80011b4 <HAL_ADC_PollForConversion+0xc8>
 80011a4:	f7ff fd2a 	bl	8000bfc <HAL_GetTick>
 80011a8:	4602      	mov	r2, r0
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	683a      	ldr	r2, [r7, #0]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	d212      	bcs.n	80011da <HAL_ADC_PollForConversion+0xee>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	697b      	ldr	r3, [r7, #20]
 80011bc:	4013      	ands	r3, r2
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d10b      	bne.n	80011da <HAL_ADC_PollForConversion+0xee>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c6:	f043 0204 	orr.w	r2, r3, #4
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	2200      	movs	r2, #0
 80011d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80011d6:	2303      	movs	r3, #3
 80011d8:	e04f      	b.n	800127a <HAL_ADC_PollForConversion+0x18e>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	4013      	ands	r3, r2
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d0d6      	beq.n	8001196 <HAL_ADC_PollForConversion+0xaa>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ec:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	68db      	ldr	r3, [r3, #12]
 80011fa:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d131      	bne.n	8001266 <HAL_ADC_PollForConversion+0x17a>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001208:	2b00      	cmp	r3, #0
 800120a:	d12c      	bne.n	8001266 <HAL_ADC_PollForConversion+0x17a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0308 	and.w	r3, r3, #8
 8001216:	2b08      	cmp	r3, #8
 8001218:	d125      	bne.n	8001266 <HAL_ADC_PollForConversion+0x17a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	f003 0304 	and.w	r3, r3, #4
 8001224:	2b00      	cmp	r3, #0
 8001226:	d112      	bne.n	800124e <HAL_ADC_PollForConversion+0x162>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001238:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800123c:	2b00      	cmp	r3, #0
 800123e:	d112      	bne.n	8001266 <HAL_ADC_PollForConversion+0x17a>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001244:	f043 0201 	orr.w	r2, r3, #1
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	641a      	str	r2, [r3, #64]	; 0x40
 800124c:	e00b      	b.n	8001266 <HAL_ADC_PollForConversion+0x17a>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001252:	f043 0220 	orr.w	r2, r3, #32
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125e:	f043 0201 	orr.w	r2, r3, #1
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800126c:	2b00      	cmp	r3, #0
 800126e:	d103      	bne.n	8001278 <HAL_ADC_PollForConversion+0x18c>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	697a      	ldr	r2, [r7, #20]
 8001276:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001278:	2300      	movs	r3, #0
}
 800127a:	4618      	mov	r0, r3
 800127c:	3718      	adds	r7, #24
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	50000300 	.word	0x50000300

08001288 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001296:	4618      	mov	r0, r3
 8001298:	370c      	adds	r7, #12
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
	...

080012a4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b09b      	sub	sp, #108	; 0x6c
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012ae:	2300      	movs	r3, #0
 80012b0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80012b4:	2300      	movs	r3, #0
 80012b6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80012be:	2b01      	cmp	r3, #1
 80012c0:	d101      	bne.n	80012c6 <HAL_ADC_ConfigChannel+0x22>
 80012c2:	2302      	movs	r3, #2
 80012c4:	e2a1      	b.n	800180a <HAL_ADC_ConfigChannel+0x566>
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	2201      	movs	r2, #1
 80012ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	f003 0304 	and.w	r3, r3, #4
 80012d8:	2b00      	cmp	r3, #0
 80012da:	f040 8285 	bne.w	80017e8 <HAL_ADC_ConfigChannel+0x544>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	2b04      	cmp	r3, #4
 80012e4:	d81c      	bhi.n	8001320 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685a      	ldr	r2, [r3, #4]
 80012f0:	4613      	mov	r3, r2
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	4413      	add	r3, r2
 80012f6:	005b      	lsls	r3, r3, #1
 80012f8:	461a      	mov	r2, r3
 80012fa:	231f      	movs	r3, #31
 80012fc:	4093      	lsls	r3, r2
 80012fe:	43db      	mvns	r3, r3
 8001300:	4019      	ands	r1, r3
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	6818      	ldr	r0, [r3, #0]
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	685a      	ldr	r2, [r3, #4]
 800130a:	4613      	mov	r3, r2
 800130c:	005b      	lsls	r3, r3, #1
 800130e:	4413      	add	r3, r2
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	fa00 f203 	lsl.w	r2, r0, r3
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	430a      	orrs	r2, r1
 800131c:	631a      	str	r2, [r3, #48]	; 0x30
 800131e:	e063      	b.n	80013e8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	2b09      	cmp	r3, #9
 8001326:	d81e      	bhi.n	8001366 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685a      	ldr	r2, [r3, #4]
 8001332:	4613      	mov	r3, r2
 8001334:	005b      	lsls	r3, r3, #1
 8001336:	4413      	add	r3, r2
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	3b1e      	subs	r3, #30
 800133c:	221f      	movs	r2, #31
 800133e:	fa02 f303 	lsl.w	r3, r2, r3
 8001342:	43db      	mvns	r3, r3
 8001344:	4019      	ands	r1, r3
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	6818      	ldr	r0, [r3, #0]
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685a      	ldr	r2, [r3, #4]
 800134e:	4613      	mov	r3, r2
 8001350:	005b      	lsls	r3, r3, #1
 8001352:	4413      	add	r3, r2
 8001354:	005b      	lsls	r3, r3, #1
 8001356:	3b1e      	subs	r3, #30
 8001358:	fa00 f203 	lsl.w	r2, r0, r3
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	430a      	orrs	r2, r1
 8001362:	635a      	str	r2, [r3, #52]	; 0x34
 8001364:	e040      	b.n	80013e8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	2b0e      	cmp	r3, #14
 800136c:	d81e      	bhi.n	80013ac <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685a      	ldr	r2, [r3, #4]
 8001378:	4613      	mov	r3, r2
 800137a:	005b      	lsls	r3, r3, #1
 800137c:	4413      	add	r3, r2
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	3b3c      	subs	r3, #60	; 0x3c
 8001382:	221f      	movs	r2, #31
 8001384:	fa02 f303 	lsl.w	r3, r2, r3
 8001388:	43db      	mvns	r3, r3
 800138a:	4019      	ands	r1, r3
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	6818      	ldr	r0, [r3, #0]
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685a      	ldr	r2, [r3, #4]
 8001394:	4613      	mov	r3, r2
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	4413      	add	r3, r2
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	3b3c      	subs	r3, #60	; 0x3c
 800139e:	fa00 f203 	lsl.w	r2, r0, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	430a      	orrs	r2, r1
 80013a8:	639a      	str	r2, [r3, #56]	; 0x38
 80013aa:	e01d      	b.n	80013e8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	685a      	ldr	r2, [r3, #4]
 80013b6:	4613      	mov	r3, r2
 80013b8:	005b      	lsls	r3, r3, #1
 80013ba:	4413      	add	r3, r2
 80013bc:	005b      	lsls	r3, r3, #1
 80013be:	3b5a      	subs	r3, #90	; 0x5a
 80013c0:	221f      	movs	r2, #31
 80013c2:	fa02 f303 	lsl.w	r3, r2, r3
 80013c6:	43db      	mvns	r3, r3
 80013c8:	4019      	ands	r1, r3
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	6818      	ldr	r0, [r3, #0]
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	685a      	ldr	r2, [r3, #4]
 80013d2:	4613      	mov	r3, r2
 80013d4:	005b      	lsls	r3, r3, #1
 80013d6:	4413      	add	r3, r2
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	3b5a      	subs	r3, #90	; 0x5a
 80013dc:	fa00 f203 	lsl.w	r2, r0, r3
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	430a      	orrs	r2, r1
 80013e6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	689b      	ldr	r3, [r3, #8]
 80013ee:	f003 030c 	and.w	r3, r3, #12
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	f040 80e5 	bne.w	80015c2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2b09      	cmp	r3, #9
 80013fe:	d91c      	bls.n	800143a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	6999      	ldr	r1, [r3, #24]
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	4613      	mov	r3, r2
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	4413      	add	r3, r2
 8001410:	3b1e      	subs	r3, #30
 8001412:	2207      	movs	r2, #7
 8001414:	fa02 f303 	lsl.w	r3, r2, r3
 8001418:	43db      	mvns	r3, r3
 800141a:	4019      	ands	r1, r3
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	6898      	ldr	r0, [r3, #8]
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	681a      	ldr	r2, [r3, #0]
 8001424:	4613      	mov	r3, r2
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	4413      	add	r3, r2
 800142a:	3b1e      	subs	r3, #30
 800142c:	fa00 f203 	lsl.w	r2, r0, r3
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	430a      	orrs	r2, r1
 8001436:	619a      	str	r2, [r3, #24]
 8001438:	e019      	b.n	800146e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	6959      	ldr	r1, [r3, #20]
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	4613      	mov	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	4413      	add	r3, r2
 800144a:	2207      	movs	r2, #7
 800144c:	fa02 f303 	lsl.w	r3, r2, r3
 8001450:	43db      	mvns	r3, r3
 8001452:	4019      	ands	r1, r3
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	6898      	ldr	r0, [r3, #8]
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	4613      	mov	r3, r2
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	4413      	add	r3, r2
 8001462:	fa00 f203 	lsl.w	r2, r0, r3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	430a      	orrs	r2, r1
 800146c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	695a      	ldr	r2, [r3, #20]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	08db      	lsrs	r3, r3, #3
 800147a:	f003 0303 	and.w	r3, r3, #3
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	fa02 f303 	lsl.w	r3, r2, r3
 8001484:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	691b      	ldr	r3, [r3, #16]
 800148a:	3b01      	subs	r3, #1
 800148c:	2b03      	cmp	r3, #3
 800148e:	d84f      	bhi.n	8001530 <HAL_ADC_ConfigChannel+0x28c>
 8001490:	a201      	add	r2, pc, #4	; (adr r2, 8001498 <HAL_ADC_ConfigChannel+0x1f4>)
 8001492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001496:	bf00      	nop
 8001498:	080014a9 	.word	0x080014a9
 800149c:	080014cb 	.word	0x080014cb
 80014a0:	080014ed 	.word	0x080014ed
 80014a4:	0800150f 	.word	0x0800150f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80014ae:	4b9c      	ldr	r3, [pc, #624]	; (8001720 <HAL_ADC_ConfigChannel+0x47c>)
 80014b0:	4013      	ands	r3, r2
 80014b2:	683a      	ldr	r2, [r7, #0]
 80014b4:	6812      	ldr	r2, [r2, #0]
 80014b6:	0691      	lsls	r1, r2, #26
 80014b8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80014ba:	430a      	orrs	r2, r1
 80014bc:	431a      	orrs	r2, r3
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80014c6:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80014c8:	e07b      	b.n	80015c2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80014d0:	4b93      	ldr	r3, [pc, #588]	; (8001720 <HAL_ADC_ConfigChannel+0x47c>)
 80014d2:	4013      	ands	r3, r2
 80014d4:	683a      	ldr	r2, [r7, #0]
 80014d6:	6812      	ldr	r2, [r2, #0]
 80014d8:	0691      	lsls	r1, r2, #26
 80014da:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80014dc:	430a      	orrs	r2, r1
 80014de:	431a      	orrs	r2, r3
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80014e8:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80014ea:	e06a      	b.n	80015c2 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80014f2:	4b8b      	ldr	r3, [pc, #556]	; (8001720 <HAL_ADC_ConfigChannel+0x47c>)
 80014f4:	4013      	ands	r3, r2
 80014f6:	683a      	ldr	r2, [r7, #0]
 80014f8:	6812      	ldr	r2, [r2, #0]
 80014fa:	0691      	lsls	r1, r2, #26
 80014fc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80014fe:	430a      	orrs	r2, r1
 8001500:	431a      	orrs	r2, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800150a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800150c:	e059      	b.n	80015c2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001514:	4b82      	ldr	r3, [pc, #520]	; (8001720 <HAL_ADC_ConfigChannel+0x47c>)
 8001516:	4013      	ands	r3, r2
 8001518:	683a      	ldr	r2, [r7, #0]
 800151a:	6812      	ldr	r2, [r2, #0]
 800151c:	0691      	lsls	r1, r2, #26
 800151e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001520:	430a      	orrs	r2, r1
 8001522:	431a      	orrs	r2, r3
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800152c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800152e:	e048      	b.n	80015c2 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001536:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	069b      	lsls	r3, r3, #26
 8001540:	429a      	cmp	r2, r3
 8001542:	d107      	bne.n	8001554 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001552:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800155a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	069b      	lsls	r3, r3, #26
 8001564:	429a      	cmp	r2, r3
 8001566:	d107      	bne.n	8001578 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001576:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800157e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	069b      	lsls	r3, r3, #26
 8001588:	429a      	cmp	r2, r3
 800158a:	d107      	bne.n	800159c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800159a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80015a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	069b      	lsls	r3, r3, #26
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d107      	bne.n	80015c0 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80015be:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80015c0:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	f003 0303 	and.w	r3, r3, #3
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d108      	bne.n	80015e2 <HAL_ADC_ConfigChannel+0x33e>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d101      	bne.n	80015e2 <HAL_ADC_ConfigChannel+0x33e>
 80015de:	2301      	movs	r3, #1
 80015e0:	e000      	b.n	80015e4 <HAL_ADC_ConfigChannel+0x340>
 80015e2:	2300      	movs	r3, #0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	f040 810a 	bne.w	80017fe <HAL_ADC_ConfigChannel+0x55a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	68db      	ldr	r3, [r3, #12]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d00f      	beq.n	8001612 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2201      	movs	r2, #1
 8001600:	fa02 f303 	lsl.w	r3, r2, r3
 8001604:	43da      	mvns	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	400a      	ands	r2, r1
 800160c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001610:	e049      	b.n	80016a6 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	2201      	movs	r2, #1
 8001620:	409a      	lsls	r2, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	430a      	orrs	r2, r1
 8001628:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	2b09      	cmp	r3, #9
 8001632:	d91c      	bls.n	800166e <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	6999      	ldr	r1, [r3, #24]
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	4613      	mov	r3, r2
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	4413      	add	r3, r2
 8001644:	3b1b      	subs	r3, #27
 8001646:	2207      	movs	r2, #7
 8001648:	fa02 f303 	lsl.w	r3, r2, r3
 800164c:	43db      	mvns	r3, r3
 800164e:	4019      	ands	r1, r3
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	6898      	ldr	r0, [r3, #8]
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	4613      	mov	r3, r2
 800165a:	005b      	lsls	r3, r3, #1
 800165c:	4413      	add	r3, r2
 800165e:	3b1b      	subs	r3, #27
 8001660:	fa00 f203 	lsl.w	r2, r0, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	430a      	orrs	r2, r1
 800166a:	619a      	str	r2, [r3, #24]
 800166c:	e01b      	b.n	80016a6 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	6959      	ldr	r1, [r3, #20]
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	1c5a      	adds	r2, r3, #1
 800167a:	4613      	mov	r3, r2
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	4413      	add	r3, r2
 8001680:	2207      	movs	r2, #7
 8001682:	fa02 f303 	lsl.w	r3, r2, r3
 8001686:	43db      	mvns	r3, r3
 8001688:	4019      	ands	r1, r3
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	6898      	ldr	r0, [r3, #8]
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	1c5a      	adds	r2, r3, #1
 8001694:	4613      	mov	r3, r2
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	4413      	add	r3, r2
 800169a:	fa00 f203 	lsl.w	r2, r0, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	430a      	orrs	r2, r1
 80016a4:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016a6:	4b1f      	ldr	r3, [pc, #124]	; (8001724 <HAL_ADC_ConfigChannel+0x480>)
 80016a8:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2b10      	cmp	r3, #16
 80016b0:	d105      	bne.n	80016be <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80016b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d015      	beq.n	80016ea <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80016c2:	2b11      	cmp	r3, #17
 80016c4:	d105      	bne.n	80016d2 <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80016c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d00b      	beq.n	80016ea <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80016d6:	2b12      	cmp	r3, #18
 80016d8:	f040 8091 	bne.w	80017fe <HAL_ADC_ConfigChannel+0x55a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80016dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	f040 808a 	bne.w	80017fe <HAL_ADC_ConfigChannel+0x55a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80016f2:	d102      	bne.n	80016fa <HAL_ADC_ConfigChannel+0x456>
 80016f4:	4b0c      	ldr	r3, [pc, #48]	; (8001728 <HAL_ADC_ConfigChannel+0x484>)
 80016f6:	60fb      	str	r3, [r7, #12]
 80016f8:	e002      	b.n	8001700 <HAL_ADC_ConfigChannel+0x45c>
 80016fa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80016fe:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	f003 0303 	and.w	r3, r3, #3
 800170a:	2b01      	cmp	r3, #1
 800170c:	d10e      	bne.n	800172c <HAL_ADC_ConfigChannel+0x488>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0301 	and.w	r3, r3, #1
 8001718:	2b01      	cmp	r3, #1
 800171a:	d107      	bne.n	800172c <HAL_ADC_ConfigChannel+0x488>
 800171c:	2301      	movs	r3, #1
 800171e:	e006      	b.n	800172e <HAL_ADC_ConfigChannel+0x48a>
 8001720:	83fff000 	.word	0x83fff000
 8001724:	50000300 	.word	0x50000300
 8001728:	50000100 	.word	0x50000100
 800172c:	2300      	movs	r3, #0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d150      	bne.n	80017d4 <HAL_ADC_ConfigChannel+0x530>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001732:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001734:	2b00      	cmp	r3, #0
 8001736:	d010      	beq.n	800175a <HAL_ADC_ConfigChannel+0x4b6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	f003 0303 	and.w	r3, r3, #3
 8001740:	2b01      	cmp	r3, #1
 8001742:	d107      	bne.n	8001754 <HAL_ADC_ConfigChannel+0x4b0>
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f003 0301 	and.w	r3, r3, #1
 800174c:	2b01      	cmp	r3, #1
 800174e:	d101      	bne.n	8001754 <HAL_ADC_ConfigChannel+0x4b0>
 8001750:	2301      	movs	r3, #1
 8001752:	e000      	b.n	8001756 <HAL_ADC_ConfigChannel+0x4b2>
 8001754:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001756:	2b00      	cmp	r3, #0
 8001758:	d13c      	bne.n	80017d4 <HAL_ADC_ConfigChannel+0x530>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2b10      	cmp	r3, #16
 8001760:	d11d      	bne.n	800179e <HAL_ADC_ConfigChannel+0x4fa>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800176a:	d118      	bne.n	800179e <HAL_ADC_ConfigChannel+0x4fa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800176c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001774:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001776:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001778:	4b27      	ldr	r3, [pc, #156]	; (8001818 <HAL_ADC_ConfigChannel+0x574>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a27      	ldr	r2, [pc, #156]	; (800181c <HAL_ADC_ConfigChannel+0x578>)
 800177e:	fba2 2303 	umull	r2, r3, r2, r3
 8001782:	0c9a      	lsrs	r2, r3, #18
 8001784:	4613      	mov	r3, r2
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	4413      	add	r3, r2
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800178e:	e002      	b.n	8001796 <HAL_ADC_ConfigChannel+0x4f2>
          {
            wait_loop_index--;
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	3b01      	subs	r3, #1
 8001794:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d1f9      	bne.n	8001790 <HAL_ADC_ConfigChannel+0x4ec>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800179c:	e02e      	b.n	80017fc <HAL_ADC_ConfigChannel+0x558>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2b11      	cmp	r3, #17
 80017a4:	d10b      	bne.n	80017be <HAL_ADC_ConfigChannel+0x51a>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80017ae:	d106      	bne.n	80017be <HAL_ADC_ConfigChannel+0x51a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80017b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80017b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017ba:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80017bc:	e01e      	b.n	80017fc <HAL_ADC_ConfigChannel+0x558>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	2b12      	cmp	r3, #18
 80017c4:	d11a      	bne.n	80017fc <HAL_ADC_ConfigChannel+0x558>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80017c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80017ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017d0:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80017d2:	e013      	b.n	80017fc <HAL_ADC_ConfigChannel+0x558>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d8:	f043 0220 	orr.w	r2, r3, #32
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80017e6:	e00a      	b.n	80017fe <HAL_ADC_ConfigChannel+0x55a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ec:	f043 0220 	orr.w	r2, r3, #32
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80017fa:	e000      	b.n	80017fe <HAL_ADC_ConfigChannel+0x55a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80017fc:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2200      	movs	r2, #0
 8001802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001806:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800180a:	4618      	mov	r0, r3
 800180c:	376c      	adds	r7, #108	; 0x6c
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	20000000 	.word	0x20000000
 800181c:	431bde83 	.word	0x431bde83

08001820 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b084      	sub	sp, #16
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001828:	2300      	movs	r3, #0
 800182a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f003 0303 	and.w	r3, r3, #3
 8001836:	2b01      	cmp	r3, #1
 8001838:	d108      	bne.n	800184c <ADC_Enable+0x2c>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0301 	and.w	r3, r3, #1
 8001844:	2b01      	cmp	r3, #1
 8001846:	d101      	bne.n	800184c <ADC_Enable+0x2c>
 8001848:	2301      	movs	r3, #1
 800184a:	e000      	b.n	800184e <ADC_Enable+0x2e>
 800184c:	2300      	movs	r3, #0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d143      	bne.n	80018da <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	689a      	ldr	r2, [r3, #8]
 8001858:	4b22      	ldr	r3, [pc, #136]	; (80018e4 <ADC_Enable+0xc4>)
 800185a:	4013      	ands	r3, r2
 800185c:	2b00      	cmp	r3, #0
 800185e:	d00d      	beq.n	800187c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001864:	f043 0210 	orr.w	r2, r3, #16
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001870:	f043 0201 	orr.w	r2, r3, #1
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8001878:	2301      	movs	r3, #1
 800187a:	e02f      	b.n	80018dc <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	689a      	ldr	r2, [r3, #8]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f042 0201 	orr.w	r2, r2, #1
 800188a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 800188c:	f7ff f9b6 	bl	8000bfc <HAL_GetTick>
 8001890:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001892:	e01b      	b.n	80018cc <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001894:	f7ff f9b2 	bl	8000bfc <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	2b02      	cmp	r3, #2
 80018a0:	d914      	bls.n	80018cc <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f003 0301 	and.w	r3, r3, #1
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d00d      	beq.n	80018cc <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b4:	f043 0210 	orr.w	r2, r3, #16
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c0:	f043 0201 	orr.w	r2, r3, #1
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	e007      	b.n	80018dc <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 0301 	and.w	r3, r3, #1
 80018d6:	2b01      	cmp	r3, #1
 80018d8:	d1dc      	bne.n	8001894 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80018da:	2300      	movs	r3, #0
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3710      	adds	r7, #16
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}
 80018e4:	8000003f 	.word	0x8000003f

080018e8 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018f0:	2300      	movs	r3, #0
 80018f2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	f003 0303 	and.w	r3, r3, #3
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d108      	bne.n	8001914 <ADC_Disable+0x2c>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f003 0301 	and.w	r3, r3, #1
 800190c:	2b01      	cmp	r3, #1
 800190e:	d101      	bne.n	8001914 <ADC_Disable+0x2c>
 8001910:	2301      	movs	r3, #1
 8001912:	e000      	b.n	8001916 <ADC_Disable+0x2e>
 8001914:	2300      	movs	r3, #0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d047      	beq.n	80019aa <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f003 030d 	and.w	r3, r3, #13
 8001924:	2b01      	cmp	r3, #1
 8001926:	d10f      	bne.n	8001948 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	689a      	ldr	r2, [r3, #8]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f042 0202 	orr.w	r2, r2, #2
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2203      	movs	r2, #3
 800193e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001940:	f7ff f95c 	bl	8000bfc <HAL_GetTick>
 8001944:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001946:	e029      	b.n	800199c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194c:	f043 0210 	orr.w	r2, r3, #16
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001958:	f043 0201 	orr.w	r2, r3, #1
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e023      	b.n	80019ac <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001964:	f7ff f94a 	bl	8000bfc <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d914      	bls.n	800199c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	f003 0301 	and.w	r3, r3, #1
 800197c:	2b01      	cmp	r3, #1
 800197e:	d10d      	bne.n	800199c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001984:	f043 0210 	orr.w	r2, r3, #16
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001990:	f043 0201 	orr.w	r2, r3, #1
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	e007      	b.n	80019ac <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f003 0301 	and.w	r3, r3, #1
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d0dc      	beq.n	8001964 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80019aa:	2300      	movs	r3, #0
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3710      	adds	r7, #16
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019c4:	4b0c      	ldr	r3, [pc, #48]	; (80019f8 <__NVIC_SetPriorityGrouping+0x44>)
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019d0:	4013      	ands	r3, r2
 80019d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019e6:	4a04      	ldr	r2, [pc, #16]	; (80019f8 <__NVIC_SetPriorityGrouping+0x44>)
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	60d3      	str	r3, [r2, #12]
}
 80019ec:	bf00      	nop
 80019ee:	3714      	adds	r7, #20
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	e000ed00 	.word	0xe000ed00

080019fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a00:	4b04      	ldr	r3, [pc, #16]	; (8001a14 <__NVIC_GetPriorityGrouping+0x18>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	0a1b      	lsrs	r3, r3, #8
 8001a06:	f003 0307 	and.w	r3, r3, #7
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	e000ed00 	.word	0xe000ed00

08001a18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	6039      	str	r1, [r7, #0]
 8001a22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	db0a      	blt.n	8001a42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	b2da      	uxtb	r2, r3
 8001a30:	490c      	ldr	r1, [pc, #48]	; (8001a64 <__NVIC_SetPriority+0x4c>)
 8001a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a36:	0112      	lsls	r2, r2, #4
 8001a38:	b2d2      	uxtb	r2, r2
 8001a3a:	440b      	add	r3, r1
 8001a3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a40:	e00a      	b.n	8001a58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	b2da      	uxtb	r2, r3
 8001a46:	4908      	ldr	r1, [pc, #32]	; (8001a68 <__NVIC_SetPriority+0x50>)
 8001a48:	79fb      	ldrb	r3, [r7, #7]
 8001a4a:	f003 030f 	and.w	r3, r3, #15
 8001a4e:	3b04      	subs	r3, #4
 8001a50:	0112      	lsls	r2, r2, #4
 8001a52:	b2d2      	uxtb	r2, r2
 8001a54:	440b      	add	r3, r1
 8001a56:	761a      	strb	r2, [r3, #24]
}
 8001a58:	bf00      	nop
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	e000e100 	.word	0xe000e100
 8001a68:	e000ed00 	.word	0xe000ed00

08001a6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b089      	sub	sp, #36	; 0x24
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	60f8      	str	r0, [r7, #12]
 8001a74:	60b9      	str	r1, [r7, #8]
 8001a76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	f003 0307 	and.w	r3, r3, #7
 8001a7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	f1c3 0307 	rsb	r3, r3, #7
 8001a86:	2b04      	cmp	r3, #4
 8001a88:	bf28      	it	cs
 8001a8a:	2304      	movcs	r3, #4
 8001a8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	3304      	adds	r3, #4
 8001a92:	2b06      	cmp	r3, #6
 8001a94:	d902      	bls.n	8001a9c <NVIC_EncodePriority+0x30>
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	3b03      	subs	r3, #3
 8001a9a:	e000      	b.n	8001a9e <NVIC_EncodePriority+0x32>
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aaa:	43da      	mvns	r2, r3
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	401a      	ands	r2, r3
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ab4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	fa01 f303 	lsl.w	r3, r1, r3
 8001abe:	43d9      	mvns	r1, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ac4:	4313      	orrs	r3, r2
         );
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3724      	adds	r7, #36	; 0x24
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
	...

08001ad4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	3b01      	subs	r3, #1
 8001ae0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ae4:	d301      	bcc.n	8001aea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e00f      	b.n	8001b0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001aea:	4a0a      	ldr	r2, [pc, #40]	; (8001b14 <SysTick_Config+0x40>)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	3b01      	subs	r3, #1
 8001af0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001af2:	210f      	movs	r1, #15
 8001af4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001af8:	f7ff ff8e 	bl	8001a18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001afc:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <SysTick_Config+0x40>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b02:	4b04      	ldr	r3, [pc, #16]	; (8001b14 <SysTick_Config+0x40>)
 8001b04:	2207      	movs	r2, #7
 8001b06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	e000e010 	.word	0xe000e010

08001b18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b20:	6878      	ldr	r0, [r7, #4]
 8001b22:	f7ff ff47 	bl	80019b4 <__NVIC_SetPriorityGrouping>
}
 8001b26:	bf00      	nop
 8001b28:	3708      	adds	r7, #8
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b086      	sub	sp, #24
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	4603      	mov	r3, r0
 8001b36:	60b9      	str	r1, [r7, #8]
 8001b38:	607a      	str	r2, [r7, #4]
 8001b3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b40:	f7ff ff5c 	bl	80019fc <__NVIC_GetPriorityGrouping>
 8001b44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	68b9      	ldr	r1, [r7, #8]
 8001b4a:	6978      	ldr	r0, [r7, #20]
 8001b4c:	f7ff ff8e 	bl	8001a6c <NVIC_EncodePriority>
 8001b50:	4602      	mov	r2, r0
 8001b52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b56:	4611      	mov	r1, r2
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7ff ff5d 	bl	8001a18 <__NVIC_SetPriority>
}
 8001b5e:	bf00      	nop
 8001b60:	3718      	adds	r7, #24
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}

08001b66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b66:	b580      	push	{r7, lr}
 8001b68:	b082      	sub	sp, #8
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	f7ff ffb0 	bl	8001ad4 <SysTick_Config>
 8001b74:	4603      	mov	r3, r0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 8001b7e:	b580      	push	{r7, lr}
 8001b80:	b082      	sub	sp, #8
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d101      	bne.n	8001b90 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	e014      	b.n	8001bba <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	791b      	ldrb	r3, [r3, #4]
 8001b94:	b2db      	uxtb	r3, r3
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d105      	bne.n	8001ba6 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f7fe fc33 	bl	800040c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2202      	movs	r2, #2
 8001baa:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 8001bc2:	b480      	push	{r7}
 8001bc4:	b087      	sub	sp, #28
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	60f8      	str	r0, [r7, #12]
 8001bca:	60b9      	str	r1, [r7, #8]
 8001bcc:	607a      	str	r2, [r7, #4]
 8001bce:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
   
  tmp = (uint32_t) (hdac->Instance);
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	617b      	str	r3, [r7, #20]

/* DAC 1 has 1 or 2 channels - no DAC2 */
/* DAC 1 has 2 channels 1U & 2U - DAC 2 has one channel 1U */

  if(Channel == DAC_CHANNEL_1)
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d105      	bne.n	8001bec <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001be0:	697a      	ldr	r2, [r7, #20]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4413      	add	r3, r2
 8001be6:	3308      	adds	r3, #8
 8001be8:	617b      	str	r3, [r7, #20]
 8001bea:	e004      	b.n	8001bf6 <HAL_DAC_SetValue+0x34>
    defined(STM32F303xC) || defined(STM32F358xx)                         || \
    defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx) || \
    defined(STM32F373xC) || defined(STM32F378xx)
  else /* channel = DAC_CHANNEL_2  */
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8001bec:	697a      	ldr	r2, [r7, #20]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	4413      	add	r3, r2
 8001bf2:	3314      	adds	r3, #20
 8001bf4:	617b      	str	r3, [r7, #20]
       /* STM32F303xC || STM32F358xx                || */
       /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
       /* STM32F373xC || STM32F378xx                   */

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	371c      	adds	r7, #28
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 or DAC2 Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	795b      	ldrb	r3, [r3, #5]
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d101      	bne.n	8001c22 <HAL_DAC_Start+0x16>
 8001c1e:	2302      	movs	r3, #2
 8001c20:	e039      	b.n	8001c96 <HAL_DAC_Start+0x8a>
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2201      	movs	r2, #1
 8001c26:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2202      	movs	r2, #2
 8001c2c:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	6819      	ldr	r1, [r3, #0]
 8001c34:	2201      	movs	r2, #1
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	409a      	lsls	r2, r3
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	430a      	orrs	r2, r1
 8001c40:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d10f      	bne.n	8001c68 <HAL_DAC_Start+0x5c>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8001c52:	2b3c      	cmp	r3, #60	; 0x3c
 8001c54:	d118      	bne.n	8001c88 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	685a      	ldr	r2, [r3, #4]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f042 0201 	orr.w	r2, r2, #1
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	e00f      	b.n	8001c88 <HAL_DAC_Start+0x7c>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001c72:	f5b3 1f70 	cmp.w	r3, #3932160	; 0x3c0000
 8001c76:	d107      	bne.n	8001c88 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	685a      	ldr	r2, [r3, #4]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f042 0202 	orr.w	r2, r2, #2
 8001c86:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2200      	movs	r2, #0
 8001c92:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	370c      	adds	r7, #12
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
	...

08001ca4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b087      	sub	sp, #28
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	60f8      	str	r0, [r7, #12]
 8001cac:	60b9      	str	r1, [r7, #8]
 8001cae:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	617b      	str	r3, [r7, #20]
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	795b      	ldrb	r3, [r3, #5]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d101      	bne.n	8001cc4 <HAL_DAC_ConfigChannel+0x20>
 8001cc0:	2302      	movs	r3, #2
 8001cc2:	e04e      	b.n	8001d62 <HAL_DAC_ConfigChannel+0xbe>
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	2202      	movs	r2, #2
 8001cce:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output or switch output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value OR */   
  /* Set OUTEN bit according to DAC_OutputSwitch value */   
#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
  if ((hdac->Instance == DAC1) && (Channel == DAC_CHANNEL_1)) 
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a24      	ldr	r2, [pc, #144]	; (8001d70 <HAL_DAC_ConfigChannel+0xcc>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d112      	bne.n	8001d08 <HAL_DAC_ConfigChannel+0x64>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d10f      	bne.n	8001d08 <HAL_DAC_ConfigChannel+0x64>
  {
    /* Output Buffer (BOFF1) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8001ce8:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf2:	43db      	mvns	r3, r3
 8001cf4:	697a      	ldr	r2, [r7, #20]
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);    
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	68bb      	ldr	r3, [r7, #8]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	4313      	orrs	r3, r2
 8001d04:	613b      	str	r3, [r7, #16]
 8001d06:	e00e      	b.n	8001d26 <HAL_DAC_ConfigChannel+0x82>
  }
  else /* DAC1 channel 2U & DAC2 channel 1U */
  {
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
 8001d08:	f640 72fe 	movw	r2, #4094	; 0xffe
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	43db      	mvns	r3, r3
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	4013      	ands	r3, r2
 8001d18:	617b      	str	r3, [r7, #20]
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	613b      	str	r3, [r7, #16]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8001d26:	693a      	ldr	r2, [r7, #16]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	697a      	ldr	r2, [r7, #20]
 8001d3a:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	6819      	ldr	r1, [r3, #0]
 8001d42:	22c0      	movs	r2, #192	; 0xc0
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4a:	43da      	mvns	r2, r3
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	400a      	ands	r2, r1
 8001d52:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2201      	movs	r2, #1
 8001d58:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8001d60:	2300      	movs	r3, #0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	371c      	adds	r7, #28
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	40007400 	.word	0x40007400

08001d74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b087      	sub	sp, #28
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d82:	e14e      	b.n	8002022 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	2101      	movs	r1, #1
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d90:	4013      	ands	r3, r2
 8001d92:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	f000 8140 	beq.w	800201c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f003 0303 	and.w	r3, r3, #3
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d005      	beq.n	8001db4 <HAL_GPIO_Init+0x40>
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f003 0303 	and.w	r3, r3, #3
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	d130      	bne.n	8001e16 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	2203      	movs	r2, #3
 8001dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	4013      	ands	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	68da      	ldr	r2, [r3, #12]
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	693a      	ldr	r2, [r7, #16]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	693a      	ldr	r2, [r7, #16]
 8001de2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dea:	2201      	movs	r2, #1
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	fa02 f303 	lsl.w	r3, r2, r3
 8001df2:	43db      	mvns	r3, r3
 8001df4:	693a      	ldr	r2, [r7, #16]
 8001df6:	4013      	ands	r3, r2
 8001df8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	091b      	lsrs	r3, r3, #4
 8001e00:	f003 0201 	and.w	r2, r3, #1
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0a:	693a      	ldr	r2, [r7, #16]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f003 0303 	and.w	r3, r3, #3
 8001e1e:	2b03      	cmp	r3, #3
 8001e20:	d017      	beq.n	8001e52 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	2203      	movs	r2, #3
 8001e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e32:	43db      	mvns	r3, r3
 8001e34:	693a      	ldr	r2, [r7, #16]
 8001e36:	4013      	ands	r3, r2
 8001e38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	689a      	ldr	r2, [r3, #8]
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	005b      	lsls	r3, r3, #1
 8001e42:	fa02 f303 	lsl.w	r3, r2, r3
 8001e46:	693a      	ldr	r2, [r7, #16]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f003 0303 	and.w	r3, r3, #3
 8001e5a:	2b02      	cmp	r3, #2
 8001e5c:	d123      	bne.n	8001ea6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	08da      	lsrs	r2, r3, #3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	3208      	adds	r2, #8
 8001e66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	f003 0307 	and.w	r3, r3, #7
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	220f      	movs	r2, #15
 8001e76:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	693a      	ldr	r2, [r7, #16]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	691a      	ldr	r2, [r3, #16]
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	f003 0307 	and.w	r3, r3, #7
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	693a      	ldr	r2, [r7, #16]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	08da      	lsrs	r2, r3, #3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	3208      	adds	r2, #8
 8001ea0:	6939      	ldr	r1, [r7, #16]
 8001ea2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	005b      	lsls	r3, r3, #1
 8001eb0:	2203      	movs	r2, #3
 8001eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb6:	43db      	mvns	r3, r3
 8001eb8:	693a      	ldr	r2, [r7, #16]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	f003 0203 	and.w	r2, r3, #3
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	f000 809a 	beq.w	800201c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ee8:	4b55      	ldr	r3, [pc, #340]	; (8002040 <HAL_GPIO_Init+0x2cc>)
 8001eea:	699b      	ldr	r3, [r3, #24]
 8001eec:	4a54      	ldr	r2, [pc, #336]	; (8002040 <HAL_GPIO_Init+0x2cc>)
 8001eee:	f043 0301 	orr.w	r3, r3, #1
 8001ef2:	6193      	str	r3, [r2, #24]
 8001ef4:	4b52      	ldr	r3, [pc, #328]	; (8002040 <HAL_GPIO_Init+0x2cc>)
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	f003 0301 	and.w	r3, r3, #1
 8001efc:	60bb      	str	r3, [r7, #8]
 8001efe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f00:	4a50      	ldr	r2, [pc, #320]	; (8002044 <HAL_GPIO_Init+0x2d0>)
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	089b      	lsrs	r3, r3, #2
 8001f06:	3302      	adds	r3, #2
 8001f08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	f003 0303 	and.w	r3, r3, #3
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	220f      	movs	r2, #15
 8001f18:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	4013      	ands	r3, r2
 8001f22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001f2a:	d013      	beq.n	8001f54 <HAL_GPIO_Init+0x1e0>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4a46      	ldr	r2, [pc, #280]	; (8002048 <HAL_GPIO_Init+0x2d4>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d00d      	beq.n	8001f50 <HAL_GPIO_Init+0x1dc>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a45      	ldr	r2, [pc, #276]	; (800204c <HAL_GPIO_Init+0x2d8>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d007      	beq.n	8001f4c <HAL_GPIO_Init+0x1d8>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	4a44      	ldr	r2, [pc, #272]	; (8002050 <HAL_GPIO_Init+0x2dc>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d101      	bne.n	8001f48 <HAL_GPIO_Init+0x1d4>
 8001f44:	2303      	movs	r3, #3
 8001f46:	e006      	b.n	8001f56 <HAL_GPIO_Init+0x1e2>
 8001f48:	2305      	movs	r3, #5
 8001f4a:	e004      	b.n	8001f56 <HAL_GPIO_Init+0x1e2>
 8001f4c:	2302      	movs	r3, #2
 8001f4e:	e002      	b.n	8001f56 <HAL_GPIO_Init+0x1e2>
 8001f50:	2301      	movs	r3, #1
 8001f52:	e000      	b.n	8001f56 <HAL_GPIO_Init+0x1e2>
 8001f54:	2300      	movs	r3, #0
 8001f56:	697a      	ldr	r2, [r7, #20]
 8001f58:	f002 0203 	and.w	r2, r2, #3
 8001f5c:	0092      	lsls	r2, r2, #2
 8001f5e:	4093      	lsls	r3, r2
 8001f60:	693a      	ldr	r2, [r7, #16]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f66:	4937      	ldr	r1, [pc, #220]	; (8002044 <HAL_GPIO_Init+0x2d0>)
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	089b      	lsrs	r3, r3, #2
 8001f6c:	3302      	adds	r3, #2
 8001f6e:	693a      	ldr	r2, [r7, #16]
 8001f70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f74:	4b37      	ldr	r3, [pc, #220]	; (8002054 <HAL_GPIO_Init+0x2e0>)
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	43db      	mvns	r3, r3
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	4013      	ands	r3, r2
 8001f82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d003      	beq.n	8001f98 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001f90:	693a      	ldr	r2, [r7, #16]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001f98:	4a2e      	ldr	r2, [pc, #184]	; (8002054 <HAL_GPIO_Init+0x2e0>)
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f9e:	4b2d      	ldr	r3, [pc, #180]	; (8002054 <HAL_GPIO_Init+0x2e0>)
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	43db      	mvns	r3, r3
 8001fa8:	693a      	ldr	r2, [r7, #16]
 8001faa:	4013      	ands	r3, r2
 8001fac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d003      	beq.n	8001fc2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001fc2:	4a24      	ldr	r2, [pc, #144]	; (8002054 <HAL_GPIO_Init+0x2e0>)
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001fc8:	4b22      	ldr	r3, [pc, #136]	; (8002054 <HAL_GPIO_Init+0x2e0>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	43db      	mvns	r3, r3
 8001fd2:	693a      	ldr	r2, [r7, #16]
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d003      	beq.n	8001fec <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001fe4:	693a      	ldr	r2, [r7, #16]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001fec:	4a19      	ldr	r2, [pc, #100]	; (8002054 <HAL_GPIO_Init+0x2e0>)
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ff2:	4b18      	ldr	r3, [pc, #96]	; (8002054 <HAL_GPIO_Init+0x2e0>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	43db      	mvns	r3, r3
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	4013      	ands	r3, r2
 8002000:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d003      	beq.n	8002016 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800200e:	693a      	ldr	r2, [r7, #16]
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	4313      	orrs	r3, r2
 8002014:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002016:	4a0f      	ldr	r2, [pc, #60]	; (8002054 <HAL_GPIO_Init+0x2e0>)
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	3301      	adds	r3, #1
 8002020:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	fa22 f303 	lsr.w	r3, r2, r3
 800202c:	2b00      	cmp	r3, #0
 800202e:	f47f aea9 	bne.w	8001d84 <HAL_GPIO_Init+0x10>
  }
}
 8002032:	bf00      	nop
 8002034:	bf00      	nop
 8002036:	371c      	adds	r7, #28
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr
 8002040:	40021000 	.word	0x40021000
 8002044:	40010000 	.word	0x40010000
 8002048:	48000400 	.word	0x48000400
 800204c:	48000800 	.word	0x48000800
 8002050:	48000c00 	.word	0x48000c00
 8002054:	40010400 	.word	0x40010400

08002058 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002058:	b480      	push	{r7}
 800205a:	b085      	sub	sp, #20
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	460b      	mov	r3, r1
 8002062:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	691a      	ldr	r2, [r3, #16]
 8002068:	887b      	ldrh	r3, [r7, #2]
 800206a:	4013      	ands	r3, r2
 800206c:	2b00      	cmp	r3, #0
 800206e:	d002      	beq.n	8002076 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002070:	2301      	movs	r3, #1
 8002072:	73fb      	strb	r3, [r7, #15]
 8002074:	e001      	b.n	800207a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002076:	2300      	movs	r3, #0
 8002078:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800207a:	7bfb      	ldrb	r3, [r7, #15]
}
 800207c:	4618      	mov	r0, r3
 800207e:	3714      	adds	r7, #20
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d101      	bne.n	800209a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e081      	b.n	800219e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d106      	bne.n	80020b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2200      	movs	r2, #0
 80020aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f7fe fa7a 	bl	80005a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2224      	movs	r2, #36	; 0x24
 80020b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f022 0201 	bic.w	r2, r2, #1
 80020ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	685a      	ldr	r2, [r3, #4]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80020d8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	689a      	ldr	r2, [r3, #8]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020e8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	68db      	ldr	r3, [r3, #12]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d107      	bne.n	8002102 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	689a      	ldr	r2, [r3, #8]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80020fe:	609a      	str	r2, [r3, #8]
 8002100:	e006      	b.n	8002110 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	689a      	ldr	r2, [r3, #8]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800210e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	68db      	ldr	r3, [r3, #12]
 8002114:	2b02      	cmp	r3, #2
 8002116:	d104      	bne.n	8002122 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002120:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	6812      	ldr	r2, [r2, #0]
 800212c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002130:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002134:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	68da      	ldr	r2, [r3, #12]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002144:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	691a      	ldr	r2, [r3, #16]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	695b      	ldr	r3, [r3, #20]
 800214e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	699b      	ldr	r3, [r3, #24]
 8002156:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	430a      	orrs	r2, r1
 800215e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	69d9      	ldr	r1, [r3, #28]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6a1a      	ldr	r2, [r3, #32]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	430a      	orrs	r2, r1
 800216e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f042 0201 	orr.w	r2, r2, #1
 800217e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2220      	movs	r2, #32
 800218a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2200      	movs	r2, #0
 8002198:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800219c:	2300      	movs	r3, #0
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3708      	adds	r7, #8
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80021a6:	b480      	push	{r7}
 80021a8:	b083      	sub	sp, #12
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	6078      	str	r0, [r7, #4]
 80021ae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	2b20      	cmp	r3, #32
 80021ba:	d138      	bne.n	800222e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d101      	bne.n	80021ca <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80021c6:	2302      	movs	r3, #2
 80021c8:	e032      	b.n	8002230 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2201      	movs	r2, #1
 80021ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2224      	movs	r2, #36	; 0x24
 80021d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f022 0201 	bic.w	r2, r2, #1
 80021e8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80021f8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	6819      	ldr	r1, [r3, #0]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	683a      	ldr	r2, [r7, #0]
 8002206:	430a      	orrs	r2, r1
 8002208:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f042 0201 	orr.w	r2, r2, #1
 8002218:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2220      	movs	r2, #32
 800221e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	2200      	movs	r2, #0
 8002226:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800222a:	2300      	movs	r3, #0
 800222c:	e000      	b.n	8002230 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800222e:	2302      	movs	r3, #2
  }
}
 8002230:	4618      	mov	r0, r3
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b20      	cmp	r3, #32
 8002250:	d139      	bne.n	80022c6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002258:	2b01      	cmp	r3, #1
 800225a:	d101      	bne.n	8002260 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800225c:	2302      	movs	r3, #2
 800225e:	e033      	b.n	80022c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2224      	movs	r2, #36	; 0x24
 800226c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f022 0201 	bic.w	r2, r2, #1
 800227e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800228e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	021b      	lsls	r3, r3, #8
 8002294:	68fa      	ldr	r2, [r7, #12]
 8002296:	4313      	orrs	r3, r2
 8002298:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	68fa      	ldr	r2, [r7, #12]
 80022a0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f042 0201 	orr.w	r2, r2, #1
 80022b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2220      	movs	r2, #32
 80022b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80022c2:	2300      	movs	r3, #0
 80022c4:	e000      	b.n	80022c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80022c6:	2302      	movs	r3, #2
  }
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3714      	adds	r7, #20
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80022da:	af00      	add	r7, sp, #0
 80022dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022e0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80022e4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d102      	bne.n	80022fa <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80022f4:	2301      	movs	r3, #1
 80022f6:	f001 b823 	b.w	8003340 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022fe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	2b00      	cmp	r3, #0
 800230c:	f000 817d 	beq.w	800260a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002310:	4bbc      	ldr	r3, [pc, #752]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f003 030c 	and.w	r3, r3, #12
 8002318:	2b04      	cmp	r3, #4
 800231a:	d00c      	beq.n	8002336 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800231c:	4bb9      	ldr	r3, [pc, #740]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f003 030c 	and.w	r3, r3, #12
 8002324:	2b08      	cmp	r3, #8
 8002326:	d15c      	bne.n	80023e2 <HAL_RCC_OscConfig+0x10e>
 8002328:	4bb6      	ldr	r3, [pc, #728]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002330:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002334:	d155      	bne.n	80023e2 <HAL_RCC_OscConfig+0x10e>
 8002336:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800233a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800233e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002342:	fa93 f3a3 	rbit	r3, r3
 8002346:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800234a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800234e:	fab3 f383 	clz	r3, r3
 8002352:	b2db      	uxtb	r3, r3
 8002354:	095b      	lsrs	r3, r3, #5
 8002356:	b2db      	uxtb	r3, r3
 8002358:	f043 0301 	orr.w	r3, r3, #1
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b01      	cmp	r3, #1
 8002360:	d102      	bne.n	8002368 <HAL_RCC_OscConfig+0x94>
 8002362:	4ba8      	ldr	r3, [pc, #672]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	e015      	b.n	8002394 <HAL_RCC_OscConfig+0xc0>
 8002368:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800236c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002370:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002374:	fa93 f3a3 	rbit	r3, r3
 8002378:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800237c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002380:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002384:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8002388:	fa93 f3a3 	rbit	r3, r3
 800238c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002390:	4b9c      	ldr	r3, [pc, #624]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 8002392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002394:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002398:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 800239c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80023a0:	fa92 f2a2 	rbit	r2, r2
 80023a4:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80023a8:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80023ac:	fab2 f282 	clz	r2, r2
 80023b0:	b2d2      	uxtb	r2, r2
 80023b2:	f042 0220 	orr.w	r2, r2, #32
 80023b6:	b2d2      	uxtb	r2, r2
 80023b8:	f002 021f 	and.w	r2, r2, #31
 80023bc:	2101      	movs	r1, #1
 80023be:	fa01 f202 	lsl.w	r2, r1, r2
 80023c2:	4013      	ands	r3, r2
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	f000 811f 	beq.w	8002608 <HAL_RCC_OscConfig+0x334>
 80023ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	f040 8116 	bne.w	8002608 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	f000 bfaf 	b.w	8003340 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023f2:	d106      	bne.n	8002402 <HAL_RCC_OscConfig+0x12e>
 80023f4:	4b83      	ldr	r3, [pc, #524]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a82      	ldr	r2, [pc, #520]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 80023fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023fe:	6013      	str	r3, [r2, #0]
 8002400:	e036      	b.n	8002470 <HAL_RCC_OscConfig+0x19c>
 8002402:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002406:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d10c      	bne.n	800242c <HAL_RCC_OscConfig+0x158>
 8002412:	4b7c      	ldr	r3, [pc, #496]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a7b      	ldr	r2, [pc, #492]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 8002418:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800241c:	6013      	str	r3, [r2, #0]
 800241e:	4b79      	ldr	r3, [pc, #484]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a78      	ldr	r2, [pc, #480]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 8002424:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002428:	6013      	str	r3, [r2, #0]
 800242a:	e021      	b.n	8002470 <HAL_RCC_OscConfig+0x19c>
 800242c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002430:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800243c:	d10c      	bne.n	8002458 <HAL_RCC_OscConfig+0x184>
 800243e:	4b71      	ldr	r3, [pc, #452]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a70      	ldr	r2, [pc, #448]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 8002444:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002448:	6013      	str	r3, [r2, #0]
 800244a:	4b6e      	ldr	r3, [pc, #440]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a6d      	ldr	r2, [pc, #436]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 8002450:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002454:	6013      	str	r3, [r2, #0]
 8002456:	e00b      	b.n	8002470 <HAL_RCC_OscConfig+0x19c>
 8002458:	4b6a      	ldr	r3, [pc, #424]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a69      	ldr	r2, [pc, #420]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 800245e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002462:	6013      	str	r3, [r2, #0]
 8002464:	4b67      	ldr	r3, [pc, #412]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a66      	ldr	r2, [pc, #408]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 800246a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800246e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002470:	4b64      	ldr	r3, [pc, #400]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 8002472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002474:	f023 020f 	bic.w	r2, r3, #15
 8002478:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800247c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	495f      	ldr	r1, [pc, #380]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 8002486:	4313      	orrs	r3, r2
 8002488:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800248a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800248e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d059      	beq.n	800254e <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800249a:	f7fe fbaf 	bl	8000bfc <HAL_GetTick>
 800249e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024a2:	e00a      	b.n	80024ba <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024a4:	f7fe fbaa 	bl	8000bfc <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	2b64      	cmp	r3, #100	; 0x64
 80024b2:	d902      	bls.n	80024ba <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80024b4:	2303      	movs	r3, #3
 80024b6:	f000 bf43 	b.w	8003340 <HAL_RCC_OscConfig+0x106c>
 80024ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024be:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c2:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80024c6:	fa93 f3a3 	rbit	r3, r3
 80024ca:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80024ce:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024d2:	fab3 f383 	clz	r3, r3
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	095b      	lsrs	r3, r3, #5
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	f043 0301 	orr.w	r3, r3, #1
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d102      	bne.n	80024ec <HAL_RCC_OscConfig+0x218>
 80024e6:	4b47      	ldr	r3, [pc, #284]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	e015      	b.n	8002518 <HAL_RCC_OscConfig+0x244>
 80024ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024f0:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80024f8:	fa93 f3a3 	rbit	r3, r3
 80024fc:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002500:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002504:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002508:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800250c:	fa93 f3a3 	rbit	r3, r3
 8002510:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002514:	4b3b      	ldr	r3, [pc, #236]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 8002516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002518:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800251c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002520:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002524:	fa92 f2a2 	rbit	r2, r2
 8002528:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800252c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002530:	fab2 f282 	clz	r2, r2
 8002534:	b2d2      	uxtb	r2, r2
 8002536:	f042 0220 	orr.w	r2, r2, #32
 800253a:	b2d2      	uxtb	r2, r2
 800253c:	f002 021f 	and.w	r2, r2, #31
 8002540:	2101      	movs	r1, #1
 8002542:	fa01 f202 	lsl.w	r2, r1, r2
 8002546:	4013      	ands	r3, r2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d0ab      	beq.n	80024a4 <HAL_RCC_OscConfig+0x1d0>
 800254c:	e05d      	b.n	800260a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800254e:	f7fe fb55 	bl	8000bfc <HAL_GetTick>
 8002552:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002556:	e00a      	b.n	800256e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002558:	f7fe fb50 	bl	8000bfc <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002562:	1ad3      	subs	r3, r2, r3
 8002564:	2b64      	cmp	r3, #100	; 0x64
 8002566:	d902      	bls.n	800256e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002568:	2303      	movs	r3, #3
 800256a:	f000 bee9 	b.w	8003340 <HAL_RCC_OscConfig+0x106c>
 800256e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002572:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002576:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800257a:	fa93 f3a3 	rbit	r3, r3
 800257e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002582:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002586:	fab3 f383 	clz	r3, r3
 800258a:	b2db      	uxtb	r3, r3
 800258c:	095b      	lsrs	r3, r3, #5
 800258e:	b2db      	uxtb	r3, r3
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	b2db      	uxtb	r3, r3
 8002596:	2b01      	cmp	r3, #1
 8002598:	d102      	bne.n	80025a0 <HAL_RCC_OscConfig+0x2cc>
 800259a:	4b1a      	ldr	r3, [pc, #104]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	e015      	b.n	80025cc <HAL_RCC_OscConfig+0x2f8>
 80025a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025a4:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025a8:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80025ac:	fa93 f3a3 	rbit	r3, r3
 80025b0:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80025b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025b8:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80025bc:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80025c0:	fa93 f3a3 	rbit	r3, r3
 80025c4:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80025c8:	4b0e      	ldr	r3, [pc, #56]	; (8002604 <HAL_RCC_OscConfig+0x330>)
 80025ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025cc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80025d0:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80025d4:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80025d8:	fa92 f2a2 	rbit	r2, r2
 80025dc:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80025e0:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80025e4:	fab2 f282 	clz	r2, r2
 80025e8:	b2d2      	uxtb	r2, r2
 80025ea:	f042 0220 	orr.w	r2, r2, #32
 80025ee:	b2d2      	uxtb	r2, r2
 80025f0:	f002 021f 	and.w	r2, r2, #31
 80025f4:	2101      	movs	r1, #1
 80025f6:	fa01 f202 	lsl.w	r2, r1, r2
 80025fa:	4013      	ands	r3, r2
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d1ab      	bne.n	8002558 <HAL_RCC_OscConfig+0x284>
 8002600:	e003      	b.n	800260a <HAL_RCC_OscConfig+0x336>
 8002602:	bf00      	nop
 8002604:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002608:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800260a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800260e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	f000 817d 	beq.w	800291a <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002620:	4ba6      	ldr	r3, [pc, #664]	; (80028bc <HAL_RCC_OscConfig+0x5e8>)
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	f003 030c 	and.w	r3, r3, #12
 8002628:	2b00      	cmp	r3, #0
 800262a:	d00b      	beq.n	8002644 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800262c:	4ba3      	ldr	r3, [pc, #652]	; (80028bc <HAL_RCC_OscConfig+0x5e8>)
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	f003 030c 	and.w	r3, r3, #12
 8002634:	2b08      	cmp	r3, #8
 8002636:	d172      	bne.n	800271e <HAL_RCC_OscConfig+0x44a>
 8002638:	4ba0      	ldr	r3, [pc, #640]	; (80028bc <HAL_RCC_OscConfig+0x5e8>)
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d16c      	bne.n	800271e <HAL_RCC_OscConfig+0x44a>
 8002644:	2302      	movs	r3, #2
 8002646:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800264a:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800264e:	fa93 f3a3 	rbit	r3, r3
 8002652:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8002656:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800265a:	fab3 f383 	clz	r3, r3
 800265e:	b2db      	uxtb	r3, r3
 8002660:	095b      	lsrs	r3, r3, #5
 8002662:	b2db      	uxtb	r3, r3
 8002664:	f043 0301 	orr.w	r3, r3, #1
 8002668:	b2db      	uxtb	r3, r3
 800266a:	2b01      	cmp	r3, #1
 800266c:	d102      	bne.n	8002674 <HAL_RCC_OscConfig+0x3a0>
 800266e:	4b93      	ldr	r3, [pc, #588]	; (80028bc <HAL_RCC_OscConfig+0x5e8>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	e013      	b.n	800269c <HAL_RCC_OscConfig+0x3c8>
 8002674:	2302      	movs	r3, #2
 8002676:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800267e:	fa93 f3a3 	rbit	r3, r3
 8002682:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002686:	2302      	movs	r3, #2
 8002688:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800268c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002690:	fa93 f3a3 	rbit	r3, r3
 8002694:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8002698:	4b88      	ldr	r3, [pc, #544]	; (80028bc <HAL_RCC_OscConfig+0x5e8>)
 800269a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800269c:	2202      	movs	r2, #2
 800269e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80026a2:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80026a6:	fa92 f2a2 	rbit	r2, r2
 80026aa:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80026ae:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80026b2:	fab2 f282 	clz	r2, r2
 80026b6:	b2d2      	uxtb	r2, r2
 80026b8:	f042 0220 	orr.w	r2, r2, #32
 80026bc:	b2d2      	uxtb	r2, r2
 80026be:	f002 021f 	and.w	r2, r2, #31
 80026c2:	2101      	movs	r1, #1
 80026c4:	fa01 f202 	lsl.w	r2, r1, r2
 80026c8:	4013      	ands	r3, r2
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d00a      	beq.n	80026e4 <HAL_RCC_OscConfig+0x410>
 80026ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	691b      	ldr	r3, [r3, #16]
 80026da:	2b01      	cmp	r3, #1
 80026dc:	d002      	beq.n	80026e4 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	f000 be2e 	b.w	8003340 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026e4:	4b75      	ldr	r3, [pc, #468]	; (80028bc <HAL_RCC_OscConfig+0x5e8>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026f0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	695b      	ldr	r3, [r3, #20]
 80026f8:	21f8      	movs	r1, #248	; 0xf8
 80026fa:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026fe:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002702:	fa91 f1a1 	rbit	r1, r1
 8002706:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800270a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800270e:	fab1 f181 	clz	r1, r1
 8002712:	b2c9      	uxtb	r1, r1
 8002714:	408b      	lsls	r3, r1
 8002716:	4969      	ldr	r1, [pc, #420]	; (80028bc <HAL_RCC_OscConfig+0x5e8>)
 8002718:	4313      	orrs	r3, r2
 800271a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800271c:	e0fd      	b.n	800291a <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800271e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002722:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	691b      	ldr	r3, [r3, #16]
 800272a:	2b00      	cmp	r3, #0
 800272c:	f000 8088 	beq.w	8002840 <HAL_RCC_OscConfig+0x56c>
 8002730:	2301      	movs	r3, #1
 8002732:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002736:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800273a:	fa93 f3a3 	rbit	r3, r3
 800273e:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002742:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002746:	fab3 f383 	clz	r3, r3
 800274a:	b2db      	uxtb	r3, r3
 800274c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002750:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	461a      	mov	r2, r3
 8002758:	2301      	movs	r3, #1
 800275a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800275c:	f7fe fa4e 	bl	8000bfc <HAL_GetTick>
 8002760:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002764:	e00a      	b.n	800277c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002766:	f7fe fa49 	bl	8000bfc <HAL_GetTick>
 800276a:	4602      	mov	r2, r0
 800276c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	2b02      	cmp	r3, #2
 8002774:	d902      	bls.n	800277c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	f000 bde2 	b.w	8003340 <HAL_RCC_OscConfig+0x106c>
 800277c:	2302      	movs	r3, #2
 800277e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002782:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8002786:	fa93 f3a3 	rbit	r3, r3
 800278a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800278e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002792:	fab3 f383 	clz	r3, r3
 8002796:	b2db      	uxtb	r3, r3
 8002798:	095b      	lsrs	r3, r3, #5
 800279a:	b2db      	uxtb	r3, r3
 800279c:	f043 0301 	orr.w	r3, r3, #1
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	2b01      	cmp	r3, #1
 80027a4:	d102      	bne.n	80027ac <HAL_RCC_OscConfig+0x4d8>
 80027a6:	4b45      	ldr	r3, [pc, #276]	; (80028bc <HAL_RCC_OscConfig+0x5e8>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	e013      	b.n	80027d4 <HAL_RCC_OscConfig+0x500>
 80027ac:	2302      	movs	r3, #2
 80027ae:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027b2:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80027b6:	fa93 f3a3 	rbit	r3, r3
 80027ba:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80027be:	2302      	movs	r3, #2
 80027c0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80027c4:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80027c8:	fa93 f3a3 	rbit	r3, r3
 80027cc:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80027d0:	4b3a      	ldr	r3, [pc, #232]	; (80028bc <HAL_RCC_OscConfig+0x5e8>)
 80027d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d4:	2202      	movs	r2, #2
 80027d6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80027da:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80027de:	fa92 f2a2 	rbit	r2, r2
 80027e2:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80027e6:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80027ea:	fab2 f282 	clz	r2, r2
 80027ee:	b2d2      	uxtb	r2, r2
 80027f0:	f042 0220 	orr.w	r2, r2, #32
 80027f4:	b2d2      	uxtb	r2, r2
 80027f6:	f002 021f 	and.w	r2, r2, #31
 80027fa:	2101      	movs	r1, #1
 80027fc:	fa01 f202 	lsl.w	r2, r1, r2
 8002800:	4013      	ands	r3, r2
 8002802:	2b00      	cmp	r3, #0
 8002804:	d0af      	beq.n	8002766 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002806:	4b2d      	ldr	r3, [pc, #180]	; (80028bc <HAL_RCC_OscConfig+0x5e8>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800280e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002812:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	695b      	ldr	r3, [r3, #20]
 800281a:	21f8      	movs	r1, #248	; 0xf8
 800281c:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002820:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002824:	fa91 f1a1 	rbit	r1, r1
 8002828:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800282c:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002830:	fab1 f181 	clz	r1, r1
 8002834:	b2c9      	uxtb	r1, r1
 8002836:	408b      	lsls	r3, r1
 8002838:	4920      	ldr	r1, [pc, #128]	; (80028bc <HAL_RCC_OscConfig+0x5e8>)
 800283a:	4313      	orrs	r3, r2
 800283c:	600b      	str	r3, [r1, #0]
 800283e:	e06c      	b.n	800291a <HAL_RCC_OscConfig+0x646>
 8002840:	2301      	movs	r3, #1
 8002842:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002846:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800284a:	fa93 f3a3 	rbit	r3, r3
 800284e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002852:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002856:	fab3 f383 	clz	r3, r3
 800285a:	b2db      	uxtb	r3, r3
 800285c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002860:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	461a      	mov	r2, r3
 8002868:	2300      	movs	r3, #0
 800286a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800286c:	f7fe f9c6 	bl	8000bfc <HAL_GetTick>
 8002870:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002874:	e00a      	b.n	800288c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002876:	f7fe f9c1 	bl	8000bfc <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b02      	cmp	r3, #2
 8002884:	d902      	bls.n	800288c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	f000 bd5a 	b.w	8003340 <HAL_RCC_OscConfig+0x106c>
 800288c:	2302      	movs	r3, #2
 800288e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002892:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8002896:	fa93 f3a3 	rbit	r3, r3
 800289a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800289e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028a2:	fab3 f383 	clz	r3, r3
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	095b      	lsrs	r3, r3, #5
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	2b01      	cmp	r3, #1
 80028b4:	d104      	bne.n	80028c0 <HAL_RCC_OscConfig+0x5ec>
 80028b6:	4b01      	ldr	r3, [pc, #4]	; (80028bc <HAL_RCC_OscConfig+0x5e8>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	e015      	b.n	80028e8 <HAL_RCC_OscConfig+0x614>
 80028bc:	40021000 	.word	0x40021000
 80028c0:	2302      	movs	r3, #2
 80028c2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80028ca:	fa93 f3a3 	rbit	r3, r3
 80028ce:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80028d2:	2302      	movs	r3, #2
 80028d4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80028d8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80028dc:	fa93 f3a3 	rbit	r3, r3
 80028e0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80028e4:	4bc8      	ldr	r3, [pc, #800]	; (8002c08 <HAL_RCC_OscConfig+0x934>)
 80028e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e8:	2202      	movs	r2, #2
 80028ea:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80028ee:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80028f2:	fa92 f2a2 	rbit	r2, r2
 80028f6:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80028fa:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80028fe:	fab2 f282 	clz	r2, r2
 8002902:	b2d2      	uxtb	r2, r2
 8002904:	f042 0220 	orr.w	r2, r2, #32
 8002908:	b2d2      	uxtb	r2, r2
 800290a:	f002 021f 	and.w	r2, r2, #31
 800290e:	2101      	movs	r1, #1
 8002910:	fa01 f202 	lsl.w	r2, r1, r2
 8002914:	4013      	ands	r3, r2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d1ad      	bne.n	8002876 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800291a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800291e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0308 	and.w	r3, r3, #8
 800292a:	2b00      	cmp	r3, #0
 800292c:	f000 8110 	beq.w	8002b50 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002930:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002934:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d079      	beq.n	8002a34 <HAL_RCC_OscConfig+0x760>
 8002940:	2301      	movs	r3, #1
 8002942:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002946:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800294a:	fa93 f3a3 	rbit	r3, r3
 800294e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002952:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002956:	fab3 f383 	clz	r3, r3
 800295a:	b2db      	uxtb	r3, r3
 800295c:	461a      	mov	r2, r3
 800295e:	4bab      	ldr	r3, [pc, #684]	; (8002c0c <HAL_RCC_OscConfig+0x938>)
 8002960:	4413      	add	r3, r2
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	461a      	mov	r2, r3
 8002966:	2301      	movs	r3, #1
 8002968:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800296a:	f7fe f947 	bl	8000bfc <HAL_GetTick>
 800296e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002972:	e00a      	b.n	800298a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002974:	f7fe f942 	bl	8000bfc <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	2b02      	cmp	r3, #2
 8002982:	d902      	bls.n	800298a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002984:	2303      	movs	r3, #3
 8002986:	f000 bcdb 	b.w	8003340 <HAL_RCC_OscConfig+0x106c>
 800298a:	2302      	movs	r3, #2
 800298c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002990:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002994:	fa93 f3a3 	rbit	r3, r3
 8002998:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800299c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029a0:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80029a4:	2202      	movs	r2, #2
 80029a6:	601a      	str	r2, [r3, #0]
 80029a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029ac:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	fa93 f2a3 	rbit	r2, r3
 80029b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80029c8:	2202      	movs	r2, #2
 80029ca:	601a      	str	r2, [r3, #0]
 80029cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029d0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	fa93 f2a3 	rbit	r2, r3
 80029da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029de:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80029e2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029e4:	4b88      	ldr	r3, [pc, #544]	; (8002c08 <HAL_RCC_OscConfig+0x934>)
 80029e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80029e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029ec:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80029f0:	2102      	movs	r1, #2
 80029f2:	6019      	str	r1, [r3, #0]
 80029f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80029f8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	fa93 f1a3 	rbit	r1, r3
 8002a02:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a06:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002a0a:	6019      	str	r1, [r3, #0]
  return result;
 8002a0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a10:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	fab3 f383 	clz	r3, r3
 8002a1a:	b2db      	uxtb	r3, r3
 8002a1c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	f003 031f 	and.w	r3, r3, #31
 8002a26:	2101      	movs	r1, #1
 8002a28:	fa01 f303 	lsl.w	r3, r1, r3
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d0a0      	beq.n	8002974 <HAL_RCC_OscConfig+0x6a0>
 8002a32:	e08d      	b.n	8002b50 <HAL_RCC_OscConfig+0x87c>
 8002a34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a38:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a40:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a44:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	fa93 f2a3 	rbit	r2, r3
 8002a4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a52:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002a56:	601a      	str	r2, [r3, #0]
  return result;
 8002a58:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a5c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002a60:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a62:	fab3 f383 	clz	r3, r3
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	461a      	mov	r2, r3
 8002a6a:	4b68      	ldr	r3, [pc, #416]	; (8002c0c <HAL_RCC_OscConfig+0x938>)
 8002a6c:	4413      	add	r3, r2
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	461a      	mov	r2, r3
 8002a72:	2300      	movs	r3, #0
 8002a74:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a76:	f7fe f8c1 	bl	8000bfc <HAL_GetTick>
 8002a7a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a7e:	e00a      	b.n	8002a96 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a80:	f7fe f8bc 	bl	8000bfc <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d902      	bls.n	8002a96 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	f000 bc55 	b.w	8003340 <HAL_RCC_OscConfig+0x106c>
 8002a96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a9a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002a9e:	2202      	movs	r2, #2
 8002aa0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002aa6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	fa93 f2a3 	rbit	r2, r3
 8002ab0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ab4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002ab8:	601a      	str	r2, [r3, #0]
 8002aba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002abe:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	601a      	str	r2, [r3, #0]
 8002ac6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002aca:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	fa93 f2a3 	rbit	r2, r3
 8002ad4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ad8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002adc:	601a      	str	r2, [r3, #0]
 8002ade:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ae2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002ae6:	2202      	movs	r2, #2
 8002ae8:	601a      	str	r2, [r3, #0]
 8002aea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002aee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	fa93 f2a3 	rbit	r2, r3
 8002af8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002afc:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002b00:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b02:	4b41      	ldr	r3, [pc, #260]	; (8002c08 <HAL_RCC_OscConfig+0x934>)
 8002b04:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b0a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002b0e:	2102      	movs	r1, #2
 8002b10:	6019      	str	r1, [r3, #0]
 8002b12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b16:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	fa93 f1a3 	rbit	r1, r3
 8002b20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b24:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002b28:	6019      	str	r1, [r3, #0]
  return result;
 8002b2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b2e:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	fab3 f383 	clz	r3, r3
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	f003 031f 	and.w	r3, r3, #31
 8002b44:	2101      	movs	r1, #1
 8002b46:	fa01 f303 	lsl.w	r3, r1, r3
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d197      	bne.n	8002a80 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b54:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0304 	and.w	r3, r3, #4
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	f000 81a1 	beq.w	8002ea8 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b66:	2300      	movs	r3, #0
 8002b68:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b6c:	4b26      	ldr	r3, [pc, #152]	; (8002c08 <HAL_RCC_OscConfig+0x934>)
 8002b6e:	69db      	ldr	r3, [r3, #28]
 8002b70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d116      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b78:	4b23      	ldr	r3, [pc, #140]	; (8002c08 <HAL_RCC_OscConfig+0x934>)
 8002b7a:	69db      	ldr	r3, [r3, #28]
 8002b7c:	4a22      	ldr	r2, [pc, #136]	; (8002c08 <HAL_RCC_OscConfig+0x934>)
 8002b7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b82:	61d3      	str	r3, [r2, #28]
 8002b84:	4b20      	ldr	r3, [pc, #128]	; (8002c08 <HAL_RCC_OscConfig+0x934>)
 8002b86:	69db      	ldr	r3, [r3, #28]
 8002b88:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002b8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b90:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002b94:	601a      	str	r2, [r3, #0]
 8002b96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b9a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002b9e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002ba0:	2301      	movs	r3, #1
 8002ba2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ba6:	4b1a      	ldr	r3, [pc, #104]	; (8002c10 <HAL_RCC_OscConfig+0x93c>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d11a      	bne.n	8002be8 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bb2:	4b17      	ldr	r3, [pc, #92]	; (8002c10 <HAL_RCC_OscConfig+0x93c>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a16      	ldr	r2, [pc, #88]	; (8002c10 <HAL_RCC_OscConfig+0x93c>)
 8002bb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bbc:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bbe:	f7fe f81d 	bl	8000bfc <HAL_GetTick>
 8002bc2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bc6:	e009      	b.n	8002bdc <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bc8:	f7fe f818 	bl	8000bfc <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	2b64      	cmp	r3, #100	; 0x64
 8002bd6:	d901      	bls.n	8002bdc <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e3b1      	b.n	8003340 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bdc:	4b0c      	ldr	r3, [pc, #48]	; (8002c10 <HAL_RCC_OscConfig+0x93c>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d0ef      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002be8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d10d      	bne.n	8002c14 <HAL_RCC_OscConfig+0x940>
 8002bf8:	4b03      	ldr	r3, [pc, #12]	; (8002c08 <HAL_RCC_OscConfig+0x934>)
 8002bfa:	6a1b      	ldr	r3, [r3, #32]
 8002bfc:	4a02      	ldr	r2, [pc, #8]	; (8002c08 <HAL_RCC_OscConfig+0x934>)
 8002bfe:	f043 0301 	orr.w	r3, r3, #1
 8002c02:	6213      	str	r3, [r2, #32]
 8002c04:	e03c      	b.n	8002c80 <HAL_RCC_OscConfig+0x9ac>
 8002c06:	bf00      	nop
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	10908120 	.word	0x10908120
 8002c10:	40007000 	.word	0x40007000
 8002c14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c18:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d10c      	bne.n	8002c3e <HAL_RCC_OscConfig+0x96a>
 8002c24:	4bc1      	ldr	r3, [pc, #772]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002c26:	6a1b      	ldr	r3, [r3, #32]
 8002c28:	4ac0      	ldr	r2, [pc, #768]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002c2a:	f023 0301 	bic.w	r3, r3, #1
 8002c2e:	6213      	str	r3, [r2, #32]
 8002c30:	4bbe      	ldr	r3, [pc, #760]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002c32:	6a1b      	ldr	r3, [r3, #32]
 8002c34:	4abd      	ldr	r2, [pc, #756]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002c36:	f023 0304 	bic.w	r3, r3, #4
 8002c3a:	6213      	str	r3, [r2, #32]
 8002c3c:	e020      	b.n	8002c80 <HAL_RCC_OscConfig+0x9ac>
 8002c3e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c42:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	2b05      	cmp	r3, #5
 8002c4c:	d10c      	bne.n	8002c68 <HAL_RCC_OscConfig+0x994>
 8002c4e:	4bb7      	ldr	r3, [pc, #732]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002c50:	6a1b      	ldr	r3, [r3, #32]
 8002c52:	4ab6      	ldr	r2, [pc, #728]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002c54:	f043 0304 	orr.w	r3, r3, #4
 8002c58:	6213      	str	r3, [r2, #32]
 8002c5a:	4bb4      	ldr	r3, [pc, #720]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002c5c:	6a1b      	ldr	r3, [r3, #32]
 8002c5e:	4ab3      	ldr	r2, [pc, #716]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002c60:	f043 0301 	orr.w	r3, r3, #1
 8002c64:	6213      	str	r3, [r2, #32]
 8002c66:	e00b      	b.n	8002c80 <HAL_RCC_OscConfig+0x9ac>
 8002c68:	4bb0      	ldr	r3, [pc, #704]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002c6a:	6a1b      	ldr	r3, [r3, #32]
 8002c6c:	4aaf      	ldr	r2, [pc, #700]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002c6e:	f023 0301 	bic.w	r3, r3, #1
 8002c72:	6213      	str	r3, [r2, #32]
 8002c74:	4bad      	ldr	r3, [pc, #692]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002c76:	6a1b      	ldr	r3, [r3, #32]
 8002c78:	4aac      	ldr	r2, [pc, #688]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002c7a:	f023 0304 	bic.w	r3, r3, #4
 8002c7e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c84:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f000 8081 	beq.w	8002d94 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c92:	f7fd ffb3 	bl	8000bfc <HAL_GetTick>
 8002c96:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c9a:	e00b      	b.n	8002cb4 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c9c:	f7fd ffae 	bl	8000bfc <HAL_GetTick>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d901      	bls.n	8002cb4 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	e345      	b.n	8003340 <HAL_RCC_OscConfig+0x106c>
 8002cb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cb8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002cbc:	2202      	movs	r2, #2
 8002cbe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cc4:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	fa93 f2a3 	rbit	r2, r3
 8002cce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cd2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cdc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002ce0:	2202      	movs	r2, #2
 8002ce2:	601a      	str	r2, [r3, #0]
 8002ce4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ce8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	fa93 f2a3 	rbit	r2, r3
 8002cf2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cf6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002cfa:	601a      	str	r2, [r3, #0]
  return result;
 8002cfc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d00:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002d04:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d06:	fab3 f383 	clz	r3, r3
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	095b      	lsrs	r3, r3, #5
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	f043 0302 	orr.w	r3, r3, #2
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d102      	bne.n	8002d20 <HAL_RCC_OscConfig+0xa4c>
 8002d1a:	4b84      	ldr	r3, [pc, #528]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002d1c:	6a1b      	ldr	r3, [r3, #32]
 8002d1e:	e013      	b.n	8002d48 <HAL_RCC_OscConfig+0xa74>
 8002d20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d24:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002d28:	2202      	movs	r2, #2
 8002d2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d30:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	fa93 f2a3 	rbit	r2, r3
 8002d3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d3e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002d42:	601a      	str	r2, [r3, #0]
 8002d44:	4b79      	ldr	r3, [pc, #484]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d48:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d4c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002d50:	2102      	movs	r1, #2
 8002d52:	6011      	str	r1, [r2, #0]
 8002d54:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d58:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002d5c:	6812      	ldr	r2, [r2, #0]
 8002d5e:	fa92 f1a2 	rbit	r1, r2
 8002d62:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d66:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002d6a:	6011      	str	r1, [r2, #0]
  return result;
 8002d6c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002d70:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002d74:	6812      	ldr	r2, [r2, #0]
 8002d76:	fab2 f282 	clz	r2, r2
 8002d7a:	b2d2      	uxtb	r2, r2
 8002d7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002d80:	b2d2      	uxtb	r2, r2
 8002d82:	f002 021f 	and.w	r2, r2, #31
 8002d86:	2101      	movs	r1, #1
 8002d88:	fa01 f202 	lsl.w	r2, r1, r2
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d084      	beq.n	8002c9c <HAL_RCC_OscConfig+0x9c8>
 8002d92:	e07f      	b.n	8002e94 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d94:	f7fd ff32 	bl	8000bfc <HAL_GetTick>
 8002d98:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d9c:	e00b      	b.n	8002db6 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d9e:	f7fd ff2d 	bl	8000bfc <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e2c4      	b.n	8003340 <HAL_RCC_OscConfig+0x106c>
 8002db6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dba:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002dbe:	2202      	movs	r2, #2
 8002dc0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dc6:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	fa93 f2a3 	rbit	r2, r3
 8002dd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dd4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002dd8:	601a      	str	r2, [r3, #0]
 8002dda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dde:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002de2:	2202      	movs	r2, #2
 8002de4:	601a      	str	r2, [r3, #0]
 8002de6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dea:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	fa93 f2a3 	rbit	r2, r3
 8002df4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002df8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002dfc:	601a      	str	r2, [r3, #0]
  return result;
 8002dfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e02:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002e06:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e08:	fab3 f383 	clz	r3, r3
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	095b      	lsrs	r3, r3, #5
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	f043 0302 	orr.w	r3, r3, #2
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d102      	bne.n	8002e22 <HAL_RCC_OscConfig+0xb4e>
 8002e1c:	4b43      	ldr	r3, [pc, #268]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002e1e:	6a1b      	ldr	r3, [r3, #32]
 8002e20:	e013      	b.n	8002e4a <HAL_RCC_OscConfig+0xb76>
 8002e22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e26:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002e2a:	2202      	movs	r2, #2
 8002e2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e32:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	fa93 f2a3 	rbit	r2, r3
 8002e3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e40:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002e44:	601a      	str	r2, [r3, #0]
 8002e46:	4b39      	ldr	r3, [pc, #228]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e4e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002e52:	2102      	movs	r1, #2
 8002e54:	6011      	str	r1, [r2, #0]
 8002e56:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e5a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002e5e:	6812      	ldr	r2, [r2, #0]
 8002e60:	fa92 f1a2 	rbit	r1, r2
 8002e64:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e68:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002e6c:	6011      	str	r1, [r2, #0]
  return result;
 8002e6e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e72:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002e76:	6812      	ldr	r2, [r2, #0]
 8002e78:	fab2 f282 	clz	r2, r2
 8002e7c:	b2d2      	uxtb	r2, r2
 8002e7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e82:	b2d2      	uxtb	r2, r2
 8002e84:	f002 021f 	and.w	r2, r2, #31
 8002e88:	2101      	movs	r1, #1
 8002e8a:	fa01 f202 	lsl.w	r2, r1, r2
 8002e8e:	4013      	ands	r3, r2
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d184      	bne.n	8002d9e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002e94:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d105      	bne.n	8002ea8 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e9c:	4b23      	ldr	r3, [pc, #140]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002e9e:	69db      	ldr	r3, [r3, #28]
 8002ea0:	4a22      	ldr	r2, [pc, #136]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002ea2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ea6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ea8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	69db      	ldr	r3, [r3, #28]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f000 8242 	beq.w	800333e <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002eba:	4b1c      	ldr	r3, [pc, #112]	; (8002f2c <HAL_RCC_OscConfig+0xc58>)
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f003 030c 	and.w	r3, r3, #12
 8002ec2:	2b08      	cmp	r3, #8
 8002ec4:	f000 8213 	beq.w	80032ee <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ec8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ecc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	69db      	ldr	r3, [r3, #28]
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	f040 8162 	bne.w	800319e <HAL_RCC_OscConfig+0xeca>
 8002eda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ede:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002ee2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002ee6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eec:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	fa93 f2a3 	rbit	r2, r3
 8002ef6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002efa:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002efe:	601a      	str	r2, [r3, #0]
  return result;
 8002f00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f04:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002f08:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f0a:	fab3 f383 	clz	r3, r3
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002f14:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002f18:	009b      	lsls	r3, r3, #2
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f20:	f7fd fe6c 	bl	8000bfc <HAL_GetTick>
 8002f24:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f28:	e00c      	b.n	8002f44 <HAL_RCC_OscConfig+0xc70>
 8002f2a:	bf00      	nop
 8002f2c:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f30:	f7fd fe64 	bl	8000bfc <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002f3a:	1ad3      	subs	r3, r2, r3
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d901      	bls.n	8002f44 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8002f40:	2303      	movs	r3, #3
 8002f42:	e1fd      	b.n	8003340 <HAL_RCC_OscConfig+0x106c>
 8002f44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f48:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002f4c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002f50:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f52:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f56:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	fa93 f2a3 	rbit	r2, r3
 8002f60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f64:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002f68:	601a      	str	r2, [r3, #0]
  return result;
 8002f6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f6e:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002f72:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f74:	fab3 f383 	clz	r3, r3
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	095b      	lsrs	r3, r3, #5
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	f043 0301 	orr.w	r3, r3, #1
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d102      	bne.n	8002f8e <HAL_RCC_OscConfig+0xcba>
 8002f88:	4bb0      	ldr	r3, [pc, #704]	; (800324c <HAL_RCC_OscConfig+0xf78>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	e027      	b.n	8002fde <HAL_RCC_OscConfig+0xd0a>
 8002f8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f92:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002f96:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002f9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fa0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	fa93 f2a3 	rbit	r2, r3
 8002faa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fae:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fb8:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002fbc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002fc0:	601a      	str	r2, [r3, #0]
 8002fc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fc6:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	fa93 f2a3 	rbit	r2, r3
 8002fd0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fd4:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002fd8:	601a      	str	r2, [r3, #0]
 8002fda:	4b9c      	ldr	r3, [pc, #624]	; (800324c <HAL_RCC_OscConfig+0xf78>)
 8002fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fde:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002fe2:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002fe6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002fea:	6011      	str	r1, [r2, #0]
 8002fec:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ff0:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8002ff4:	6812      	ldr	r2, [r2, #0]
 8002ff6:	fa92 f1a2 	rbit	r1, r2
 8002ffa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002ffe:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003002:	6011      	str	r1, [r2, #0]
  return result;
 8003004:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003008:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800300c:	6812      	ldr	r2, [r2, #0]
 800300e:	fab2 f282 	clz	r2, r2
 8003012:	b2d2      	uxtb	r2, r2
 8003014:	f042 0220 	orr.w	r2, r2, #32
 8003018:	b2d2      	uxtb	r2, r2
 800301a:	f002 021f 	and.w	r2, r2, #31
 800301e:	2101      	movs	r1, #1
 8003020:	fa01 f202 	lsl.w	r2, r1, r2
 8003024:	4013      	ands	r3, r2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d182      	bne.n	8002f30 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800302a:	4b88      	ldr	r3, [pc, #544]	; (800324c <HAL_RCC_OscConfig+0xf78>)
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003032:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003036:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800303e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003042:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	430b      	orrs	r3, r1
 800304c:	497f      	ldr	r1, [pc, #508]	; (800324c <HAL_RCC_OscConfig+0xf78>)
 800304e:	4313      	orrs	r3, r2
 8003050:	604b      	str	r3, [r1, #4]
 8003052:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003056:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800305a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800305e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003060:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003064:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	fa93 f2a3 	rbit	r2, r3
 800306e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003072:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003076:	601a      	str	r2, [r3, #0]
  return result;
 8003078:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800307c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003080:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003082:	fab3 f383 	clz	r3, r3
 8003086:	b2db      	uxtb	r3, r3
 8003088:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800308c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	461a      	mov	r2, r3
 8003094:	2301      	movs	r3, #1
 8003096:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003098:	f7fd fdb0 	bl	8000bfc <HAL_GetTick>
 800309c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030a0:	e009      	b.n	80030b6 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030a2:	f7fd fdab 	bl	8000bfc <HAL_GetTick>
 80030a6:	4602      	mov	r2, r0
 80030a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d901      	bls.n	80030b6 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e144      	b.n	8003340 <HAL_RCC_OscConfig+0x106c>
 80030b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030ba:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80030be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030c2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030c8:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	fa93 f2a3 	rbit	r2, r3
 80030d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030d6:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80030da:	601a      	str	r2, [r3, #0]
  return result;
 80030dc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030e0:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80030e4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80030e6:	fab3 f383 	clz	r3, r3
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	095b      	lsrs	r3, r3, #5
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	f043 0301 	orr.w	r3, r3, #1
 80030f4:	b2db      	uxtb	r3, r3
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d102      	bne.n	8003100 <HAL_RCC_OscConfig+0xe2c>
 80030fa:	4b54      	ldr	r3, [pc, #336]	; (800324c <HAL_RCC_OscConfig+0xf78>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	e027      	b.n	8003150 <HAL_RCC_OscConfig+0xe7c>
 8003100:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003104:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003108:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800310c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800310e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003112:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	fa93 f2a3 	rbit	r2, r3
 800311c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003120:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003124:	601a      	str	r2, [r3, #0]
 8003126:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800312a:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800312e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003132:	601a      	str	r2, [r3, #0]
 8003134:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003138:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	fa93 f2a3 	rbit	r2, r3
 8003142:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003146:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	4b3f      	ldr	r3, [pc, #252]	; (800324c <HAL_RCC_OscConfig+0xf78>)
 800314e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003150:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003154:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003158:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800315c:	6011      	str	r1, [r2, #0]
 800315e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003162:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8003166:	6812      	ldr	r2, [r2, #0]
 8003168:	fa92 f1a2 	rbit	r1, r2
 800316c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003170:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003174:	6011      	str	r1, [r2, #0]
  return result;
 8003176:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800317a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800317e:	6812      	ldr	r2, [r2, #0]
 8003180:	fab2 f282 	clz	r2, r2
 8003184:	b2d2      	uxtb	r2, r2
 8003186:	f042 0220 	orr.w	r2, r2, #32
 800318a:	b2d2      	uxtb	r2, r2
 800318c:	f002 021f 	and.w	r2, r2, #31
 8003190:	2101      	movs	r1, #1
 8003192:	fa01 f202 	lsl.w	r2, r1, r2
 8003196:	4013      	ands	r3, r2
 8003198:	2b00      	cmp	r3, #0
 800319a:	d082      	beq.n	80030a2 <HAL_RCC_OscConfig+0xdce>
 800319c:	e0cf      	b.n	800333e <HAL_RCC_OscConfig+0x106a>
 800319e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031a2:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80031a6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80031aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031b0:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	fa93 f2a3 	rbit	r2, r3
 80031ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031be:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80031c2:	601a      	str	r2, [r3, #0]
  return result;
 80031c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031c8:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80031cc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031ce:	fab3 f383 	clz	r3, r3
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80031d8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	461a      	mov	r2, r3
 80031e0:	2300      	movs	r3, #0
 80031e2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e4:	f7fd fd0a 	bl	8000bfc <HAL_GetTick>
 80031e8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031ec:	e009      	b.n	8003202 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031ee:	f7fd fd05 	bl	8000bfc <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d901      	bls.n	8003202 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	e09e      	b.n	8003340 <HAL_RCC_OscConfig+0x106c>
 8003202:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003206:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800320a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800320e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003210:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003214:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	fa93 f2a3 	rbit	r2, r3
 800321e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003222:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003226:	601a      	str	r2, [r3, #0]
  return result;
 8003228:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800322c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003230:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003232:	fab3 f383 	clz	r3, r3
 8003236:	b2db      	uxtb	r3, r3
 8003238:	095b      	lsrs	r3, r3, #5
 800323a:	b2db      	uxtb	r3, r3
 800323c:	f043 0301 	orr.w	r3, r3, #1
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b01      	cmp	r3, #1
 8003244:	d104      	bne.n	8003250 <HAL_RCC_OscConfig+0xf7c>
 8003246:	4b01      	ldr	r3, [pc, #4]	; (800324c <HAL_RCC_OscConfig+0xf78>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	e029      	b.n	80032a0 <HAL_RCC_OscConfig+0xfcc>
 800324c:	40021000 	.word	0x40021000
 8003250:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003254:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003258:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800325c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800325e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003262:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	fa93 f2a3 	rbit	r2, r3
 800326c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003270:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800327a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800327e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003282:	601a      	str	r2, [r3, #0]
 8003284:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003288:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	fa93 f2a3 	rbit	r2, r3
 8003292:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003296:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800329a:	601a      	str	r2, [r3, #0]
 800329c:	4b2b      	ldr	r3, [pc, #172]	; (800334c <HAL_RCC_OscConfig+0x1078>)
 800329e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032a4:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80032a8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80032ac:	6011      	str	r1, [r2, #0]
 80032ae:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032b2:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 80032b6:	6812      	ldr	r2, [r2, #0]
 80032b8:	fa92 f1a2 	rbit	r1, r2
 80032bc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032c0:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80032c4:	6011      	str	r1, [r2, #0]
  return result;
 80032c6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80032ca:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80032ce:	6812      	ldr	r2, [r2, #0]
 80032d0:	fab2 f282 	clz	r2, r2
 80032d4:	b2d2      	uxtb	r2, r2
 80032d6:	f042 0220 	orr.w	r2, r2, #32
 80032da:	b2d2      	uxtb	r2, r2
 80032dc:	f002 021f 	and.w	r2, r2, #31
 80032e0:	2101      	movs	r1, #1
 80032e2:	fa01 f202 	lsl.w	r2, r1, r2
 80032e6:	4013      	ands	r3, r2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d180      	bne.n	80031ee <HAL_RCC_OscConfig+0xf1a>
 80032ec:	e027      	b.n	800333e <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	69db      	ldr	r3, [r3, #28]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d101      	bne.n	8003302 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e01e      	b.n	8003340 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003302:	4b12      	ldr	r3, [pc, #72]	; (800334c <HAL_RCC_OscConfig+0x1078>)
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800330a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800330e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003312:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003316:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	6a1b      	ldr	r3, [r3, #32]
 800331e:	429a      	cmp	r2, r3
 8003320:	d10b      	bne.n	800333a <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003322:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003326:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800332a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800332e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003336:	429a      	cmp	r2, r3
 8003338:	d001      	beq.n	800333e <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e000      	b.n	8003340 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 800333e:	2300      	movs	r3, #0
}
 8003340:	4618      	mov	r0, r3
 8003342:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	40021000 	.word	0x40021000

08003350 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b09e      	sub	sp, #120	; 0x78
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800335a:	2300      	movs	r3, #0
 800335c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d101      	bne.n	8003368 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e162      	b.n	800362e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003368:	4b90      	ldr	r3, [pc, #576]	; (80035ac <HAL_RCC_ClockConfig+0x25c>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0307 	and.w	r3, r3, #7
 8003370:	683a      	ldr	r2, [r7, #0]
 8003372:	429a      	cmp	r2, r3
 8003374:	d910      	bls.n	8003398 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003376:	4b8d      	ldr	r3, [pc, #564]	; (80035ac <HAL_RCC_ClockConfig+0x25c>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f023 0207 	bic.w	r2, r3, #7
 800337e:	498b      	ldr	r1, [pc, #556]	; (80035ac <HAL_RCC_ClockConfig+0x25c>)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	4313      	orrs	r3, r2
 8003384:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003386:	4b89      	ldr	r3, [pc, #548]	; (80035ac <HAL_RCC_ClockConfig+0x25c>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 0307 	and.w	r3, r3, #7
 800338e:	683a      	ldr	r2, [r7, #0]
 8003390:	429a      	cmp	r2, r3
 8003392:	d001      	beq.n	8003398 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	e14a      	b.n	800362e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 0302 	and.w	r3, r3, #2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d008      	beq.n	80033b6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033a4:	4b82      	ldr	r3, [pc, #520]	; (80035b0 <HAL_RCC_ClockConfig+0x260>)
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	497f      	ldr	r1, [pc, #508]	; (80035b0 <HAL_RCC_ClockConfig+0x260>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0301 	and.w	r3, r3, #1
 80033be:	2b00      	cmp	r3, #0
 80033c0:	f000 80dc 	beq.w	800357c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d13c      	bne.n	8003446 <HAL_RCC_ClockConfig+0xf6>
 80033cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033d0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80033d4:	fa93 f3a3 	rbit	r3, r3
 80033d8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80033da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033dc:	fab3 f383 	clz	r3, r3
 80033e0:	b2db      	uxtb	r3, r3
 80033e2:	095b      	lsrs	r3, r3, #5
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	f043 0301 	orr.w	r3, r3, #1
 80033ea:	b2db      	uxtb	r3, r3
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d102      	bne.n	80033f6 <HAL_RCC_ClockConfig+0xa6>
 80033f0:	4b6f      	ldr	r3, [pc, #444]	; (80035b0 <HAL_RCC_ClockConfig+0x260>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	e00f      	b.n	8003416 <HAL_RCC_ClockConfig+0xc6>
 80033f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033fa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80033fe:	fa93 f3a3 	rbit	r3, r3
 8003402:	667b      	str	r3, [r7, #100]	; 0x64
 8003404:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003408:	663b      	str	r3, [r7, #96]	; 0x60
 800340a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800340c:	fa93 f3a3 	rbit	r3, r3
 8003410:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003412:	4b67      	ldr	r3, [pc, #412]	; (80035b0 <HAL_RCC_ClockConfig+0x260>)
 8003414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003416:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800341a:	65ba      	str	r2, [r7, #88]	; 0x58
 800341c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800341e:	fa92 f2a2 	rbit	r2, r2
 8003422:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003424:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003426:	fab2 f282 	clz	r2, r2
 800342a:	b2d2      	uxtb	r2, r2
 800342c:	f042 0220 	orr.w	r2, r2, #32
 8003430:	b2d2      	uxtb	r2, r2
 8003432:	f002 021f 	and.w	r2, r2, #31
 8003436:	2101      	movs	r1, #1
 8003438:	fa01 f202 	lsl.w	r2, r1, r2
 800343c:	4013      	ands	r3, r2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d17b      	bne.n	800353a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e0f3      	b.n	800362e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	2b02      	cmp	r3, #2
 800344c:	d13c      	bne.n	80034c8 <HAL_RCC_ClockConfig+0x178>
 800344e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003452:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003454:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003456:	fa93 f3a3 	rbit	r3, r3
 800345a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800345c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800345e:	fab3 f383 	clz	r3, r3
 8003462:	b2db      	uxtb	r3, r3
 8003464:	095b      	lsrs	r3, r3, #5
 8003466:	b2db      	uxtb	r3, r3
 8003468:	f043 0301 	orr.w	r3, r3, #1
 800346c:	b2db      	uxtb	r3, r3
 800346e:	2b01      	cmp	r3, #1
 8003470:	d102      	bne.n	8003478 <HAL_RCC_ClockConfig+0x128>
 8003472:	4b4f      	ldr	r3, [pc, #316]	; (80035b0 <HAL_RCC_ClockConfig+0x260>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	e00f      	b.n	8003498 <HAL_RCC_ClockConfig+0x148>
 8003478:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800347c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800347e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003480:	fa93 f3a3 	rbit	r3, r3
 8003484:	647b      	str	r3, [r7, #68]	; 0x44
 8003486:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800348a:	643b      	str	r3, [r7, #64]	; 0x40
 800348c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800348e:	fa93 f3a3 	rbit	r3, r3
 8003492:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003494:	4b46      	ldr	r3, [pc, #280]	; (80035b0 <HAL_RCC_ClockConfig+0x260>)
 8003496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003498:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800349c:	63ba      	str	r2, [r7, #56]	; 0x38
 800349e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80034a0:	fa92 f2a2 	rbit	r2, r2
 80034a4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80034a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034a8:	fab2 f282 	clz	r2, r2
 80034ac:	b2d2      	uxtb	r2, r2
 80034ae:	f042 0220 	orr.w	r2, r2, #32
 80034b2:	b2d2      	uxtb	r2, r2
 80034b4:	f002 021f 	and.w	r2, r2, #31
 80034b8:	2101      	movs	r1, #1
 80034ba:	fa01 f202 	lsl.w	r2, r1, r2
 80034be:	4013      	ands	r3, r2
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d13a      	bne.n	800353a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e0b2      	b.n	800362e <HAL_RCC_ClockConfig+0x2de>
 80034c8:	2302      	movs	r3, #2
 80034ca:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034ce:	fa93 f3a3 	rbit	r3, r3
 80034d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80034d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034d6:	fab3 f383 	clz	r3, r3
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	095b      	lsrs	r3, r3, #5
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	f043 0301 	orr.w	r3, r3, #1
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d102      	bne.n	80034f0 <HAL_RCC_ClockConfig+0x1a0>
 80034ea:	4b31      	ldr	r3, [pc, #196]	; (80035b0 <HAL_RCC_ClockConfig+0x260>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	e00d      	b.n	800350c <HAL_RCC_ClockConfig+0x1bc>
 80034f0:	2302      	movs	r3, #2
 80034f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034f6:	fa93 f3a3 	rbit	r3, r3
 80034fa:	627b      	str	r3, [r7, #36]	; 0x24
 80034fc:	2302      	movs	r3, #2
 80034fe:	623b      	str	r3, [r7, #32]
 8003500:	6a3b      	ldr	r3, [r7, #32]
 8003502:	fa93 f3a3 	rbit	r3, r3
 8003506:	61fb      	str	r3, [r7, #28]
 8003508:	4b29      	ldr	r3, [pc, #164]	; (80035b0 <HAL_RCC_ClockConfig+0x260>)
 800350a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350c:	2202      	movs	r2, #2
 800350e:	61ba      	str	r2, [r7, #24]
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	fa92 f2a2 	rbit	r2, r2
 8003516:	617a      	str	r2, [r7, #20]
  return result;
 8003518:	697a      	ldr	r2, [r7, #20]
 800351a:	fab2 f282 	clz	r2, r2
 800351e:	b2d2      	uxtb	r2, r2
 8003520:	f042 0220 	orr.w	r2, r2, #32
 8003524:	b2d2      	uxtb	r2, r2
 8003526:	f002 021f 	and.w	r2, r2, #31
 800352a:	2101      	movs	r1, #1
 800352c:	fa01 f202 	lsl.w	r2, r1, r2
 8003530:	4013      	ands	r3, r2
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e079      	b.n	800362e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800353a:	4b1d      	ldr	r3, [pc, #116]	; (80035b0 <HAL_RCC_ClockConfig+0x260>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f023 0203 	bic.w	r2, r3, #3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	491a      	ldr	r1, [pc, #104]	; (80035b0 <HAL_RCC_ClockConfig+0x260>)
 8003548:	4313      	orrs	r3, r2
 800354a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800354c:	f7fd fb56 	bl	8000bfc <HAL_GetTick>
 8003550:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003552:	e00a      	b.n	800356a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003554:	f7fd fb52 	bl	8000bfc <HAL_GetTick>
 8003558:	4602      	mov	r2, r0
 800355a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003562:	4293      	cmp	r3, r2
 8003564:	d901      	bls.n	800356a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e061      	b.n	800362e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800356a:	4b11      	ldr	r3, [pc, #68]	; (80035b0 <HAL_RCC_ClockConfig+0x260>)
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f003 020c 	and.w	r2, r3, #12
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	009b      	lsls	r3, r3, #2
 8003578:	429a      	cmp	r2, r3
 800357a:	d1eb      	bne.n	8003554 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800357c:	4b0b      	ldr	r3, [pc, #44]	; (80035ac <HAL_RCC_ClockConfig+0x25c>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0307 	and.w	r3, r3, #7
 8003584:	683a      	ldr	r2, [r7, #0]
 8003586:	429a      	cmp	r2, r3
 8003588:	d214      	bcs.n	80035b4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800358a:	4b08      	ldr	r3, [pc, #32]	; (80035ac <HAL_RCC_ClockConfig+0x25c>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f023 0207 	bic.w	r2, r3, #7
 8003592:	4906      	ldr	r1, [pc, #24]	; (80035ac <HAL_RCC_ClockConfig+0x25c>)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	4313      	orrs	r3, r2
 8003598:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800359a:	4b04      	ldr	r3, [pc, #16]	; (80035ac <HAL_RCC_ClockConfig+0x25c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0307 	and.w	r3, r3, #7
 80035a2:	683a      	ldr	r2, [r7, #0]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d005      	beq.n	80035b4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e040      	b.n	800362e <HAL_RCC_ClockConfig+0x2de>
 80035ac:	40022000 	.word	0x40022000
 80035b0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0304 	and.w	r3, r3, #4
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d008      	beq.n	80035d2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035c0:	4b1d      	ldr	r3, [pc, #116]	; (8003638 <HAL_RCC_ClockConfig+0x2e8>)
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	491a      	ldr	r1, [pc, #104]	; (8003638 <HAL_RCC_ClockConfig+0x2e8>)
 80035ce:	4313      	orrs	r3, r2
 80035d0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0308 	and.w	r3, r3, #8
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d009      	beq.n	80035f2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035de:	4b16      	ldr	r3, [pc, #88]	; (8003638 <HAL_RCC_ClockConfig+0x2e8>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	691b      	ldr	r3, [r3, #16]
 80035ea:	00db      	lsls	r3, r3, #3
 80035ec:	4912      	ldr	r1, [pc, #72]	; (8003638 <HAL_RCC_ClockConfig+0x2e8>)
 80035ee:	4313      	orrs	r3, r2
 80035f0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80035f2:	f000 f829 	bl	8003648 <HAL_RCC_GetSysClockFreq>
 80035f6:	4601      	mov	r1, r0
 80035f8:	4b0f      	ldr	r3, [pc, #60]	; (8003638 <HAL_RCC_ClockConfig+0x2e8>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003600:	22f0      	movs	r2, #240	; 0xf0
 8003602:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003604:	693a      	ldr	r2, [r7, #16]
 8003606:	fa92 f2a2 	rbit	r2, r2
 800360a:	60fa      	str	r2, [r7, #12]
  return result;
 800360c:	68fa      	ldr	r2, [r7, #12]
 800360e:	fab2 f282 	clz	r2, r2
 8003612:	b2d2      	uxtb	r2, r2
 8003614:	40d3      	lsrs	r3, r2
 8003616:	4a09      	ldr	r2, [pc, #36]	; (800363c <HAL_RCC_ClockConfig+0x2ec>)
 8003618:	5cd3      	ldrb	r3, [r2, r3]
 800361a:	fa21 f303 	lsr.w	r3, r1, r3
 800361e:	4a08      	ldr	r2, [pc, #32]	; (8003640 <HAL_RCC_ClockConfig+0x2f0>)
 8003620:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003622:	4b08      	ldr	r3, [pc, #32]	; (8003644 <HAL_RCC_ClockConfig+0x2f4>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4618      	mov	r0, r3
 8003628:	f7fd faa4 	bl	8000b74 <HAL_InitTick>
  
  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3778      	adds	r7, #120	; 0x78
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	40021000 	.word	0x40021000
 800363c:	08004cc8 	.word	0x08004cc8
 8003640:	20000000 	.word	0x20000000
 8003644:	20000004 	.word	0x20000004

08003648 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003648:	b480      	push	{r7}
 800364a:	b08b      	sub	sp, #44	; 0x2c
 800364c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800364e:	2300      	movs	r3, #0
 8003650:	61fb      	str	r3, [r7, #28]
 8003652:	2300      	movs	r3, #0
 8003654:	61bb      	str	r3, [r7, #24]
 8003656:	2300      	movs	r3, #0
 8003658:	627b      	str	r3, [r7, #36]	; 0x24
 800365a:	2300      	movs	r3, #0
 800365c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800365e:	2300      	movs	r3, #0
 8003660:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003662:	4b29      	ldr	r3, [pc, #164]	; (8003708 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	f003 030c 	and.w	r3, r3, #12
 800366e:	2b04      	cmp	r3, #4
 8003670:	d002      	beq.n	8003678 <HAL_RCC_GetSysClockFreq+0x30>
 8003672:	2b08      	cmp	r3, #8
 8003674:	d003      	beq.n	800367e <HAL_RCC_GetSysClockFreq+0x36>
 8003676:	e03c      	b.n	80036f2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003678:	4b24      	ldr	r3, [pc, #144]	; (800370c <HAL_RCC_GetSysClockFreq+0xc4>)
 800367a:	623b      	str	r3, [r7, #32]
      break;
 800367c:	e03c      	b.n	80036f8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003684:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003688:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800368a:	68ba      	ldr	r2, [r7, #8]
 800368c:	fa92 f2a2 	rbit	r2, r2
 8003690:	607a      	str	r2, [r7, #4]
  return result;
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	fab2 f282 	clz	r2, r2
 8003698:	b2d2      	uxtb	r2, r2
 800369a:	40d3      	lsrs	r3, r2
 800369c:	4a1c      	ldr	r2, [pc, #112]	; (8003710 <HAL_RCC_GetSysClockFreq+0xc8>)
 800369e:	5cd3      	ldrb	r3, [r2, r3]
 80036a0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80036a2:	4b19      	ldr	r3, [pc, #100]	; (8003708 <HAL_RCC_GetSysClockFreq+0xc0>)
 80036a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a6:	f003 030f 	and.w	r3, r3, #15
 80036aa:	220f      	movs	r2, #15
 80036ac:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036ae:	693a      	ldr	r2, [r7, #16]
 80036b0:	fa92 f2a2 	rbit	r2, r2
 80036b4:	60fa      	str	r2, [r7, #12]
  return result;
 80036b6:	68fa      	ldr	r2, [r7, #12]
 80036b8:	fab2 f282 	clz	r2, r2
 80036bc:	b2d2      	uxtb	r2, r2
 80036be:	40d3      	lsrs	r3, r2
 80036c0:	4a14      	ldr	r2, [pc, #80]	; (8003714 <HAL_RCC_GetSysClockFreq+0xcc>)
 80036c2:	5cd3      	ldrb	r3, [r2, r3]
 80036c4:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d008      	beq.n	80036e2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80036d0:	4a0e      	ldr	r2, [pc, #56]	; (800370c <HAL_RCC_GetSysClockFreq+0xc4>)
 80036d2:	69bb      	ldr	r3, [r7, #24]
 80036d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	fb02 f303 	mul.w	r3, r2, r3
 80036de:	627b      	str	r3, [r7, #36]	; 0x24
 80036e0:	e004      	b.n	80036ec <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	4a0c      	ldr	r2, [pc, #48]	; (8003718 <HAL_RCC_GetSysClockFreq+0xd0>)
 80036e6:	fb02 f303 	mul.w	r3, r2, r3
 80036ea:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80036ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ee:	623b      	str	r3, [r7, #32]
      break;
 80036f0:	e002      	b.n	80036f8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80036f2:	4b06      	ldr	r3, [pc, #24]	; (800370c <HAL_RCC_GetSysClockFreq+0xc4>)
 80036f4:	623b      	str	r3, [r7, #32]
      break;
 80036f6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036f8:	6a3b      	ldr	r3, [r7, #32]
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	372c      	adds	r7, #44	; 0x2c
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr
 8003706:	bf00      	nop
 8003708:	40021000 	.word	0x40021000
 800370c:	007a1200 	.word	0x007a1200
 8003710:	08004ce0 	.word	0x08004ce0
 8003714:	08004cf0 	.word	0x08004cf0
 8003718:	003d0900 	.word	0x003d0900

0800371c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800371c:	b480      	push	{r7}
 800371e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003720:	4b03      	ldr	r3, [pc, #12]	; (8003730 <HAL_RCC_GetHCLKFreq+0x14>)
 8003722:	681b      	ldr	r3, [r3, #0]
}
 8003724:	4618      	mov	r0, r3
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	20000000 	.word	0x20000000

08003734 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800373a:	f7ff ffef 	bl	800371c <HAL_RCC_GetHCLKFreq>
 800373e:	4601      	mov	r1, r0
 8003740:	4b0b      	ldr	r3, [pc, #44]	; (8003770 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003748:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800374c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	fa92 f2a2 	rbit	r2, r2
 8003754:	603a      	str	r2, [r7, #0]
  return result;
 8003756:	683a      	ldr	r2, [r7, #0]
 8003758:	fab2 f282 	clz	r2, r2
 800375c:	b2d2      	uxtb	r2, r2
 800375e:	40d3      	lsrs	r3, r2
 8003760:	4a04      	ldr	r2, [pc, #16]	; (8003774 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003762:	5cd3      	ldrb	r3, [r2, r3]
 8003764:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003768:	4618      	mov	r0, r3
 800376a:	3708      	adds	r7, #8
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	40021000 	.word	0x40021000
 8003774:	08004cd8 	.word	0x08004cd8

08003778 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800377e:	f7ff ffcd 	bl	800371c <HAL_RCC_GetHCLKFreq>
 8003782:	4601      	mov	r1, r0
 8003784:	4b0b      	ldr	r3, [pc, #44]	; (80037b4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800378c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003790:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	fa92 f2a2 	rbit	r2, r2
 8003798:	603a      	str	r2, [r7, #0]
  return result;
 800379a:	683a      	ldr	r2, [r7, #0]
 800379c:	fab2 f282 	clz	r2, r2
 80037a0:	b2d2      	uxtb	r2, r2
 80037a2:	40d3      	lsrs	r3, r2
 80037a4:	4a04      	ldr	r2, [pc, #16]	; (80037b8 <HAL_RCC_GetPCLK2Freq+0x40>)
 80037a6:	5cd3      	ldrb	r3, [r2, r3]
 80037a8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80037ac:	4618      	mov	r0, r3
 80037ae:	3708      	adds	r7, #8
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	40021000 	.word	0x40021000
 80037b8:	08004cd8 	.word	0x08004cd8

080037bc <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b092      	sub	sp, #72	; 0x48
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037c4:	2300      	movs	r3, #0
 80037c6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80037c8:	2300      	movs	r3, #0
 80037ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80037cc:	2300      	movs	r3, #0
 80037ce:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	f000 80cd 	beq.w	800397a <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037e0:	4b86      	ldr	r3, [pc, #536]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80037e2:	69db      	ldr	r3, [r3, #28]
 80037e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d10e      	bne.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037ec:	4b83      	ldr	r3, [pc, #524]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80037ee:	69db      	ldr	r3, [r3, #28]
 80037f0:	4a82      	ldr	r2, [pc, #520]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80037f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037f6:	61d3      	str	r3, [r2, #28]
 80037f8:	4b80      	ldr	r3, [pc, #512]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80037fa:	69db      	ldr	r3, [r3, #28]
 80037fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003800:	60bb      	str	r3, [r7, #8]
 8003802:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003804:	2301      	movs	r3, #1
 8003806:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800380a:	4b7d      	ldr	r3, [pc, #500]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003812:	2b00      	cmp	r3, #0
 8003814:	d118      	bne.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003816:	4b7a      	ldr	r3, [pc, #488]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a79      	ldr	r2, [pc, #484]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800381c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003820:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003822:	f7fd f9eb 	bl	8000bfc <HAL_GetTick>
 8003826:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003828:	e008      	b.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800382a:	f7fd f9e7 	bl	8000bfc <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	2b64      	cmp	r3, #100	; 0x64
 8003836:	d901      	bls.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e0db      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800383c:	4b70      	ldr	r3, [pc, #448]	; (8003a00 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003844:	2b00      	cmp	r3, #0
 8003846:	d0f0      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003848:	4b6c      	ldr	r3, [pc, #432]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003850:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003852:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003854:	2b00      	cmp	r3, #0
 8003856:	d07d      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003860:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003862:	429a      	cmp	r2, r3
 8003864:	d076      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003866:	4b65      	ldr	r3, [pc, #404]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003868:	6a1b      	ldr	r3, [r3, #32]
 800386a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800386e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003870:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003874:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003878:	fa93 f3a3 	rbit	r3, r3
 800387c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800387e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003880:	fab3 f383 	clz	r3, r3
 8003884:	b2db      	uxtb	r3, r3
 8003886:	461a      	mov	r2, r3
 8003888:	4b5e      	ldr	r3, [pc, #376]	; (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800388a:	4413      	add	r3, r2
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	461a      	mov	r2, r3
 8003890:	2301      	movs	r3, #1
 8003892:	6013      	str	r3, [r2, #0]
 8003894:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003898:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800389a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800389c:	fa93 f3a3 	rbit	r3, r3
 80038a0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80038a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038a4:	fab3 f383 	clz	r3, r3
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	461a      	mov	r2, r3
 80038ac:	4b55      	ldr	r3, [pc, #340]	; (8003a04 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80038ae:	4413      	add	r3, r2
 80038b0:	009b      	lsls	r3, r3, #2
 80038b2:	461a      	mov	r2, r3
 80038b4:	2300      	movs	r3, #0
 80038b6:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80038b8:	4a50      	ldr	r2, [pc, #320]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80038ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038bc:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80038be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80038c0:	f003 0301 	and.w	r3, r3, #1
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d045      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038c8:	f7fd f998 	bl	8000bfc <HAL_GetTick>
 80038cc:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038ce:	e00a      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038d0:	f7fd f994 	bl	8000bfc <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	f241 3288 	movw	r2, #5000	; 0x1388
 80038de:	4293      	cmp	r3, r2
 80038e0:	d901      	bls.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e086      	b.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x238>
 80038e6:	2302      	movs	r3, #2
 80038e8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ec:	fa93 f3a3 	rbit	r3, r3
 80038f0:	627b      	str	r3, [r7, #36]	; 0x24
 80038f2:	2302      	movs	r3, #2
 80038f4:	623b      	str	r3, [r7, #32]
 80038f6:	6a3b      	ldr	r3, [r7, #32]
 80038f8:	fa93 f3a3 	rbit	r3, r3
 80038fc:	61fb      	str	r3, [r7, #28]
  return result;
 80038fe:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003900:	fab3 f383 	clz	r3, r3
 8003904:	b2db      	uxtb	r3, r3
 8003906:	095b      	lsrs	r3, r3, #5
 8003908:	b2db      	uxtb	r3, r3
 800390a:	f043 0302 	orr.w	r3, r3, #2
 800390e:	b2db      	uxtb	r3, r3
 8003910:	2b02      	cmp	r3, #2
 8003912:	d102      	bne.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003914:	4b39      	ldr	r3, [pc, #228]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003916:	6a1b      	ldr	r3, [r3, #32]
 8003918:	e007      	b.n	800392a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800391a:	2302      	movs	r3, #2
 800391c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800391e:	69bb      	ldr	r3, [r7, #24]
 8003920:	fa93 f3a3 	rbit	r3, r3
 8003924:	617b      	str	r3, [r7, #20]
 8003926:	4b35      	ldr	r3, [pc, #212]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392a:	2202      	movs	r2, #2
 800392c:	613a      	str	r2, [r7, #16]
 800392e:	693a      	ldr	r2, [r7, #16]
 8003930:	fa92 f2a2 	rbit	r2, r2
 8003934:	60fa      	str	r2, [r7, #12]
  return result;
 8003936:	68fa      	ldr	r2, [r7, #12]
 8003938:	fab2 f282 	clz	r2, r2
 800393c:	b2d2      	uxtb	r2, r2
 800393e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003942:	b2d2      	uxtb	r2, r2
 8003944:	f002 021f 	and.w	r2, r2, #31
 8003948:	2101      	movs	r1, #1
 800394a:	fa01 f202 	lsl.w	r2, r1, r2
 800394e:	4013      	ands	r3, r2
 8003950:	2b00      	cmp	r3, #0
 8003952:	d0bd      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003954:	4b29      	ldr	r3, [pc, #164]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003956:	6a1b      	ldr	r3, [r3, #32]
 8003958:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	4926      	ldr	r1, [pc, #152]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003962:	4313      	orrs	r3, r2
 8003964:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003966:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800396a:	2b01      	cmp	r3, #1
 800396c:	d105      	bne.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800396e:	4b23      	ldr	r3, [pc, #140]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003970:	69db      	ldr	r3, [r3, #28]
 8003972:	4a22      	ldr	r2, [pc, #136]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003974:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003978:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0301 	and.w	r3, r3, #1
 8003982:	2b00      	cmp	r3, #0
 8003984:	d008      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003986:	4b1d      	ldr	r3, [pc, #116]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398a:	f023 0203 	bic.w	r2, r3, #3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	491a      	ldr	r1, [pc, #104]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003994:	4313      	orrs	r3, r2
 8003996:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0320 	and.w	r3, r3, #32
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d008      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80039a4:	4b15      	ldr	r3, [pc, #84]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a8:	f023 0210 	bic.w	r2, r3, #16
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	4912      	ldr	r1, [pc, #72]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d008      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80039c2:	4b0e      	ldr	r3, [pc, #56]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c6:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	691b      	ldr	r3, [r3, #16]
 80039ce:	490b      	ldr	r1, [pc, #44]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d008      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80039e0:	4b06      	ldr	r3, [pc, #24]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	695b      	ldr	r3, [r3, #20]
 80039ec:	4903      	ldr	r1, [pc, #12]	; (80039fc <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80039ee:	4313      	orrs	r3, r2
 80039f0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3748      	adds	r7, #72	; 0x48
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	40021000 	.word	0x40021000
 8003a00:	40007000 	.word	0x40007000
 8003a04:	10908100 	.word	0x10908100

08003a08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d101      	bne.n	8003a1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e040      	b.n	8003a9c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d106      	bne.n	8003a30 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f7fd f81e 	bl	8000a6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2224      	movs	r2, #36	; 0x24
 8003a34:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f022 0201 	bic.w	r2, r2, #1
 8003a44:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 f8b6 	bl	8003bb8 <UART_SetConfig>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d101      	bne.n	8003a56 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e022      	b.n	8003a9c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d002      	beq.n	8003a64 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f000 f9e0 	bl	8003e24 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	685a      	ldr	r2, [r3, #4]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	689a      	ldr	r2, [r3, #8]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a82:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f042 0201 	orr.w	r2, r2, #1
 8003a92:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f000 fa67 	bl	8003f68 <UART_CheckIdleState>
 8003a9a:	4603      	mov	r3, r0
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3708      	adds	r7, #8
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	bd80      	pop	{r7, pc}

08003aa4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b08a      	sub	sp, #40	; 0x28
 8003aa8:	af02      	add	r7, sp, #8
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	603b      	str	r3, [r7, #0]
 8003ab0:	4613      	mov	r3, r2
 8003ab2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ab8:	2b20      	cmp	r3, #32
 8003aba:	d178      	bne.n	8003bae <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d002      	beq.n	8003ac8 <HAL_UART_Transmit+0x24>
 8003ac2:	88fb      	ldrh	r3, [r7, #6]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d101      	bne.n	8003acc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e071      	b.n	8003bb0 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2221      	movs	r2, #33	; 0x21
 8003ad8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ada:	f7fd f88f 	bl	8000bfc <HAL_GetTick>
 8003ade:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	88fa      	ldrh	r2, [r7, #6]
 8003ae4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	88fa      	ldrh	r2, [r7, #6]
 8003aec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003af8:	d108      	bne.n	8003b0c <HAL_UART_Transmit+0x68>
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d104      	bne.n	8003b0c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003b02:	2300      	movs	r3, #0
 8003b04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	61bb      	str	r3, [r7, #24]
 8003b0a:	e003      	b.n	8003b14 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b10:	2300      	movs	r3, #0
 8003b12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003b14:	e030      	b.n	8003b78 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	9300      	str	r3, [sp, #0]
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	2180      	movs	r1, #128	; 0x80
 8003b20:	68f8      	ldr	r0, [r7, #12]
 8003b22:	f000 fac9 	bl	80040b8 <UART_WaitOnFlagUntilTimeout>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d004      	beq.n	8003b36 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2220      	movs	r2, #32
 8003b30:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e03c      	b.n	8003bb0 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d10b      	bne.n	8003b54 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	881a      	ldrh	r2, [r3, #0]
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b48:	b292      	uxth	r2, r2
 8003b4a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	3302      	adds	r3, #2
 8003b50:	61bb      	str	r3, [r7, #24]
 8003b52:	e008      	b.n	8003b66 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b54:	69fb      	ldr	r3, [r7, #28]
 8003b56:	781a      	ldrb	r2, [r3, #0]
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	b292      	uxth	r2, r2
 8003b5e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003b60:	69fb      	ldr	r3, [r7, #28]
 8003b62:	3301      	adds	r3, #1
 8003b64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003b6c:	b29b      	uxth	r3, r3
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	b29a      	uxth	r2, r3
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1c8      	bne.n	8003b16 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	9300      	str	r3, [sp, #0]
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	2140      	movs	r1, #64	; 0x40
 8003b8e:	68f8      	ldr	r0, [r7, #12]
 8003b90:	f000 fa92 	bl	80040b8 <UART_WaitOnFlagUntilTimeout>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d004      	beq.n	8003ba4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	2220      	movs	r2, #32
 8003b9e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	e005      	b.n	8003bb0 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003baa:	2300      	movs	r3, #0
 8003bac:	e000      	b.n	8003bb0 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8003bae:	2302      	movs	r3, #2
  }
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3720      	adds	r7, #32
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b088      	sub	sp, #32
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	691b      	ldr	r3, [r3, #16]
 8003bcc:	431a      	orrs	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	695b      	ldr	r3, [r3, #20]
 8003bd2:	431a      	orrs	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	69db      	ldr	r3, [r3, #28]
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	4b8a      	ldr	r3, [pc, #552]	; (8003e0c <UART_SetConfig+0x254>)
 8003be4:	4013      	ands	r3, r2
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	6812      	ldr	r2, [r2, #0]
 8003bea:	6979      	ldr	r1, [r7, #20]
 8003bec:	430b      	orrs	r3, r1
 8003bee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	68da      	ldr	r2, [r3, #12]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	430a      	orrs	r2, r1
 8003c04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	699b      	ldr	r3, [r3, #24]
 8003c0a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a1b      	ldr	r3, [r3, #32]
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	697a      	ldr	r2, [r7, #20]
 8003c26:	430a      	orrs	r2, r1
 8003c28:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a78      	ldr	r2, [pc, #480]	; (8003e10 <UART_SetConfig+0x258>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d120      	bne.n	8003c76 <UART_SetConfig+0xbe>
 8003c34:	4b77      	ldr	r3, [pc, #476]	; (8003e14 <UART_SetConfig+0x25c>)
 8003c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c38:	f003 0303 	and.w	r3, r3, #3
 8003c3c:	2b03      	cmp	r3, #3
 8003c3e:	d817      	bhi.n	8003c70 <UART_SetConfig+0xb8>
 8003c40:	a201      	add	r2, pc, #4	; (adr r2, 8003c48 <UART_SetConfig+0x90>)
 8003c42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c46:	bf00      	nop
 8003c48:	08003c59 	.word	0x08003c59
 8003c4c:	08003c65 	.word	0x08003c65
 8003c50:	08003c6b 	.word	0x08003c6b
 8003c54:	08003c5f 	.word	0x08003c5f
 8003c58:	2300      	movs	r3, #0
 8003c5a:	77fb      	strb	r3, [r7, #31]
 8003c5c:	e01d      	b.n	8003c9a <UART_SetConfig+0xe2>
 8003c5e:	2302      	movs	r3, #2
 8003c60:	77fb      	strb	r3, [r7, #31]
 8003c62:	e01a      	b.n	8003c9a <UART_SetConfig+0xe2>
 8003c64:	2304      	movs	r3, #4
 8003c66:	77fb      	strb	r3, [r7, #31]
 8003c68:	e017      	b.n	8003c9a <UART_SetConfig+0xe2>
 8003c6a:	2308      	movs	r3, #8
 8003c6c:	77fb      	strb	r3, [r7, #31]
 8003c6e:	e014      	b.n	8003c9a <UART_SetConfig+0xe2>
 8003c70:	2310      	movs	r3, #16
 8003c72:	77fb      	strb	r3, [r7, #31]
 8003c74:	e011      	b.n	8003c9a <UART_SetConfig+0xe2>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a67      	ldr	r2, [pc, #412]	; (8003e18 <UART_SetConfig+0x260>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d102      	bne.n	8003c86 <UART_SetConfig+0xce>
 8003c80:	2300      	movs	r3, #0
 8003c82:	77fb      	strb	r3, [r7, #31]
 8003c84:	e009      	b.n	8003c9a <UART_SetConfig+0xe2>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a64      	ldr	r2, [pc, #400]	; (8003e1c <UART_SetConfig+0x264>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d102      	bne.n	8003c96 <UART_SetConfig+0xde>
 8003c90:	2300      	movs	r3, #0
 8003c92:	77fb      	strb	r3, [r7, #31]
 8003c94:	e001      	b.n	8003c9a <UART_SetConfig+0xe2>
 8003c96:	2310      	movs	r3, #16
 8003c98:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	69db      	ldr	r3, [r3, #28]
 8003c9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ca2:	d15a      	bne.n	8003d5a <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8003ca4:	7ffb      	ldrb	r3, [r7, #31]
 8003ca6:	2b08      	cmp	r3, #8
 8003ca8:	d827      	bhi.n	8003cfa <UART_SetConfig+0x142>
 8003caa:	a201      	add	r2, pc, #4	; (adr r2, 8003cb0 <UART_SetConfig+0xf8>)
 8003cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cb0:	08003cd5 	.word	0x08003cd5
 8003cb4:	08003cdd 	.word	0x08003cdd
 8003cb8:	08003ce5 	.word	0x08003ce5
 8003cbc:	08003cfb 	.word	0x08003cfb
 8003cc0:	08003ceb 	.word	0x08003ceb
 8003cc4:	08003cfb 	.word	0x08003cfb
 8003cc8:	08003cfb 	.word	0x08003cfb
 8003ccc:	08003cfb 	.word	0x08003cfb
 8003cd0:	08003cf3 	.word	0x08003cf3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003cd4:	f7ff fd2e 	bl	8003734 <HAL_RCC_GetPCLK1Freq>
 8003cd8:	61b8      	str	r0, [r7, #24]
        break;
 8003cda:	e013      	b.n	8003d04 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003cdc:	f7ff fd4c 	bl	8003778 <HAL_RCC_GetPCLK2Freq>
 8003ce0:	61b8      	str	r0, [r7, #24]
        break;
 8003ce2:	e00f      	b.n	8003d04 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ce4:	4b4e      	ldr	r3, [pc, #312]	; (8003e20 <UART_SetConfig+0x268>)
 8003ce6:	61bb      	str	r3, [r7, #24]
        break;
 8003ce8:	e00c      	b.n	8003d04 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003cea:	f7ff fcad 	bl	8003648 <HAL_RCC_GetSysClockFreq>
 8003cee:	61b8      	str	r0, [r7, #24]
        break;
 8003cf0:	e008      	b.n	8003d04 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cf2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cf6:	61bb      	str	r3, [r7, #24]
        break;
 8003cf8:	e004      	b.n	8003d04 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	77bb      	strb	r3, [r7, #30]
        break;
 8003d02:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003d04:	69bb      	ldr	r3, [r7, #24]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d074      	beq.n	8003df4 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003d0a:	69bb      	ldr	r3, [r7, #24]
 8003d0c:	005a      	lsls	r2, r3, #1
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	085b      	lsrs	r3, r3, #1
 8003d14:	441a      	add	r2, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d1e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	2b0f      	cmp	r3, #15
 8003d24:	d916      	bls.n	8003d54 <UART_SetConfig+0x19c>
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d2c:	d212      	bcs.n	8003d54 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	b29b      	uxth	r3, r3
 8003d32:	f023 030f 	bic.w	r3, r3, #15
 8003d36:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	085b      	lsrs	r3, r3, #1
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	f003 0307 	and.w	r3, r3, #7
 8003d42:	b29a      	uxth	r2, r3
 8003d44:	89fb      	ldrh	r3, [r7, #14]
 8003d46:	4313      	orrs	r3, r2
 8003d48:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	89fa      	ldrh	r2, [r7, #14]
 8003d50:	60da      	str	r2, [r3, #12]
 8003d52:	e04f      	b.n	8003df4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	77bb      	strb	r3, [r7, #30]
 8003d58:	e04c      	b.n	8003df4 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d5a:	7ffb      	ldrb	r3, [r7, #31]
 8003d5c:	2b08      	cmp	r3, #8
 8003d5e:	d828      	bhi.n	8003db2 <UART_SetConfig+0x1fa>
 8003d60:	a201      	add	r2, pc, #4	; (adr r2, 8003d68 <UART_SetConfig+0x1b0>)
 8003d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d66:	bf00      	nop
 8003d68:	08003d8d 	.word	0x08003d8d
 8003d6c:	08003d95 	.word	0x08003d95
 8003d70:	08003d9d 	.word	0x08003d9d
 8003d74:	08003db3 	.word	0x08003db3
 8003d78:	08003da3 	.word	0x08003da3
 8003d7c:	08003db3 	.word	0x08003db3
 8003d80:	08003db3 	.word	0x08003db3
 8003d84:	08003db3 	.word	0x08003db3
 8003d88:	08003dab 	.word	0x08003dab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d8c:	f7ff fcd2 	bl	8003734 <HAL_RCC_GetPCLK1Freq>
 8003d90:	61b8      	str	r0, [r7, #24]
        break;
 8003d92:	e013      	b.n	8003dbc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d94:	f7ff fcf0 	bl	8003778 <HAL_RCC_GetPCLK2Freq>
 8003d98:	61b8      	str	r0, [r7, #24]
        break;
 8003d9a:	e00f      	b.n	8003dbc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d9c:	4b20      	ldr	r3, [pc, #128]	; (8003e20 <UART_SetConfig+0x268>)
 8003d9e:	61bb      	str	r3, [r7, #24]
        break;
 8003da0:	e00c      	b.n	8003dbc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003da2:	f7ff fc51 	bl	8003648 <HAL_RCC_GetSysClockFreq>
 8003da6:	61b8      	str	r0, [r7, #24]
        break;
 8003da8:	e008      	b.n	8003dbc <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003daa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003dae:	61bb      	str	r3, [r7, #24]
        break;
 8003db0:	e004      	b.n	8003dbc <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8003db2:	2300      	movs	r3, #0
 8003db4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	77bb      	strb	r3, [r7, #30]
        break;
 8003dba:	bf00      	nop
    }

    if (pclk != 0U)
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d018      	beq.n	8003df4 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	085a      	lsrs	r2, r3, #1
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	441a      	add	r2, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dd4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	2b0f      	cmp	r3, #15
 8003dda:	d909      	bls.n	8003df0 <UART_SetConfig+0x238>
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003de2:	d205      	bcs.n	8003df0 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	b29a      	uxth	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	60da      	str	r2, [r3, #12]
 8003dee:	e001      	b.n	8003df4 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003e00:	7fbb      	ldrb	r3, [r7, #30]
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3720      	adds	r7, #32
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	efff69f3 	.word	0xefff69f3
 8003e10:	40013800 	.word	0x40013800
 8003e14:	40021000 	.word	0x40021000
 8003e18:	40004400 	.word	0x40004400
 8003e1c:	40004800 	.word	0x40004800
 8003e20:	007a1200 	.word	0x007a1200

08003e24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e30:	f003 0301 	and.w	r3, r3, #1
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d00a      	beq.n	8003e4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	430a      	orrs	r2, r1
 8003e4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e52:	f003 0302 	and.w	r3, r3, #2
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d00a      	beq.n	8003e70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e74:	f003 0304 	and.w	r3, r3, #4
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d00a      	beq.n	8003e92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	430a      	orrs	r2, r1
 8003e90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e96:	f003 0308 	and.w	r3, r3, #8
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d00a      	beq.n	8003eb4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb8:	f003 0310 	and.w	r3, r3, #16
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d00a      	beq.n	8003ed6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	689b      	ldr	r3, [r3, #8]
 8003ec6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eda:	f003 0320 	and.w	r3, r3, #32
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d00a      	beq.n	8003ef8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	430a      	orrs	r2, r1
 8003ef6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003efc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d01a      	beq.n	8003f3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	430a      	orrs	r2, r1
 8003f18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f22:	d10a      	bne.n	8003f3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	430a      	orrs	r2, r1
 8003f38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d00a      	beq.n	8003f5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	430a      	orrs	r2, r1
 8003f5a:	605a      	str	r2, [r3, #4]
  }
}
 8003f5c:	bf00      	nop
 8003f5e:	370c      	adds	r7, #12
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b098      	sub	sp, #96	; 0x60
 8003f6c:	af02      	add	r7, sp, #8
 8003f6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003f78:	f7fc fe40 	bl	8000bfc <HAL_GetTick>
 8003f7c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0308 	and.w	r3, r3, #8
 8003f88:	2b08      	cmp	r3, #8
 8003f8a:	d12e      	bne.n	8003fea <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f8c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f90:	9300      	str	r3, [sp, #0]
 8003f92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f94:	2200      	movs	r2, #0
 8003f96:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f000 f88c 	bl	80040b8 <UART_WaitOnFlagUntilTimeout>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d021      	beq.n	8003fea <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fae:	e853 3f00 	ldrex	r3, [r3]
 8003fb2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003fb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fb6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003fba:	653b      	str	r3, [r7, #80]	; 0x50
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003fc4:	647b      	str	r3, [r7, #68]	; 0x44
 8003fc6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fc8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003fca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003fcc:	e841 2300 	strex	r3, r2, [r1]
 8003fd0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003fd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d1e6      	bne.n	8003fa6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2220      	movs	r2, #32
 8003fdc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	e062      	b.n	80040b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0304 	and.w	r3, r3, #4
 8003ff4:	2b04      	cmp	r3, #4
 8003ff6:	d149      	bne.n	800408c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ff8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003ffc:	9300      	str	r3, [sp, #0]
 8003ffe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004000:	2200      	movs	r2, #0
 8004002:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f000 f856 	bl	80040b8 <UART_WaitOnFlagUntilTimeout>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d03c      	beq.n	800408c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800401a:	e853 3f00 	ldrex	r3, [r3]
 800401e:	623b      	str	r3, [r7, #32]
   return(result);
 8004020:	6a3b      	ldr	r3, [r7, #32]
 8004022:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004026:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	461a      	mov	r2, r3
 800402e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004030:	633b      	str	r3, [r7, #48]	; 0x30
 8004032:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004034:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004036:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004038:	e841 2300 	strex	r3, r2, [r1]
 800403c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800403e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1e6      	bne.n	8004012 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	3308      	adds	r3, #8
 800404a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	e853 3f00 	ldrex	r3, [r3]
 8004052:	60fb      	str	r3, [r7, #12]
   return(result);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f023 0301 	bic.w	r3, r3, #1
 800405a:	64bb      	str	r3, [r7, #72]	; 0x48
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	3308      	adds	r3, #8
 8004062:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004064:	61fa      	str	r2, [r7, #28]
 8004066:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004068:	69b9      	ldr	r1, [r7, #24]
 800406a:	69fa      	ldr	r2, [r7, #28]
 800406c:	e841 2300 	strex	r3, r2, [r1]
 8004070:	617b      	str	r3, [r7, #20]
   return(result);
 8004072:	697b      	ldr	r3, [r7, #20]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d1e5      	bne.n	8004044 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2220      	movs	r2, #32
 800407c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	e011      	b.n	80040b0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2220      	movs	r2, #32
 8004090:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2220      	movs	r2, #32
 8004096:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80040ae:	2300      	movs	r3, #0
}
 80040b0:	4618      	mov	r0, r3
 80040b2:	3758      	adds	r7, #88	; 0x58
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}

080040b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b084      	sub	sp, #16
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	603b      	str	r3, [r7, #0]
 80040c4:	4613      	mov	r3, r2
 80040c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040c8:	e049      	b.n	800415e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80040ca:	69bb      	ldr	r3, [r7, #24]
 80040cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040d0:	d045      	beq.n	800415e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040d2:	f7fc fd93 	bl	8000bfc <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	429a      	cmp	r2, r3
 80040e0:	d302      	bcc.n	80040e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d101      	bne.n	80040ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e048      	b.n	800417e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0304 	and.w	r3, r3, #4
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d031      	beq.n	800415e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	69db      	ldr	r3, [r3, #28]
 8004100:	f003 0308 	and.w	r3, r3, #8
 8004104:	2b08      	cmp	r3, #8
 8004106:	d110      	bne.n	800412a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2208      	movs	r2, #8
 800410e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004110:	68f8      	ldr	r0, [r7, #12]
 8004112:	f000 f838 	bl	8004186 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2208      	movs	r2, #8
 800411a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e029      	b.n	800417e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	69db      	ldr	r3, [r3, #28]
 8004130:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004134:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004138:	d111      	bne.n	800415e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004142:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004144:	68f8      	ldr	r0, [r7, #12]
 8004146:	f000 f81e 	bl	8004186 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2220      	movs	r2, #32
 800414e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e00f      	b.n	800417e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	69da      	ldr	r2, [r3, #28]
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	4013      	ands	r3, r2
 8004168:	68ba      	ldr	r2, [r7, #8]
 800416a:	429a      	cmp	r2, r3
 800416c:	bf0c      	ite	eq
 800416e:	2301      	moveq	r3, #1
 8004170:	2300      	movne	r3, #0
 8004172:	b2db      	uxtb	r3, r3
 8004174:	461a      	mov	r2, r3
 8004176:	79fb      	ldrb	r3, [r7, #7]
 8004178:	429a      	cmp	r2, r3
 800417a:	d0a6      	beq.n	80040ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800417c:	2300      	movs	r3, #0
}
 800417e:	4618      	mov	r0, r3
 8004180:	3710      	adds	r7, #16
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}

08004186 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004186:	b480      	push	{r7}
 8004188:	b095      	sub	sp, #84	; 0x54
 800418a:	af00      	add	r7, sp, #0
 800418c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004194:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004196:	e853 3f00 	ldrex	r3, [r3]
 800419a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800419c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800419e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80041a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	461a      	mov	r2, r3
 80041aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80041ac:	643b      	str	r3, [r7, #64]	; 0x40
 80041ae:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80041b2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80041b4:	e841 2300 	strex	r3, r2, [r1]
 80041b8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80041ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1e6      	bne.n	800418e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	3308      	adds	r3, #8
 80041c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041c8:	6a3b      	ldr	r3, [r7, #32]
 80041ca:	e853 3f00 	ldrex	r3, [r3]
 80041ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	f023 0301 	bic.w	r3, r3, #1
 80041d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	3308      	adds	r3, #8
 80041de:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80041e0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80041e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80041e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041e8:	e841 2300 	strex	r3, r2, [r1]
 80041ec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80041ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d1e5      	bne.n	80041c0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d118      	bne.n	800422e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	e853 3f00 	ldrex	r3, [r3]
 8004208:	60bb      	str	r3, [r7, #8]
   return(result);
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	f023 0310 	bic.w	r3, r3, #16
 8004210:	647b      	str	r3, [r7, #68]	; 0x44
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	461a      	mov	r2, r3
 8004218:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800421a:	61bb      	str	r3, [r7, #24]
 800421c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800421e:	6979      	ldr	r1, [r7, #20]
 8004220:	69ba      	ldr	r2, [r7, #24]
 8004222:	e841 2300 	strex	r3, r2, [r1]
 8004226:	613b      	str	r3, [r7, #16]
   return(result);
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d1e6      	bne.n	80041fc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2220      	movs	r2, #32
 8004232:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004242:	bf00      	nop
 8004244:	3754      	adds	r7, #84	; 0x54
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr
	...

08004250 <siprintf>:
 8004250:	b40e      	push	{r1, r2, r3}
 8004252:	b500      	push	{lr}
 8004254:	b09c      	sub	sp, #112	; 0x70
 8004256:	ab1d      	add	r3, sp, #116	; 0x74
 8004258:	9002      	str	r0, [sp, #8]
 800425a:	9006      	str	r0, [sp, #24]
 800425c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004260:	4809      	ldr	r0, [pc, #36]	; (8004288 <siprintf+0x38>)
 8004262:	9107      	str	r1, [sp, #28]
 8004264:	9104      	str	r1, [sp, #16]
 8004266:	4909      	ldr	r1, [pc, #36]	; (800428c <siprintf+0x3c>)
 8004268:	f853 2b04 	ldr.w	r2, [r3], #4
 800426c:	9105      	str	r1, [sp, #20]
 800426e:	6800      	ldr	r0, [r0, #0]
 8004270:	9301      	str	r3, [sp, #4]
 8004272:	a902      	add	r1, sp, #8
 8004274:	f000 f9ba 	bl	80045ec <_svfiprintf_r>
 8004278:	9b02      	ldr	r3, [sp, #8]
 800427a:	2200      	movs	r2, #0
 800427c:	701a      	strb	r2, [r3, #0]
 800427e:	b01c      	add	sp, #112	; 0x70
 8004280:	f85d eb04 	ldr.w	lr, [sp], #4
 8004284:	b003      	add	sp, #12
 8004286:	4770      	bx	lr
 8004288:	20000058 	.word	0x20000058
 800428c:	ffff0208 	.word	0xffff0208

08004290 <memmove>:
 8004290:	4288      	cmp	r0, r1
 8004292:	b510      	push	{r4, lr}
 8004294:	eb01 0402 	add.w	r4, r1, r2
 8004298:	d902      	bls.n	80042a0 <memmove+0x10>
 800429a:	4284      	cmp	r4, r0
 800429c:	4623      	mov	r3, r4
 800429e:	d807      	bhi.n	80042b0 <memmove+0x20>
 80042a0:	1e43      	subs	r3, r0, #1
 80042a2:	42a1      	cmp	r1, r4
 80042a4:	d008      	beq.n	80042b8 <memmove+0x28>
 80042a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80042aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80042ae:	e7f8      	b.n	80042a2 <memmove+0x12>
 80042b0:	4402      	add	r2, r0
 80042b2:	4601      	mov	r1, r0
 80042b4:	428a      	cmp	r2, r1
 80042b6:	d100      	bne.n	80042ba <memmove+0x2a>
 80042b8:	bd10      	pop	{r4, pc}
 80042ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80042be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80042c2:	e7f7      	b.n	80042b4 <memmove+0x24>

080042c4 <memset>:
 80042c4:	4402      	add	r2, r0
 80042c6:	4603      	mov	r3, r0
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d100      	bne.n	80042ce <memset+0xa>
 80042cc:	4770      	bx	lr
 80042ce:	f803 1b01 	strb.w	r1, [r3], #1
 80042d2:	e7f9      	b.n	80042c8 <memset+0x4>

080042d4 <__errno>:
 80042d4:	4b01      	ldr	r3, [pc, #4]	; (80042dc <__errno+0x8>)
 80042d6:	6818      	ldr	r0, [r3, #0]
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	20000058 	.word	0x20000058

080042e0 <__libc_init_array>:
 80042e0:	b570      	push	{r4, r5, r6, lr}
 80042e2:	4d0d      	ldr	r5, [pc, #52]	; (8004318 <__libc_init_array+0x38>)
 80042e4:	4c0d      	ldr	r4, [pc, #52]	; (800431c <__libc_init_array+0x3c>)
 80042e6:	1b64      	subs	r4, r4, r5
 80042e8:	10a4      	asrs	r4, r4, #2
 80042ea:	2600      	movs	r6, #0
 80042ec:	42a6      	cmp	r6, r4
 80042ee:	d109      	bne.n	8004304 <__libc_init_array+0x24>
 80042f0:	4d0b      	ldr	r5, [pc, #44]	; (8004320 <__libc_init_array+0x40>)
 80042f2:	4c0c      	ldr	r4, [pc, #48]	; (8004324 <__libc_init_array+0x44>)
 80042f4:	f000 fc50 	bl	8004b98 <_init>
 80042f8:	1b64      	subs	r4, r4, r5
 80042fa:	10a4      	asrs	r4, r4, #2
 80042fc:	2600      	movs	r6, #0
 80042fe:	42a6      	cmp	r6, r4
 8004300:	d105      	bne.n	800430e <__libc_init_array+0x2e>
 8004302:	bd70      	pop	{r4, r5, r6, pc}
 8004304:	f855 3b04 	ldr.w	r3, [r5], #4
 8004308:	4798      	blx	r3
 800430a:	3601      	adds	r6, #1
 800430c:	e7ee      	b.n	80042ec <__libc_init_array+0xc>
 800430e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004312:	4798      	blx	r3
 8004314:	3601      	adds	r6, #1
 8004316:	e7f2      	b.n	80042fe <__libc_init_array+0x1e>
 8004318:	08004d34 	.word	0x08004d34
 800431c:	08004d34 	.word	0x08004d34
 8004320:	08004d34 	.word	0x08004d34
 8004324:	08004d38 	.word	0x08004d38

08004328 <__retarget_lock_acquire_recursive>:
 8004328:	4770      	bx	lr

0800432a <__retarget_lock_release_recursive>:
 800432a:	4770      	bx	lr

0800432c <memcpy>:
 800432c:	440a      	add	r2, r1
 800432e:	4291      	cmp	r1, r2
 8004330:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004334:	d100      	bne.n	8004338 <memcpy+0xc>
 8004336:	4770      	bx	lr
 8004338:	b510      	push	{r4, lr}
 800433a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800433e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004342:	4291      	cmp	r1, r2
 8004344:	d1f9      	bne.n	800433a <memcpy+0xe>
 8004346:	bd10      	pop	{r4, pc}

08004348 <_free_r>:
 8004348:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800434a:	2900      	cmp	r1, #0
 800434c:	d044      	beq.n	80043d8 <_free_r+0x90>
 800434e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004352:	9001      	str	r0, [sp, #4]
 8004354:	2b00      	cmp	r3, #0
 8004356:	f1a1 0404 	sub.w	r4, r1, #4
 800435a:	bfb8      	it	lt
 800435c:	18e4      	addlt	r4, r4, r3
 800435e:	f000 f8df 	bl	8004520 <__malloc_lock>
 8004362:	4a1e      	ldr	r2, [pc, #120]	; (80043dc <_free_r+0x94>)
 8004364:	9801      	ldr	r0, [sp, #4]
 8004366:	6813      	ldr	r3, [r2, #0]
 8004368:	b933      	cbnz	r3, 8004378 <_free_r+0x30>
 800436a:	6063      	str	r3, [r4, #4]
 800436c:	6014      	str	r4, [r2, #0]
 800436e:	b003      	add	sp, #12
 8004370:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004374:	f000 b8da 	b.w	800452c <__malloc_unlock>
 8004378:	42a3      	cmp	r3, r4
 800437a:	d908      	bls.n	800438e <_free_r+0x46>
 800437c:	6825      	ldr	r5, [r4, #0]
 800437e:	1961      	adds	r1, r4, r5
 8004380:	428b      	cmp	r3, r1
 8004382:	bf01      	itttt	eq
 8004384:	6819      	ldreq	r1, [r3, #0]
 8004386:	685b      	ldreq	r3, [r3, #4]
 8004388:	1949      	addeq	r1, r1, r5
 800438a:	6021      	streq	r1, [r4, #0]
 800438c:	e7ed      	b.n	800436a <_free_r+0x22>
 800438e:	461a      	mov	r2, r3
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	b10b      	cbz	r3, 8004398 <_free_r+0x50>
 8004394:	42a3      	cmp	r3, r4
 8004396:	d9fa      	bls.n	800438e <_free_r+0x46>
 8004398:	6811      	ldr	r1, [r2, #0]
 800439a:	1855      	adds	r5, r2, r1
 800439c:	42a5      	cmp	r5, r4
 800439e:	d10b      	bne.n	80043b8 <_free_r+0x70>
 80043a0:	6824      	ldr	r4, [r4, #0]
 80043a2:	4421      	add	r1, r4
 80043a4:	1854      	adds	r4, r2, r1
 80043a6:	42a3      	cmp	r3, r4
 80043a8:	6011      	str	r1, [r2, #0]
 80043aa:	d1e0      	bne.n	800436e <_free_r+0x26>
 80043ac:	681c      	ldr	r4, [r3, #0]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	6053      	str	r3, [r2, #4]
 80043b2:	440c      	add	r4, r1
 80043b4:	6014      	str	r4, [r2, #0]
 80043b6:	e7da      	b.n	800436e <_free_r+0x26>
 80043b8:	d902      	bls.n	80043c0 <_free_r+0x78>
 80043ba:	230c      	movs	r3, #12
 80043bc:	6003      	str	r3, [r0, #0]
 80043be:	e7d6      	b.n	800436e <_free_r+0x26>
 80043c0:	6825      	ldr	r5, [r4, #0]
 80043c2:	1961      	adds	r1, r4, r5
 80043c4:	428b      	cmp	r3, r1
 80043c6:	bf04      	itt	eq
 80043c8:	6819      	ldreq	r1, [r3, #0]
 80043ca:	685b      	ldreq	r3, [r3, #4]
 80043cc:	6063      	str	r3, [r4, #4]
 80043ce:	bf04      	itt	eq
 80043d0:	1949      	addeq	r1, r1, r5
 80043d2:	6021      	streq	r1, [r4, #0]
 80043d4:	6054      	str	r4, [r2, #4]
 80043d6:	e7ca      	b.n	800436e <_free_r+0x26>
 80043d8:	b003      	add	sp, #12
 80043da:	bd30      	pop	{r4, r5, pc}
 80043dc:	20000300 	.word	0x20000300

080043e0 <sbrk_aligned>:
 80043e0:	b570      	push	{r4, r5, r6, lr}
 80043e2:	4e0e      	ldr	r6, [pc, #56]	; (800441c <sbrk_aligned+0x3c>)
 80043e4:	460c      	mov	r4, r1
 80043e6:	6831      	ldr	r1, [r6, #0]
 80043e8:	4605      	mov	r5, r0
 80043ea:	b911      	cbnz	r1, 80043f2 <sbrk_aligned+0x12>
 80043ec:	f000 fb8c 	bl	8004b08 <_sbrk_r>
 80043f0:	6030      	str	r0, [r6, #0]
 80043f2:	4621      	mov	r1, r4
 80043f4:	4628      	mov	r0, r5
 80043f6:	f000 fb87 	bl	8004b08 <_sbrk_r>
 80043fa:	1c43      	adds	r3, r0, #1
 80043fc:	d00a      	beq.n	8004414 <sbrk_aligned+0x34>
 80043fe:	1cc4      	adds	r4, r0, #3
 8004400:	f024 0403 	bic.w	r4, r4, #3
 8004404:	42a0      	cmp	r0, r4
 8004406:	d007      	beq.n	8004418 <sbrk_aligned+0x38>
 8004408:	1a21      	subs	r1, r4, r0
 800440a:	4628      	mov	r0, r5
 800440c:	f000 fb7c 	bl	8004b08 <_sbrk_r>
 8004410:	3001      	adds	r0, #1
 8004412:	d101      	bne.n	8004418 <sbrk_aligned+0x38>
 8004414:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8004418:	4620      	mov	r0, r4
 800441a:	bd70      	pop	{r4, r5, r6, pc}
 800441c:	20000304 	.word	0x20000304

08004420 <_malloc_r>:
 8004420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004424:	1ccd      	adds	r5, r1, #3
 8004426:	f025 0503 	bic.w	r5, r5, #3
 800442a:	3508      	adds	r5, #8
 800442c:	2d0c      	cmp	r5, #12
 800442e:	bf38      	it	cc
 8004430:	250c      	movcc	r5, #12
 8004432:	2d00      	cmp	r5, #0
 8004434:	4607      	mov	r7, r0
 8004436:	db01      	blt.n	800443c <_malloc_r+0x1c>
 8004438:	42a9      	cmp	r1, r5
 800443a:	d905      	bls.n	8004448 <_malloc_r+0x28>
 800443c:	230c      	movs	r3, #12
 800443e:	603b      	str	r3, [r7, #0]
 8004440:	2600      	movs	r6, #0
 8004442:	4630      	mov	r0, r6
 8004444:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004448:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800451c <_malloc_r+0xfc>
 800444c:	f000 f868 	bl	8004520 <__malloc_lock>
 8004450:	f8d8 3000 	ldr.w	r3, [r8]
 8004454:	461c      	mov	r4, r3
 8004456:	bb5c      	cbnz	r4, 80044b0 <_malloc_r+0x90>
 8004458:	4629      	mov	r1, r5
 800445a:	4638      	mov	r0, r7
 800445c:	f7ff ffc0 	bl	80043e0 <sbrk_aligned>
 8004460:	1c43      	adds	r3, r0, #1
 8004462:	4604      	mov	r4, r0
 8004464:	d155      	bne.n	8004512 <_malloc_r+0xf2>
 8004466:	f8d8 4000 	ldr.w	r4, [r8]
 800446a:	4626      	mov	r6, r4
 800446c:	2e00      	cmp	r6, #0
 800446e:	d145      	bne.n	80044fc <_malloc_r+0xdc>
 8004470:	2c00      	cmp	r4, #0
 8004472:	d048      	beq.n	8004506 <_malloc_r+0xe6>
 8004474:	6823      	ldr	r3, [r4, #0]
 8004476:	4631      	mov	r1, r6
 8004478:	4638      	mov	r0, r7
 800447a:	eb04 0903 	add.w	r9, r4, r3
 800447e:	f000 fb43 	bl	8004b08 <_sbrk_r>
 8004482:	4581      	cmp	r9, r0
 8004484:	d13f      	bne.n	8004506 <_malloc_r+0xe6>
 8004486:	6821      	ldr	r1, [r4, #0]
 8004488:	1a6d      	subs	r5, r5, r1
 800448a:	4629      	mov	r1, r5
 800448c:	4638      	mov	r0, r7
 800448e:	f7ff ffa7 	bl	80043e0 <sbrk_aligned>
 8004492:	3001      	adds	r0, #1
 8004494:	d037      	beq.n	8004506 <_malloc_r+0xe6>
 8004496:	6823      	ldr	r3, [r4, #0]
 8004498:	442b      	add	r3, r5
 800449a:	6023      	str	r3, [r4, #0]
 800449c:	f8d8 3000 	ldr.w	r3, [r8]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d038      	beq.n	8004516 <_malloc_r+0xf6>
 80044a4:	685a      	ldr	r2, [r3, #4]
 80044a6:	42a2      	cmp	r2, r4
 80044a8:	d12b      	bne.n	8004502 <_malloc_r+0xe2>
 80044aa:	2200      	movs	r2, #0
 80044ac:	605a      	str	r2, [r3, #4]
 80044ae:	e00f      	b.n	80044d0 <_malloc_r+0xb0>
 80044b0:	6822      	ldr	r2, [r4, #0]
 80044b2:	1b52      	subs	r2, r2, r5
 80044b4:	d41f      	bmi.n	80044f6 <_malloc_r+0xd6>
 80044b6:	2a0b      	cmp	r2, #11
 80044b8:	d917      	bls.n	80044ea <_malloc_r+0xca>
 80044ba:	1961      	adds	r1, r4, r5
 80044bc:	42a3      	cmp	r3, r4
 80044be:	6025      	str	r5, [r4, #0]
 80044c0:	bf18      	it	ne
 80044c2:	6059      	strne	r1, [r3, #4]
 80044c4:	6863      	ldr	r3, [r4, #4]
 80044c6:	bf08      	it	eq
 80044c8:	f8c8 1000 	streq.w	r1, [r8]
 80044cc:	5162      	str	r2, [r4, r5]
 80044ce:	604b      	str	r3, [r1, #4]
 80044d0:	4638      	mov	r0, r7
 80044d2:	f104 060b 	add.w	r6, r4, #11
 80044d6:	f000 f829 	bl	800452c <__malloc_unlock>
 80044da:	f026 0607 	bic.w	r6, r6, #7
 80044de:	1d23      	adds	r3, r4, #4
 80044e0:	1af2      	subs	r2, r6, r3
 80044e2:	d0ae      	beq.n	8004442 <_malloc_r+0x22>
 80044e4:	1b9b      	subs	r3, r3, r6
 80044e6:	50a3      	str	r3, [r4, r2]
 80044e8:	e7ab      	b.n	8004442 <_malloc_r+0x22>
 80044ea:	42a3      	cmp	r3, r4
 80044ec:	6862      	ldr	r2, [r4, #4]
 80044ee:	d1dd      	bne.n	80044ac <_malloc_r+0x8c>
 80044f0:	f8c8 2000 	str.w	r2, [r8]
 80044f4:	e7ec      	b.n	80044d0 <_malloc_r+0xb0>
 80044f6:	4623      	mov	r3, r4
 80044f8:	6864      	ldr	r4, [r4, #4]
 80044fa:	e7ac      	b.n	8004456 <_malloc_r+0x36>
 80044fc:	4634      	mov	r4, r6
 80044fe:	6876      	ldr	r6, [r6, #4]
 8004500:	e7b4      	b.n	800446c <_malloc_r+0x4c>
 8004502:	4613      	mov	r3, r2
 8004504:	e7cc      	b.n	80044a0 <_malloc_r+0x80>
 8004506:	230c      	movs	r3, #12
 8004508:	603b      	str	r3, [r7, #0]
 800450a:	4638      	mov	r0, r7
 800450c:	f000 f80e 	bl	800452c <__malloc_unlock>
 8004510:	e797      	b.n	8004442 <_malloc_r+0x22>
 8004512:	6025      	str	r5, [r4, #0]
 8004514:	e7dc      	b.n	80044d0 <_malloc_r+0xb0>
 8004516:	605b      	str	r3, [r3, #4]
 8004518:	deff      	udf	#255	; 0xff
 800451a:	bf00      	nop
 800451c:	20000300 	.word	0x20000300

08004520 <__malloc_lock>:
 8004520:	4801      	ldr	r0, [pc, #4]	; (8004528 <__malloc_lock+0x8>)
 8004522:	f7ff bf01 	b.w	8004328 <__retarget_lock_acquire_recursive>
 8004526:	bf00      	nop
 8004528:	200002fc 	.word	0x200002fc

0800452c <__malloc_unlock>:
 800452c:	4801      	ldr	r0, [pc, #4]	; (8004534 <__malloc_unlock+0x8>)
 800452e:	f7ff befc 	b.w	800432a <__retarget_lock_release_recursive>
 8004532:	bf00      	nop
 8004534:	200002fc 	.word	0x200002fc

08004538 <__ssputs_r>:
 8004538:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800453c:	688e      	ldr	r6, [r1, #8]
 800453e:	461f      	mov	r7, r3
 8004540:	42be      	cmp	r6, r7
 8004542:	680b      	ldr	r3, [r1, #0]
 8004544:	4682      	mov	sl, r0
 8004546:	460c      	mov	r4, r1
 8004548:	4690      	mov	r8, r2
 800454a:	d82c      	bhi.n	80045a6 <__ssputs_r+0x6e>
 800454c:	898a      	ldrh	r2, [r1, #12]
 800454e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004552:	d026      	beq.n	80045a2 <__ssputs_r+0x6a>
 8004554:	6965      	ldr	r5, [r4, #20]
 8004556:	6909      	ldr	r1, [r1, #16]
 8004558:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800455c:	eba3 0901 	sub.w	r9, r3, r1
 8004560:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004564:	1c7b      	adds	r3, r7, #1
 8004566:	444b      	add	r3, r9
 8004568:	106d      	asrs	r5, r5, #1
 800456a:	429d      	cmp	r5, r3
 800456c:	bf38      	it	cc
 800456e:	461d      	movcc	r5, r3
 8004570:	0553      	lsls	r3, r2, #21
 8004572:	d527      	bpl.n	80045c4 <__ssputs_r+0x8c>
 8004574:	4629      	mov	r1, r5
 8004576:	f7ff ff53 	bl	8004420 <_malloc_r>
 800457a:	4606      	mov	r6, r0
 800457c:	b360      	cbz	r0, 80045d8 <__ssputs_r+0xa0>
 800457e:	6921      	ldr	r1, [r4, #16]
 8004580:	464a      	mov	r2, r9
 8004582:	f7ff fed3 	bl	800432c <memcpy>
 8004586:	89a3      	ldrh	r3, [r4, #12]
 8004588:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800458c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004590:	81a3      	strh	r3, [r4, #12]
 8004592:	6126      	str	r6, [r4, #16]
 8004594:	6165      	str	r5, [r4, #20]
 8004596:	444e      	add	r6, r9
 8004598:	eba5 0509 	sub.w	r5, r5, r9
 800459c:	6026      	str	r6, [r4, #0]
 800459e:	60a5      	str	r5, [r4, #8]
 80045a0:	463e      	mov	r6, r7
 80045a2:	42be      	cmp	r6, r7
 80045a4:	d900      	bls.n	80045a8 <__ssputs_r+0x70>
 80045a6:	463e      	mov	r6, r7
 80045a8:	6820      	ldr	r0, [r4, #0]
 80045aa:	4632      	mov	r2, r6
 80045ac:	4641      	mov	r1, r8
 80045ae:	f7ff fe6f 	bl	8004290 <memmove>
 80045b2:	68a3      	ldr	r3, [r4, #8]
 80045b4:	1b9b      	subs	r3, r3, r6
 80045b6:	60a3      	str	r3, [r4, #8]
 80045b8:	6823      	ldr	r3, [r4, #0]
 80045ba:	4433      	add	r3, r6
 80045bc:	6023      	str	r3, [r4, #0]
 80045be:	2000      	movs	r0, #0
 80045c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045c4:	462a      	mov	r2, r5
 80045c6:	f000 faaf 	bl	8004b28 <_realloc_r>
 80045ca:	4606      	mov	r6, r0
 80045cc:	2800      	cmp	r0, #0
 80045ce:	d1e0      	bne.n	8004592 <__ssputs_r+0x5a>
 80045d0:	6921      	ldr	r1, [r4, #16]
 80045d2:	4650      	mov	r0, sl
 80045d4:	f7ff feb8 	bl	8004348 <_free_r>
 80045d8:	230c      	movs	r3, #12
 80045da:	f8ca 3000 	str.w	r3, [sl]
 80045de:	89a3      	ldrh	r3, [r4, #12]
 80045e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045e4:	81a3      	strh	r3, [r4, #12]
 80045e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80045ea:	e7e9      	b.n	80045c0 <__ssputs_r+0x88>

080045ec <_svfiprintf_r>:
 80045ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045f0:	4698      	mov	r8, r3
 80045f2:	898b      	ldrh	r3, [r1, #12]
 80045f4:	061b      	lsls	r3, r3, #24
 80045f6:	b09d      	sub	sp, #116	; 0x74
 80045f8:	4607      	mov	r7, r0
 80045fa:	460d      	mov	r5, r1
 80045fc:	4614      	mov	r4, r2
 80045fe:	d50e      	bpl.n	800461e <_svfiprintf_r+0x32>
 8004600:	690b      	ldr	r3, [r1, #16]
 8004602:	b963      	cbnz	r3, 800461e <_svfiprintf_r+0x32>
 8004604:	2140      	movs	r1, #64	; 0x40
 8004606:	f7ff ff0b 	bl	8004420 <_malloc_r>
 800460a:	6028      	str	r0, [r5, #0]
 800460c:	6128      	str	r0, [r5, #16]
 800460e:	b920      	cbnz	r0, 800461a <_svfiprintf_r+0x2e>
 8004610:	230c      	movs	r3, #12
 8004612:	603b      	str	r3, [r7, #0]
 8004614:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004618:	e0d0      	b.n	80047bc <_svfiprintf_r+0x1d0>
 800461a:	2340      	movs	r3, #64	; 0x40
 800461c:	616b      	str	r3, [r5, #20]
 800461e:	2300      	movs	r3, #0
 8004620:	9309      	str	r3, [sp, #36]	; 0x24
 8004622:	2320      	movs	r3, #32
 8004624:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004628:	f8cd 800c 	str.w	r8, [sp, #12]
 800462c:	2330      	movs	r3, #48	; 0x30
 800462e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80047d4 <_svfiprintf_r+0x1e8>
 8004632:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004636:	f04f 0901 	mov.w	r9, #1
 800463a:	4623      	mov	r3, r4
 800463c:	469a      	mov	sl, r3
 800463e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004642:	b10a      	cbz	r2, 8004648 <_svfiprintf_r+0x5c>
 8004644:	2a25      	cmp	r2, #37	; 0x25
 8004646:	d1f9      	bne.n	800463c <_svfiprintf_r+0x50>
 8004648:	ebba 0b04 	subs.w	fp, sl, r4
 800464c:	d00b      	beq.n	8004666 <_svfiprintf_r+0x7a>
 800464e:	465b      	mov	r3, fp
 8004650:	4622      	mov	r2, r4
 8004652:	4629      	mov	r1, r5
 8004654:	4638      	mov	r0, r7
 8004656:	f7ff ff6f 	bl	8004538 <__ssputs_r>
 800465a:	3001      	adds	r0, #1
 800465c:	f000 80a9 	beq.w	80047b2 <_svfiprintf_r+0x1c6>
 8004660:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004662:	445a      	add	r2, fp
 8004664:	9209      	str	r2, [sp, #36]	; 0x24
 8004666:	f89a 3000 	ldrb.w	r3, [sl]
 800466a:	2b00      	cmp	r3, #0
 800466c:	f000 80a1 	beq.w	80047b2 <_svfiprintf_r+0x1c6>
 8004670:	2300      	movs	r3, #0
 8004672:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004676:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800467a:	f10a 0a01 	add.w	sl, sl, #1
 800467e:	9304      	str	r3, [sp, #16]
 8004680:	9307      	str	r3, [sp, #28]
 8004682:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004686:	931a      	str	r3, [sp, #104]	; 0x68
 8004688:	4654      	mov	r4, sl
 800468a:	2205      	movs	r2, #5
 800468c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004690:	4850      	ldr	r0, [pc, #320]	; (80047d4 <_svfiprintf_r+0x1e8>)
 8004692:	f7fb fda5 	bl	80001e0 <memchr>
 8004696:	9a04      	ldr	r2, [sp, #16]
 8004698:	b9d8      	cbnz	r0, 80046d2 <_svfiprintf_r+0xe6>
 800469a:	06d0      	lsls	r0, r2, #27
 800469c:	bf44      	itt	mi
 800469e:	2320      	movmi	r3, #32
 80046a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80046a4:	0711      	lsls	r1, r2, #28
 80046a6:	bf44      	itt	mi
 80046a8:	232b      	movmi	r3, #43	; 0x2b
 80046aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80046ae:	f89a 3000 	ldrb.w	r3, [sl]
 80046b2:	2b2a      	cmp	r3, #42	; 0x2a
 80046b4:	d015      	beq.n	80046e2 <_svfiprintf_r+0xf6>
 80046b6:	9a07      	ldr	r2, [sp, #28]
 80046b8:	4654      	mov	r4, sl
 80046ba:	2000      	movs	r0, #0
 80046bc:	f04f 0c0a 	mov.w	ip, #10
 80046c0:	4621      	mov	r1, r4
 80046c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80046c6:	3b30      	subs	r3, #48	; 0x30
 80046c8:	2b09      	cmp	r3, #9
 80046ca:	d94d      	bls.n	8004768 <_svfiprintf_r+0x17c>
 80046cc:	b1b0      	cbz	r0, 80046fc <_svfiprintf_r+0x110>
 80046ce:	9207      	str	r2, [sp, #28]
 80046d0:	e014      	b.n	80046fc <_svfiprintf_r+0x110>
 80046d2:	eba0 0308 	sub.w	r3, r0, r8
 80046d6:	fa09 f303 	lsl.w	r3, r9, r3
 80046da:	4313      	orrs	r3, r2
 80046dc:	9304      	str	r3, [sp, #16]
 80046de:	46a2      	mov	sl, r4
 80046e0:	e7d2      	b.n	8004688 <_svfiprintf_r+0x9c>
 80046e2:	9b03      	ldr	r3, [sp, #12]
 80046e4:	1d19      	adds	r1, r3, #4
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	9103      	str	r1, [sp, #12]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	bfbb      	ittet	lt
 80046ee:	425b      	neglt	r3, r3
 80046f0:	f042 0202 	orrlt.w	r2, r2, #2
 80046f4:	9307      	strge	r3, [sp, #28]
 80046f6:	9307      	strlt	r3, [sp, #28]
 80046f8:	bfb8      	it	lt
 80046fa:	9204      	strlt	r2, [sp, #16]
 80046fc:	7823      	ldrb	r3, [r4, #0]
 80046fe:	2b2e      	cmp	r3, #46	; 0x2e
 8004700:	d10c      	bne.n	800471c <_svfiprintf_r+0x130>
 8004702:	7863      	ldrb	r3, [r4, #1]
 8004704:	2b2a      	cmp	r3, #42	; 0x2a
 8004706:	d134      	bne.n	8004772 <_svfiprintf_r+0x186>
 8004708:	9b03      	ldr	r3, [sp, #12]
 800470a:	1d1a      	adds	r2, r3, #4
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	9203      	str	r2, [sp, #12]
 8004710:	2b00      	cmp	r3, #0
 8004712:	bfb8      	it	lt
 8004714:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004718:	3402      	adds	r4, #2
 800471a:	9305      	str	r3, [sp, #20]
 800471c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80047e4 <_svfiprintf_r+0x1f8>
 8004720:	7821      	ldrb	r1, [r4, #0]
 8004722:	2203      	movs	r2, #3
 8004724:	4650      	mov	r0, sl
 8004726:	f7fb fd5b 	bl	80001e0 <memchr>
 800472a:	b138      	cbz	r0, 800473c <_svfiprintf_r+0x150>
 800472c:	9b04      	ldr	r3, [sp, #16]
 800472e:	eba0 000a 	sub.w	r0, r0, sl
 8004732:	2240      	movs	r2, #64	; 0x40
 8004734:	4082      	lsls	r2, r0
 8004736:	4313      	orrs	r3, r2
 8004738:	3401      	adds	r4, #1
 800473a:	9304      	str	r3, [sp, #16]
 800473c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004740:	4825      	ldr	r0, [pc, #148]	; (80047d8 <_svfiprintf_r+0x1ec>)
 8004742:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004746:	2206      	movs	r2, #6
 8004748:	f7fb fd4a 	bl	80001e0 <memchr>
 800474c:	2800      	cmp	r0, #0
 800474e:	d038      	beq.n	80047c2 <_svfiprintf_r+0x1d6>
 8004750:	4b22      	ldr	r3, [pc, #136]	; (80047dc <_svfiprintf_r+0x1f0>)
 8004752:	bb1b      	cbnz	r3, 800479c <_svfiprintf_r+0x1b0>
 8004754:	9b03      	ldr	r3, [sp, #12]
 8004756:	3307      	adds	r3, #7
 8004758:	f023 0307 	bic.w	r3, r3, #7
 800475c:	3308      	adds	r3, #8
 800475e:	9303      	str	r3, [sp, #12]
 8004760:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004762:	4433      	add	r3, r6
 8004764:	9309      	str	r3, [sp, #36]	; 0x24
 8004766:	e768      	b.n	800463a <_svfiprintf_r+0x4e>
 8004768:	fb0c 3202 	mla	r2, ip, r2, r3
 800476c:	460c      	mov	r4, r1
 800476e:	2001      	movs	r0, #1
 8004770:	e7a6      	b.n	80046c0 <_svfiprintf_r+0xd4>
 8004772:	2300      	movs	r3, #0
 8004774:	3401      	adds	r4, #1
 8004776:	9305      	str	r3, [sp, #20]
 8004778:	4619      	mov	r1, r3
 800477a:	f04f 0c0a 	mov.w	ip, #10
 800477e:	4620      	mov	r0, r4
 8004780:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004784:	3a30      	subs	r2, #48	; 0x30
 8004786:	2a09      	cmp	r2, #9
 8004788:	d903      	bls.n	8004792 <_svfiprintf_r+0x1a6>
 800478a:	2b00      	cmp	r3, #0
 800478c:	d0c6      	beq.n	800471c <_svfiprintf_r+0x130>
 800478e:	9105      	str	r1, [sp, #20]
 8004790:	e7c4      	b.n	800471c <_svfiprintf_r+0x130>
 8004792:	fb0c 2101 	mla	r1, ip, r1, r2
 8004796:	4604      	mov	r4, r0
 8004798:	2301      	movs	r3, #1
 800479a:	e7f0      	b.n	800477e <_svfiprintf_r+0x192>
 800479c:	ab03      	add	r3, sp, #12
 800479e:	9300      	str	r3, [sp, #0]
 80047a0:	462a      	mov	r2, r5
 80047a2:	4b0f      	ldr	r3, [pc, #60]	; (80047e0 <_svfiprintf_r+0x1f4>)
 80047a4:	a904      	add	r1, sp, #16
 80047a6:	4638      	mov	r0, r7
 80047a8:	f3af 8000 	nop.w
 80047ac:	1c42      	adds	r2, r0, #1
 80047ae:	4606      	mov	r6, r0
 80047b0:	d1d6      	bne.n	8004760 <_svfiprintf_r+0x174>
 80047b2:	89ab      	ldrh	r3, [r5, #12]
 80047b4:	065b      	lsls	r3, r3, #25
 80047b6:	f53f af2d 	bmi.w	8004614 <_svfiprintf_r+0x28>
 80047ba:	9809      	ldr	r0, [sp, #36]	; 0x24
 80047bc:	b01d      	add	sp, #116	; 0x74
 80047be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047c2:	ab03      	add	r3, sp, #12
 80047c4:	9300      	str	r3, [sp, #0]
 80047c6:	462a      	mov	r2, r5
 80047c8:	4b05      	ldr	r3, [pc, #20]	; (80047e0 <_svfiprintf_r+0x1f4>)
 80047ca:	a904      	add	r1, sp, #16
 80047cc:	4638      	mov	r0, r7
 80047ce:	f000 f879 	bl	80048c4 <_printf_i>
 80047d2:	e7eb      	b.n	80047ac <_svfiprintf_r+0x1c0>
 80047d4:	08004d00 	.word	0x08004d00
 80047d8:	08004d0a 	.word	0x08004d0a
 80047dc:	00000000 	.word	0x00000000
 80047e0:	08004539 	.word	0x08004539
 80047e4:	08004d06 	.word	0x08004d06

080047e8 <_printf_common>:
 80047e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047ec:	4616      	mov	r6, r2
 80047ee:	4699      	mov	r9, r3
 80047f0:	688a      	ldr	r2, [r1, #8]
 80047f2:	690b      	ldr	r3, [r1, #16]
 80047f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80047f8:	4293      	cmp	r3, r2
 80047fa:	bfb8      	it	lt
 80047fc:	4613      	movlt	r3, r2
 80047fe:	6033      	str	r3, [r6, #0]
 8004800:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004804:	4607      	mov	r7, r0
 8004806:	460c      	mov	r4, r1
 8004808:	b10a      	cbz	r2, 800480e <_printf_common+0x26>
 800480a:	3301      	adds	r3, #1
 800480c:	6033      	str	r3, [r6, #0]
 800480e:	6823      	ldr	r3, [r4, #0]
 8004810:	0699      	lsls	r1, r3, #26
 8004812:	bf42      	ittt	mi
 8004814:	6833      	ldrmi	r3, [r6, #0]
 8004816:	3302      	addmi	r3, #2
 8004818:	6033      	strmi	r3, [r6, #0]
 800481a:	6825      	ldr	r5, [r4, #0]
 800481c:	f015 0506 	ands.w	r5, r5, #6
 8004820:	d106      	bne.n	8004830 <_printf_common+0x48>
 8004822:	f104 0a19 	add.w	sl, r4, #25
 8004826:	68e3      	ldr	r3, [r4, #12]
 8004828:	6832      	ldr	r2, [r6, #0]
 800482a:	1a9b      	subs	r3, r3, r2
 800482c:	42ab      	cmp	r3, r5
 800482e:	dc26      	bgt.n	800487e <_printf_common+0x96>
 8004830:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004834:	1e13      	subs	r3, r2, #0
 8004836:	6822      	ldr	r2, [r4, #0]
 8004838:	bf18      	it	ne
 800483a:	2301      	movne	r3, #1
 800483c:	0692      	lsls	r2, r2, #26
 800483e:	d42b      	bmi.n	8004898 <_printf_common+0xb0>
 8004840:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004844:	4649      	mov	r1, r9
 8004846:	4638      	mov	r0, r7
 8004848:	47c0      	blx	r8
 800484a:	3001      	adds	r0, #1
 800484c:	d01e      	beq.n	800488c <_printf_common+0xa4>
 800484e:	6823      	ldr	r3, [r4, #0]
 8004850:	6922      	ldr	r2, [r4, #16]
 8004852:	f003 0306 	and.w	r3, r3, #6
 8004856:	2b04      	cmp	r3, #4
 8004858:	bf02      	ittt	eq
 800485a:	68e5      	ldreq	r5, [r4, #12]
 800485c:	6833      	ldreq	r3, [r6, #0]
 800485e:	1aed      	subeq	r5, r5, r3
 8004860:	68a3      	ldr	r3, [r4, #8]
 8004862:	bf0c      	ite	eq
 8004864:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004868:	2500      	movne	r5, #0
 800486a:	4293      	cmp	r3, r2
 800486c:	bfc4      	itt	gt
 800486e:	1a9b      	subgt	r3, r3, r2
 8004870:	18ed      	addgt	r5, r5, r3
 8004872:	2600      	movs	r6, #0
 8004874:	341a      	adds	r4, #26
 8004876:	42b5      	cmp	r5, r6
 8004878:	d11a      	bne.n	80048b0 <_printf_common+0xc8>
 800487a:	2000      	movs	r0, #0
 800487c:	e008      	b.n	8004890 <_printf_common+0xa8>
 800487e:	2301      	movs	r3, #1
 8004880:	4652      	mov	r2, sl
 8004882:	4649      	mov	r1, r9
 8004884:	4638      	mov	r0, r7
 8004886:	47c0      	blx	r8
 8004888:	3001      	adds	r0, #1
 800488a:	d103      	bne.n	8004894 <_printf_common+0xac>
 800488c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004894:	3501      	adds	r5, #1
 8004896:	e7c6      	b.n	8004826 <_printf_common+0x3e>
 8004898:	18e1      	adds	r1, r4, r3
 800489a:	1c5a      	adds	r2, r3, #1
 800489c:	2030      	movs	r0, #48	; 0x30
 800489e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80048a2:	4422      	add	r2, r4
 80048a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80048a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80048ac:	3302      	adds	r3, #2
 80048ae:	e7c7      	b.n	8004840 <_printf_common+0x58>
 80048b0:	2301      	movs	r3, #1
 80048b2:	4622      	mov	r2, r4
 80048b4:	4649      	mov	r1, r9
 80048b6:	4638      	mov	r0, r7
 80048b8:	47c0      	blx	r8
 80048ba:	3001      	adds	r0, #1
 80048bc:	d0e6      	beq.n	800488c <_printf_common+0xa4>
 80048be:	3601      	adds	r6, #1
 80048c0:	e7d9      	b.n	8004876 <_printf_common+0x8e>
	...

080048c4 <_printf_i>:
 80048c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048c8:	7e0f      	ldrb	r7, [r1, #24]
 80048ca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80048cc:	2f78      	cmp	r7, #120	; 0x78
 80048ce:	4691      	mov	r9, r2
 80048d0:	4680      	mov	r8, r0
 80048d2:	460c      	mov	r4, r1
 80048d4:	469a      	mov	sl, r3
 80048d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80048da:	d807      	bhi.n	80048ec <_printf_i+0x28>
 80048dc:	2f62      	cmp	r7, #98	; 0x62
 80048de:	d80a      	bhi.n	80048f6 <_printf_i+0x32>
 80048e0:	2f00      	cmp	r7, #0
 80048e2:	f000 80d4 	beq.w	8004a8e <_printf_i+0x1ca>
 80048e6:	2f58      	cmp	r7, #88	; 0x58
 80048e8:	f000 80c0 	beq.w	8004a6c <_printf_i+0x1a8>
 80048ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80048f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80048f4:	e03a      	b.n	800496c <_printf_i+0xa8>
 80048f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80048fa:	2b15      	cmp	r3, #21
 80048fc:	d8f6      	bhi.n	80048ec <_printf_i+0x28>
 80048fe:	a101      	add	r1, pc, #4	; (adr r1, 8004904 <_printf_i+0x40>)
 8004900:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004904:	0800495d 	.word	0x0800495d
 8004908:	08004971 	.word	0x08004971
 800490c:	080048ed 	.word	0x080048ed
 8004910:	080048ed 	.word	0x080048ed
 8004914:	080048ed 	.word	0x080048ed
 8004918:	080048ed 	.word	0x080048ed
 800491c:	08004971 	.word	0x08004971
 8004920:	080048ed 	.word	0x080048ed
 8004924:	080048ed 	.word	0x080048ed
 8004928:	080048ed 	.word	0x080048ed
 800492c:	080048ed 	.word	0x080048ed
 8004930:	08004a75 	.word	0x08004a75
 8004934:	0800499d 	.word	0x0800499d
 8004938:	08004a2f 	.word	0x08004a2f
 800493c:	080048ed 	.word	0x080048ed
 8004940:	080048ed 	.word	0x080048ed
 8004944:	08004a97 	.word	0x08004a97
 8004948:	080048ed 	.word	0x080048ed
 800494c:	0800499d 	.word	0x0800499d
 8004950:	080048ed 	.word	0x080048ed
 8004954:	080048ed 	.word	0x080048ed
 8004958:	08004a37 	.word	0x08004a37
 800495c:	682b      	ldr	r3, [r5, #0]
 800495e:	1d1a      	adds	r2, r3, #4
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	602a      	str	r2, [r5, #0]
 8004964:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004968:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800496c:	2301      	movs	r3, #1
 800496e:	e09f      	b.n	8004ab0 <_printf_i+0x1ec>
 8004970:	6820      	ldr	r0, [r4, #0]
 8004972:	682b      	ldr	r3, [r5, #0]
 8004974:	0607      	lsls	r7, r0, #24
 8004976:	f103 0104 	add.w	r1, r3, #4
 800497a:	6029      	str	r1, [r5, #0]
 800497c:	d501      	bpl.n	8004982 <_printf_i+0xbe>
 800497e:	681e      	ldr	r6, [r3, #0]
 8004980:	e003      	b.n	800498a <_printf_i+0xc6>
 8004982:	0646      	lsls	r6, r0, #25
 8004984:	d5fb      	bpl.n	800497e <_printf_i+0xba>
 8004986:	f9b3 6000 	ldrsh.w	r6, [r3]
 800498a:	2e00      	cmp	r6, #0
 800498c:	da03      	bge.n	8004996 <_printf_i+0xd2>
 800498e:	232d      	movs	r3, #45	; 0x2d
 8004990:	4276      	negs	r6, r6
 8004992:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004996:	485a      	ldr	r0, [pc, #360]	; (8004b00 <_printf_i+0x23c>)
 8004998:	230a      	movs	r3, #10
 800499a:	e012      	b.n	80049c2 <_printf_i+0xfe>
 800499c:	682b      	ldr	r3, [r5, #0]
 800499e:	6820      	ldr	r0, [r4, #0]
 80049a0:	1d19      	adds	r1, r3, #4
 80049a2:	6029      	str	r1, [r5, #0]
 80049a4:	0605      	lsls	r5, r0, #24
 80049a6:	d501      	bpl.n	80049ac <_printf_i+0xe8>
 80049a8:	681e      	ldr	r6, [r3, #0]
 80049aa:	e002      	b.n	80049b2 <_printf_i+0xee>
 80049ac:	0641      	lsls	r1, r0, #25
 80049ae:	d5fb      	bpl.n	80049a8 <_printf_i+0xe4>
 80049b0:	881e      	ldrh	r6, [r3, #0]
 80049b2:	4853      	ldr	r0, [pc, #332]	; (8004b00 <_printf_i+0x23c>)
 80049b4:	2f6f      	cmp	r7, #111	; 0x6f
 80049b6:	bf0c      	ite	eq
 80049b8:	2308      	moveq	r3, #8
 80049ba:	230a      	movne	r3, #10
 80049bc:	2100      	movs	r1, #0
 80049be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80049c2:	6865      	ldr	r5, [r4, #4]
 80049c4:	60a5      	str	r5, [r4, #8]
 80049c6:	2d00      	cmp	r5, #0
 80049c8:	bfa2      	ittt	ge
 80049ca:	6821      	ldrge	r1, [r4, #0]
 80049cc:	f021 0104 	bicge.w	r1, r1, #4
 80049d0:	6021      	strge	r1, [r4, #0]
 80049d2:	b90e      	cbnz	r6, 80049d8 <_printf_i+0x114>
 80049d4:	2d00      	cmp	r5, #0
 80049d6:	d04b      	beq.n	8004a70 <_printf_i+0x1ac>
 80049d8:	4615      	mov	r5, r2
 80049da:	fbb6 f1f3 	udiv	r1, r6, r3
 80049de:	fb03 6711 	mls	r7, r3, r1, r6
 80049e2:	5dc7      	ldrb	r7, [r0, r7]
 80049e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80049e8:	4637      	mov	r7, r6
 80049ea:	42bb      	cmp	r3, r7
 80049ec:	460e      	mov	r6, r1
 80049ee:	d9f4      	bls.n	80049da <_printf_i+0x116>
 80049f0:	2b08      	cmp	r3, #8
 80049f2:	d10b      	bne.n	8004a0c <_printf_i+0x148>
 80049f4:	6823      	ldr	r3, [r4, #0]
 80049f6:	07de      	lsls	r6, r3, #31
 80049f8:	d508      	bpl.n	8004a0c <_printf_i+0x148>
 80049fa:	6923      	ldr	r3, [r4, #16]
 80049fc:	6861      	ldr	r1, [r4, #4]
 80049fe:	4299      	cmp	r1, r3
 8004a00:	bfde      	ittt	le
 8004a02:	2330      	movle	r3, #48	; 0x30
 8004a04:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004a08:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004a0c:	1b52      	subs	r2, r2, r5
 8004a0e:	6122      	str	r2, [r4, #16]
 8004a10:	f8cd a000 	str.w	sl, [sp]
 8004a14:	464b      	mov	r3, r9
 8004a16:	aa03      	add	r2, sp, #12
 8004a18:	4621      	mov	r1, r4
 8004a1a:	4640      	mov	r0, r8
 8004a1c:	f7ff fee4 	bl	80047e8 <_printf_common>
 8004a20:	3001      	adds	r0, #1
 8004a22:	d14a      	bne.n	8004aba <_printf_i+0x1f6>
 8004a24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004a28:	b004      	add	sp, #16
 8004a2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a2e:	6823      	ldr	r3, [r4, #0]
 8004a30:	f043 0320 	orr.w	r3, r3, #32
 8004a34:	6023      	str	r3, [r4, #0]
 8004a36:	4833      	ldr	r0, [pc, #204]	; (8004b04 <_printf_i+0x240>)
 8004a38:	2778      	movs	r7, #120	; 0x78
 8004a3a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004a3e:	6823      	ldr	r3, [r4, #0]
 8004a40:	6829      	ldr	r1, [r5, #0]
 8004a42:	061f      	lsls	r7, r3, #24
 8004a44:	f851 6b04 	ldr.w	r6, [r1], #4
 8004a48:	d402      	bmi.n	8004a50 <_printf_i+0x18c>
 8004a4a:	065f      	lsls	r7, r3, #25
 8004a4c:	bf48      	it	mi
 8004a4e:	b2b6      	uxthmi	r6, r6
 8004a50:	07df      	lsls	r7, r3, #31
 8004a52:	bf48      	it	mi
 8004a54:	f043 0320 	orrmi.w	r3, r3, #32
 8004a58:	6029      	str	r1, [r5, #0]
 8004a5a:	bf48      	it	mi
 8004a5c:	6023      	strmi	r3, [r4, #0]
 8004a5e:	b91e      	cbnz	r6, 8004a68 <_printf_i+0x1a4>
 8004a60:	6823      	ldr	r3, [r4, #0]
 8004a62:	f023 0320 	bic.w	r3, r3, #32
 8004a66:	6023      	str	r3, [r4, #0]
 8004a68:	2310      	movs	r3, #16
 8004a6a:	e7a7      	b.n	80049bc <_printf_i+0xf8>
 8004a6c:	4824      	ldr	r0, [pc, #144]	; (8004b00 <_printf_i+0x23c>)
 8004a6e:	e7e4      	b.n	8004a3a <_printf_i+0x176>
 8004a70:	4615      	mov	r5, r2
 8004a72:	e7bd      	b.n	80049f0 <_printf_i+0x12c>
 8004a74:	682b      	ldr	r3, [r5, #0]
 8004a76:	6826      	ldr	r6, [r4, #0]
 8004a78:	6961      	ldr	r1, [r4, #20]
 8004a7a:	1d18      	adds	r0, r3, #4
 8004a7c:	6028      	str	r0, [r5, #0]
 8004a7e:	0635      	lsls	r5, r6, #24
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	d501      	bpl.n	8004a88 <_printf_i+0x1c4>
 8004a84:	6019      	str	r1, [r3, #0]
 8004a86:	e002      	b.n	8004a8e <_printf_i+0x1ca>
 8004a88:	0670      	lsls	r0, r6, #25
 8004a8a:	d5fb      	bpl.n	8004a84 <_printf_i+0x1c0>
 8004a8c:	8019      	strh	r1, [r3, #0]
 8004a8e:	2300      	movs	r3, #0
 8004a90:	6123      	str	r3, [r4, #16]
 8004a92:	4615      	mov	r5, r2
 8004a94:	e7bc      	b.n	8004a10 <_printf_i+0x14c>
 8004a96:	682b      	ldr	r3, [r5, #0]
 8004a98:	1d1a      	adds	r2, r3, #4
 8004a9a:	602a      	str	r2, [r5, #0]
 8004a9c:	681d      	ldr	r5, [r3, #0]
 8004a9e:	6862      	ldr	r2, [r4, #4]
 8004aa0:	2100      	movs	r1, #0
 8004aa2:	4628      	mov	r0, r5
 8004aa4:	f7fb fb9c 	bl	80001e0 <memchr>
 8004aa8:	b108      	cbz	r0, 8004aae <_printf_i+0x1ea>
 8004aaa:	1b40      	subs	r0, r0, r5
 8004aac:	6060      	str	r0, [r4, #4]
 8004aae:	6863      	ldr	r3, [r4, #4]
 8004ab0:	6123      	str	r3, [r4, #16]
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ab8:	e7aa      	b.n	8004a10 <_printf_i+0x14c>
 8004aba:	6923      	ldr	r3, [r4, #16]
 8004abc:	462a      	mov	r2, r5
 8004abe:	4649      	mov	r1, r9
 8004ac0:	4640      	mov	r0, r8
 8004ac2:	47d0      	blx	sl
 8004ac4:	3001      	adds	r0, #1
 8004ac6:	d0ad      	beq.n	8004a24 <_printf_i+0x160>
 8004ac8:	6823      	ldr	r3, [r4, #0]
 8004aca:	079b      	lsls	r3, r3, #30
 8004acc:	d413      	bmi.n	8004af6 <_printf_i+0x232>
 8004ace:	68e0      	ldr	r0, [r4, #12]
 8004ad0:	9b03      	ldr	r3, [sp, #12]
 8004ad2:	4298      	cmp	r0, r3
 8004ad4:	bfb8      	it	lt
 8004ad6:	4618      	movlt	r0, r3
 8004ad8:	e7a6      	b.n	8004a28 <_printf_i+0x164>
 8004ada:	2301      	movs	r3, #1
 8004adc:	4632      	mov	r2, r6
 8004ade:	4649      	mov	r1, r9
 8004ae0:	4640      	mov	r0, r8
 8004ae2:	47d0      	blx	sl
 8004ae4:	3001      	adds	r0, #1
 8004ae6:	d09d      	beq.n	8004a24 <_printf_i+0x160>
 8004ae8:	3501      	adds	r5, #1
 8004aea:	68e3      	ldr	r3, [r4, #12]
 8004aec:	9903      	ldr	r1, [sp, #12]
 8004aee:	1a5b      	subs	r3, r3, r1
 8004af0:	42ab      	cmp	r3, r5
 8004af2:	dcf2      	bgt.n	8004ada <_printf_i+0x216>
 8004af4:	e7eb      	b.n	8004ace <_printf_i+0x20a>
 8004af6:	2500      	movs	r5, #0
 8004af8:	f104 0619 	add.w	r6, r4, #25
 8004afc:	e7f5      	b.n	8004aea <_printf_i+0x226>
 8004afe:	bf00      	nop
 8004b00:	08004d11 	.word	0x08004d11
 8004b04:	08004d22 	.word	0x08004d22

08004b08 <_sbrk_r>:
 8004b08:	b538      	push	{r3, r4, r5, lr}
 8004b0a:	4d06      	ldr	r5, [pc, #24]	; (8004b24 <_sbrk_r+0x1c>)
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	4604      	mov	r4, r0
 8004b10:	4608      	mov	r0, r1
 8004b12:	602b      	str	r3, [r5, #0]
 8004b14:	f7fb ff32 	bl	800097c <_sbrk>
 8004b18:	1c43      	adds	r3, r0, #1
 8004b1a:	d102      	bne.n	8004b22 <_sbrk_r+0x1a>
 8004b1c:	682b      	ldr	r3, [r5, #0]
 8004b1e:	b103      	cbz	r3, 8004b22 <_sbrk_r+0x1a>
 8004b20:	6023      	str	r3, [r4, #0]
 8004b22:	bd38      	pop	{r3, r4, r5, pc}
 8004b24:	200002f8 	.word	0x200002f8

08004b28 <_realloc_r>:
 8004b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b2c:	4680      	mov	r8, r0
 8004b2e:	4614      	mov	r4, r2
 8004b30:	460e      	mov	r6, r1
 8004b32:	b921      	cbnz	r1, 8004b3e <_realloc_r+0x16>
 8004b34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b38:	4611      	mov	r1, r2
 8004b3a:	f7ff bc71 	b.w	8004420 <_malloc_r>
 8004b3e:	b92a      	cbnz	r2, 8004b4c <_realloc_r+0x24>
 8004b40:	f7ff fc02 	bl	8004348 <_free_r>
 8004b44:	4625      	mov	r5, r4
 8004b46:	4628      	mov	r0, r5
 8004b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b4c:	f000 f81b 	bl	8004b86 <_malloc_usable_size_r>
 8004b50:	4284      	cmp	r4, r0
 8004b52:	4607      	mov	r7, r0
 8004b54:	d802      	bhi.n	8004b5c <_realloc_r+0x34>
 8004b56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004b5a:	d812      	bhi.n	8004b82 <_realloc_r+0x5a>
 8004b5c:	4621      	mov	r1, r4
 8004b5e:	4640      	mov	r0, r8
 8004b60:	f7ff fc5e 	bl	8004420 <_malloc_r>
 8004b64:	4605      	mov	r5, r0
 8004b66:	2800      	cmp	r0, #0
 8004b68:	d0ed      	beq.n	8004b46 <_realloc_r+0x1e>
 8004b6a:	42bc      	cmp	r4, r7
 8004b6c:	4622      	mov	r2, r4
 8004b6e:	4631      	mov	r1, r6
 8004b70:	bf28      	it	cs
 8004b72:	463a      	movcs	r2, r7
 8004b74:	f7ff fbda 	bl	800432c <memcpy>
 8004b78:	4631      	mov	r1, r6
 8004b7a:	4640      	mov	r0, r8
 8004b7c:	f7ff fbe4 	bl	8004348 <_free_r>
 8004b80:	e7e1      	b.n	8004b46 <_realloc_r+0x1e>
 8004b82:	4635      	mov	r5, r6
 8004b84:	e7df      	b.n	8004b46 <_realloc_r+0x1e>

08004b86 <_malloc_usable_size_r>:
 8004b86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b8a:	1f18      	subs	r0, r3, #4
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	bfbc      	itt	lt
 8004b90:	580b      	ldrlt	r3, [r1, r0]
 8004b92:	18c0      	addlt	r0, r0, r3
 8004b94:	4770      	bx	lr
	...

08004b98 <_init>:
 8004b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b9a:	bf00      	nop
 8004b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b9e:	bc08      	pop	{r3}
 8004ba0:	469e      	mov	lr, r3
 8004ba2:	4770      	bx	lr

08004ba4 <_fini>:
 8004ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ba6:	bf00      	nop
 8004ba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004baa:	bc08      	pop	{r3}
 8004bac:	469e      	mov	lr, r3
 8004bae:	4770      	bx	lr
