vendor_name = ModelSim
source_file = 1, /home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/ALU/somador.vhd
source_file = 1, /home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/ALU/subtrator.vhd
source_file = 1, /home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/ALU/ula.vhd
source_file = 1, /home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/program_counter/contador_de_programa.vhd
source_file = 1, /home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/program_counter/soma_1.vhd
source_file = 1, /home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/mux3x1/mux_3x1.vhd
source_file = 1, /home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/instruction_register/registrador_de_instrucao.vhd
source_file = 1, /home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/registrador.vhd
source_file = 1, /home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/processador_programavel.vhd
source_file = 1, /home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/comparator/comparador.vhd
source_file = 1, /home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/comparator/comparador.vwf
source_file = 1, /home/samuel/Documents/UFRN/CIRCUITOS DIGITAIS/pratica/QuartusProjects/atividades/processador_programavel/db/processador_programavel.cbx.xml
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = comparador
instance = comp, \saida_ula[3]~I , saida_ula[3], comparador, 1
instance = comp, \saida_ula[5]~I , saida_ula[5], comparador, 1
instance = comp, \saida_ula[8]~I , saida_ula[8], comparador, 1
instance = comp, \saida_ula[15]~I , saida_ula[15], comparador, 1
instance = comp, \saida_ula[14]~I , saida_ula[14], comparador, 1
instance = comp, \saida_ula[12]~I , saida_ula[12], comparador, 1
instance = comp, \saida_ula[13]~I , saida_ula[13], comparador, 1
instance = comp, \Equal0~3 , Equal0~3, comparador, 1
instance = comp, \saida_ula[6]~I , saida_ula[6], comparador, 1
instance = comp, \saida_ula[4]~I , saida_ula[4], comparador, 1
instance = comp, \saida_ula[7]~I , saida_ula[7], comparador, 1
instance = comp, \Equal0~1 , Equal0~1, comparador, 1
instance = comp, \saida_ula[1]~I , saida_ula[1], comparador, 1
instance = comp, \saida_ula[0]~I , saida_ula[0], comparador, 1
instance = comp, \saida_ula[2]~I , saida_ula[2], comparador, 1
instance = comp, \Equal0~0 , Equal0~0, comparador, 1
instance = comp, \saida_ula[10]~I , saida_ula[10], comparador, 1
instance = comp, \saida_ula[9]~I , saida_ula[9], comparador, 1
instance = comp, \saida_ula[11]~I , saida_ula[11], comparador, 1
instance = comp, \Equal0~2 , Equal0~2, comparador, 1
instance = comp, \Equal0~4 , Equal0~4, comparador, 1
instance = comp, \saida_comparador~I , saida_comparador, comparador, 1
