==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.59 seconds; current allocated memory: 46.758 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.763 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.645 seconds; current allocated memory: 365.004 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.188 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 317.055 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.123 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 354.719 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.169 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.708 seconds; current allocated memory: 376.684 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 2.29 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 367.039 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.261 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 331.918 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.257 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 361.852 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.188 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.28 seconds; current allocated memory: 328.824 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.869 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.648 seconds; current allocated memory: 370.449 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.144 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.36 seconds; current allocated memory: 294.828 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.283 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 213.984 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 2.466 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.701 seconds; current allocated memory: 341.445 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 2.441 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 298.617 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 2.542 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.741 seconds; current allocated memory: 328.719 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 2.728 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.367 seconds; current allocated memory: 340.738 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.209 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.907 seconds; current allocated memory: 284.977 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.848 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.47 seconds; current allocated memory: 381.301 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.912 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.841 seconds; current allocated memory: 368.160 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.352 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.576 seconds; current allocated memory: 379.961 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.1 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 396.570 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.115 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.726 seconds; current allocated memory: 399.547 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 2.129 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.553 seconds; current allocated memory: 391.320 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.885 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.475 seconds; current allocated memory: 382.070 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.861 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.495 seconds; current allocated memory: 387.797 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.911 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.472 seconds; current allocated memory: 396.168 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.893 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.564 seconds; current allocated memory: 378.102 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.97 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.483 seconds; current allocated memory: 391.641 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.913 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.55 seconds; current allocated memory: 412.473 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.926 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.183 seconds; current allocated memory: 334.465 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.849 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.527 seconds; current allocated memory: 407.383 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.022 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.938 seconds; current allocated memory: 365.559 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.326 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.598 seconds; current allocated memory: 409.836 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.026 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.238 seconds; current allocated memory: 400.258 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.58 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 364.250 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.071 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.356 seconds; current allocated memory: 371.297 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.827 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.903 seconds; current allocated memory: 372.973 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.348 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.785 seconds; current allocated memory: 379.504 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.229 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 200.180 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.697 seconds; peak allocated memory: 904.582 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.749 seconds; current allocated memory: 380.750 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.127 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.099 seconds; current allocated memory: 375.461 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.543 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 185.777 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.576 seconds; peak allocated memory: 874.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.099 seconds; current allocated memory: 420.984 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.475 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.076 seconds; current allocated memory: 381.996 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.53 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.207 seconds; current allocated memory: 425.191 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.582 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.928 seconds; current allocated memory: 356.203 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.36 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 388.289 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.254 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.42 seconds; current allocated memory: 339.734 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.957 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 177.246 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.641 seconds; peak allocated memory: 880.777 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.125 seconds; current allocated memory: 389.742 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.521 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.977 seconds; current allocated memory: 388.727 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.336 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.549 seconds; current allocated memory: 392.371 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 2.979 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.567 seconds; current allocated memory: 391.215 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.92 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.913 seconds; current allocated memory: 392.008 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.286 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.747 seconds; current allocated memory: 388.582 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.138 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.41 seconds; current allocated memory: 402.223 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.869 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.6 seconds; current allocated memory: 366.480 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.133 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.474 seconds; current allocated memory: 338.523 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.955 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.673 seconds; current allocated memory: 373.797 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.081 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.175 seconds; current allocated memory: 361.145 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.667 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.588 seconds; current allocated memory: 390.312 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.027 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.982 seconds; current allocated memory: 371.707 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.457 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.618 seconds; current allocated memory: 348.688 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.173 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.024 seconds; current allocated memory: 345.672 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.471 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.441 seconds; current allocated memory: 408.559 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.844 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.285 seconds; current allocated memory: 349.113 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.871 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.368 seconds; current allocated memory: 349.949 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.231 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.184 seconds; current allocated memory: 382.820 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.642 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 774.758 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'pow' (byte_count.c++:6:34)
ERROR: [HLS 207-3771] use of undeclared identifier 'pow' (byte_count.c++:18:20)
ERROR: [HLS 207-3771] use of undeclared identifier 'pow' (byte_count.c++:26:27)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.799 seconds; current allocated memory: 335.184 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.624 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 675.441 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
ERROR: [HLS 207-812] 'cmath.h' file not found (./byte_count.hpp:3:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 446.840 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.535 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 761.922 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
ERROR: [HLS 207-3858] variable length array declaration cannot have 'static' storage duration (byte_count.c++:6:17)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.462 seconds; current allocated memory: 349.809 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.885 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 807.430 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.182 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:15:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:19:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:19:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:18:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:27:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:28:16)
INFO: [HLS 214-178] Inlining function 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.267 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_13_1' (byte_count.c++:13) in function 'bytecount::byte_count' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (byte_count.c++:24) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appearances.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_13_1'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_VITIS_LOOP_13_1' (loop 'VITIS_LOOP_13_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_write_ln885') of variable 'add_ln885' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:15) on array 'appearances_V'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_VITIS_LOOP_13_1' (loop 'VITIS_LOOP_13_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_write_ln885') of variable 'add_ln885' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:15) on array 'appearances_V'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_VITIS_LOOP_13_1' (loop 'VITIS_LOOP_13_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_write_ln885') of variable 'add_ln885' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:15) on array 'appearances_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'VITIS_LOOP_13_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_VITIS_LOOP_13_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_VITIS_LOOP_13_1' pipeline 'VITIS_LOOP_13_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_VITIS_LOOP_13_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_VITIS_LOOP_13_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_VITIS_LOOP_26_1' pipeline 'VITIS_LOOP_26_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.068 GB.
INFO: [RTMG 210-278] Implementing memory 'byte_count_appearances_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.901 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.899 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 19.305 seconds; current allocated memory: 315.828 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 20.967 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 740.680 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.869 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:16:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:20:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:20:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:19:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:29:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:16)
INFO: [HLS 214-178] Inlining function 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:14:2)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.943 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.069 GB.
INFO: [XFORM 203-510] Pipelining loop 'APPEARANCES' (byte_count.c++:14) in function 'bytecount::byte_count' automatically.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:25) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appearances.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_write_ln885') of variable 'add_ln885' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:16) on array 'appearances_V'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_write_ln885') of variable 'add_ln885' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:16) on array 'appearances_V'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_write_ln885') of variable 'add_ln885' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:16) on array 'appearances_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_THRESHOLD' pipeline 'THRESHOLD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_THRESHOLD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.069 GB.
INFO: [RTMG 210-278] Implementing memory 'byte_count_appearances_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.069 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 18.013 seconds; current allocated memory: 372.375 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.562 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 781.434 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.72 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:17:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:21:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:21:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:20:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 832.215 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.757 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:17:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:21:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:21:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:20:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:16)
INFO: [HLS 214-188] Unrolling loop 'APPEARANCES' (byte_count.c++:14:2) in function 'bytecount::count_appearances' partially with a factor of 2 (byte_count.c++:12:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:14:2)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.044 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.069 GB.
INFO: [XFORM 203-510] Pipelining loop 'APPEARANCES' (byte_count.c++:14) in function 'bytecount::byte_count' automatically.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:26) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appearances.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_write_ln885') of variable 'add_ln885' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_V'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_write_ln885') of variable 'add_ln885' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_V'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_write_ln885') of variable 'add_ln885' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_V'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_1_write_ln885') of variable 'add_ln885_1' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_V'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_1_write_ln885') of variable 'add_ln885_1' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_THRESHOLD' pipeline 'THRESHOLD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_THRESHOLD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.069 GB.
INFO: [RTMG 210-278] Implementing memory 'byte_count_appearances_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.793 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 1.069 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 18.358 seconds; current allocated memory: 280.500 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.885 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.815 seconds; current allocated memory: 383.383 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.264 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 813.652 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.007 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:17:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:21:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:21:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:20:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:16)
INFO: [HLS 214-188] Unrolling loop 'APPEARANCES' (byte_count.c++:14:2) in function 'bytecount::count_appearances' partially with a factor of 2 (byte_count.c++:12:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:14:2)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.784 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'APPEARANCES' (byte_count.c++:14) in function 'bytecount::byte_count' automatically.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:26) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appearances.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_write_ln885') of variable 'add_ln885' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_V'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_write_ln885') of variable 'add_ln885' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_V'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_write_ln885') of variable 'add_ln885' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_V'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_1_write_ln885') of variable 'add_ln885_1' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_V'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_1_write_ln885') of variable 'add_ln885_1' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 11, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_THRESHOLD' pipeline 'THRESHOLD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_THRESHOLD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.068 GB.
INFO: [RTMG 210-278] Implementing memory 'byte_count_appearances_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.646 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 17.983 seconds; current allocated memory: 298.723 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.71 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 773.703 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.745 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:17:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:21:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:21:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:20:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:16)
INFO: [HLS 214-188] Unrolling loop 'APPEARANCES' (byte_count.c++:14:2) in function 'bytecount::count_appearances' partially with a factor of 16 (byte_count.c++:12:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:14:2)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.912 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'APPEARANCES' (byte_count.c++:14) in function 'bytecount::count_appearances' automatically.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:26) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appearances.0.0.0' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('appearances_0_0_0_addr_write_ln885') of variable 'add_ln885' on array 'appearances_0_0_0' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_0_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('appearances_0_0_0_addr_write_ln885') of variable 'add_ln885' on array 'appearances_0_0_0' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_0_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('appearances_0_0_0_addr_write_ln885') of variable 'add_ln885' on array 'appearances_0_0_0' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_0_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('appearances_0_0_0_addr_1_write_ln885') of variable 'add_ln885_1' on array 'appearances_0_0_0' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_0_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('appearances_0_0_0_addr_8_write_ln885') of variable 'add_ln885_8' on array 'appearances_0_0_0' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_0_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('appearances_0_0_0_addr_12_write_ln885') of variable 'add_ln885_12' on array 'appearances_0_0_0' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_0_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('appearances_0_0_0_addr_14_write_ln885') of variable 'add_ln885_14' on array 'appearances_0_0_0' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_0_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('appearances_0_0_0_addr_15_write_ln885') of variable 'add_ln885_15' on array 'appearances_0_0_0' and 'load' operation ('count.V', byte_count.c++:17) on array 'appearances_0_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 64, Depth = 67, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_appearances_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.068 GB.
INFO: [RTMG 210-278] Implementing memory 'byte_count_appearances_0_0_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 19.152 seconds; current allocated memory: 338.418 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.659 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 724.633 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.794 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:18:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:22:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:22:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:21:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:16)
INFO: [HLS 214-188] Unrolling loop 'APPEARANCES' (byte_count.c++:14:2) in function 'bytecount::count_appearances' partially with a factor of 16 (byte_count.c++:12:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:14:2)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.404 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:27) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appearances.0.0.0' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('appearances_0_0_0_addr_write_ln885') of variable 'add_ln885' on array 'appearances_0_0_0' and 'load' operation ('count.V', byte_count.c++:18) on array 'appearances_0_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('appearances_0_0_0_addr_write_ln885') of variable 'add_ln885' on array 'appearances_0_0_0' and 'load' operation ('count.V', byte_count.c++:18) on array 'appearances_0_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('appearances_0_0_0_addr_write_ln885') of variable 'add_ln885' on array 'appearances_0_0_0' and 'load' operation ('count.V', byte_count.c++:18) on array 'appearances_0_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('appearances_0_0_0_addr_1_write_ln885') of variable 'add_ln885_1' on array 'appearances_0_0_0' and 'load' operation ('count.V', byte_count.c++:18) on array 'appearances_0_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'store' operation ('appearances_0_0_0_addr_8_write_ln885') of variable 'add_ln885_8' on array 'appearances_0_0_0' and 'load' operation ('count.V', byte_count.c++:18) on array 'appearances_0_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between 'store' operation ('appearances_0_0_0_addr_12_write_ln885') of variable 'add_ln885_12' on array 'appearances_0_0_0' and 'load' operation ('count.V', byte_count.c++:18) on array 'appearances_0_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between 'store' operation ('appearances_0_0_0_addr_14_write_ln885') of variable 'add_ln885_14' on array 'appearances_0_0_0' and 'load' operation ('count.V', byte_count.c++:18) on array 'appearances_0_0_0'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between 'store' operation ('appearances_0_0_0_addr_15_write_ln885') of variable 'add_ln885_15' on array 'appearances_0_0_0' and 'load' operation ('count.V', byte_count.c++:18) on array 'appearances_0_0_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 64, Depth = 67, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_appearances_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.068 GB.
INFO: [RTMG 210-278] Implementing memory 'byte_count_appearances_0_0_0_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 19.934 seconds; current allocated memory: 388.832 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 21.377 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 745.102 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.673 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:18:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:22:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:22:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:21:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 715.332 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.666 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:19:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:23:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:23:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:22:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:33:16)
INFO: [HLS 214-188] Unrolling loop 'APPEARANCES' (byte_count.c++:15:2) in function 'bytecount::count_appearances' partially with a factor of 16 (byte_count.c++:13:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:15:2)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:10:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.849 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:28) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appearances.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 67, Depth = 67, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'count_appearances_Pipeline_APPEARANCES/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.068 GB.
INFO: [RTMG 210-278] Implementing memory 'byte_count_appearances_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 19.103 seconds; current allocated memory: 395.824 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.592 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: cosim_design 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 13.484 seconds; current allocated memory: 330.328 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.136 seconds; peak allocated memory: 1.070 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1022.250 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'length' (byte_count.c++:7:25)
ERROR: [HLS 207-3334] no matching function for call to 'count_appearances' (byte_count.c++:8:3)
INFO: [HLS 207-4368] candidate function not viable: requires 2 arguments, but 0 were provided (./byte_count.hpp:28:6)
ERROR: [HLS 207-3771] use of undeclared identifier 'appearances' (byte_count.c++:10:25)
ERROR: [HLS 207-2754] cannot initialize return object of type 'bytecount::count_t *' (aka 'ap_uint<3> *') with an rvalue of type 'bytecount::count_t (*)[256]' (byte_count.c++:26:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.562 seconds; current allocated memory: 92.840 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.599 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.892 seconds; current allocated memory: 135.617 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.525 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.432 seconds; current allocated memory: 335.277 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.066 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.507 seconds; current allocated memory: 426.414 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.859 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.415 seconds; current allocated memory: 348.695 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.835 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.14 seconds; current allocated memory: 298.586 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.691 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.567 seconds; current allocated memory: 362.918 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.077 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.414 seconds; current allocated memory: 401.965 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.773 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.382 seconds; current allocated memory: 393.098 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.736 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.406 seconds; current allocated memory: 391.035 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.79 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.226 seconds; current allocated memory: 296.008 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.76 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.267 seconds; current allocated memory: 377.301 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.69 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.72 seconds; current allocated memory: 144.293 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.226 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.222 seconds; current allocated memory: 404.938 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.678 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.085 seconds; current allocated memory: 349.184 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.865 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 718.320 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.274 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:14:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:14:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:20:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:20:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:19:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:16:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:14:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:27:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:29:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:19)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:29:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:29:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_appearances(ap_uint<8>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:14:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:8:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.06 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'APPEARANCES' (byte_count.c++:14) in function 'bytecount::byte_count' automatically.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:29) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'appearances.V' 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_write_ln885') of variable 'add_ln885' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:16) on array 'appearances_V'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_write_ln885') of variable 'add_ln885' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:16) on array 'appearances_V'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('appearances_V_addr_write_ln885') of variable 'add_ln885' on array 'appearances_V' and 'load' operation ('count.V', byte_count.c++:16) on array 'appearances_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_THRESHOLD' pipeline 'THRESHOLD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_THRESHOLD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.068 GB.
INFO: [RTMG 210-278] Implementing memory 'byte_count_appearances_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 18.351 seconds; current allocated memory: 393.059 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.748 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 725.277 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.955 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:21:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:21:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:20:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:17:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:16:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:28:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:19)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_appearances(ap_uint<8>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:12:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:15:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:8:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 12.651 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'APPEARANCES' (byte_count.c++:15) in function 'bytecount::byte_count' automatically.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:30) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.218 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.424 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:17) on static variable 'count_appearances_ap_uint_8_appearances'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.303 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.203 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.738 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_THRESHOLD' pipeline 'THRESHOLD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2569_3_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_THRESHOLD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.654 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_mulappearances_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_mulappearances_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.282 seconds; current allocated memory: 1.068 GB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'byte_count_mux_2568_3_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'byte_count_mux_2569_3_2_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.332 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.909 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 2 seconds. Elapsed time: 38.318 seconds; current allocated memory: 387.480 MB.
INFO: [HLS 200-112] Total CPU user time: 22 seconds. Total CPU system time: 3 seconds. Total elapsed time: 39.85 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 696.203 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 7.729 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:23:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:23:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:22:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:19:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:34:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:33:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:33:19)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:12:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:15:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:8:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 12.547 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:32) in function 'bytecount::byte_count' automatically.
INFO: [XFORM 203-501] Unrolling loop 'APPEARANCES' (byte_count.c++:15) in function 'bytecount::count_appearances' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.232 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-531] Rewinding loop 'APPEARANCES' (byte_count.c++:15) in function 'count_appearances'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 16 seconds. CPU system time: 0 seconds. Elapsed time: 16.33 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_1' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_1' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_5' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_7' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 29, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_7' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_7' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 31, Depth = 105, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 196 seconds. CPU system time: 0 seconds. Elapsed time: 197.883 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 39 seconds. CPU system time: 0 seconds. Elapsed time: 39.102 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 39 seconds. CPU system time: 1 seconds. Elapsed time: 39.574 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_appearances' pipeline 'APPEARANCES' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17 seconds. CPU system time: 0 seconds. Elapsed time: 17.105 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_mulappearances_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_mulappearances_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_2569_3_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 42 seconds. CPU system time: 4 seconds. Elapsed time: 49.402 seconds; current allocated memory: 1.068 GB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'byte_count_mux_2568_3_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'byte_count_mux_2569_3_2_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.761 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.507 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 365 seconds. CPU system time: 6 seconds. Elapsed time: 389.285 seconds; current allocated memory: 413.434 MB.
INFO: [HLS 200-112] Total CPU user time: 368 seconds. Total CPU system time: 7 seconds. Total elapsed time: 390.946 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 751.754 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.983 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:22:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:22:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:21:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:18:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:17:22)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:29:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:33:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:19)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:12:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:15:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:8:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 14.589 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:31) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.125 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-531] Rewinding loop 'APPEARANCES' (byte_count.c++:15) in function 'count_appearances'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.514 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:18) on static variable 'count_appearances_ap_uint_8_appearances'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 76, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.649 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.045 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_appearances' pipeline 'APPEARANCES' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_mulappearances_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_mulappearances_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_2569_3_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 5.147 seconds; current allocated memory: 1.068 GB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'byte_count_mux_2568_3_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'byte_count_mux_2569_3_2_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.902 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20 seconds. CPU system time: 2 seconds. Elapsed time: 39.099 seconds; current allocated memory: 358.742 MB.
INFO: [HLS 200-112] Total CPU user time: 22 seconds. Total CPU system time: 3 seconds. Total elapsed time: 40.95 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 764.324 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.499 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:22:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:22:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:21:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:18:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:17:22)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:29:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:33:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:19)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:12:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:15:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:8:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 15 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:31) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.158 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-531] Rewinding loop 'APPEARANCES' (byte_count.c++:15) in function 'count_appearances'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.488 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.451 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.006 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.053 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_appearances' pipeline 'APPEARANCES' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_mulappearances_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_mulappearances_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_2569_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.673 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.533 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.255 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21 seconds. CPU system time: 2 seconds. Elapsed time: 38.726 seconds; current allocated memory: 348.301 MB.
INFO: [HLS 200-112] Total CPU user time: 22 seconds. Total CPU system time: 3 seconds. Total elapsed time: 40.448 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 721.469 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.083 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:23:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:23:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:22:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:19:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:34:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:33:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:33:19)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:12:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:15:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:8:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 14.18 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:32) in function 'bytecount::byte_count' automatically.
INFO: [XFORM 203-501] Unrolling loop 'APPEARANCES' (byte_count.c++:15) in function 'bytecount::count_appearances' partially with a factor of 8.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.725 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-531] Rewinding loop 'APPEARANCES' (byte_count.c++:15) in function 'count_appearances'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 20 seconds. CPU system time: 0 seconds. Elapsed time: 19.629 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_1' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_2' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_2' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_3' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_5' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_6' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_7' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 85, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 206 seconds. CPU system time: 0 seconds. Elapsed time: 207.714 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 33 seconds. CPU system time: 1 seconds. Elapsed time: 34.043 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 32 seconds. CPU system time: 0 seconds. Elapsed time: 32.604 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_appearances' pipeline 'APPEARANCES' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 17.513 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_mulappearances_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_mulappearances_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_2569_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 35 seconds. CPU system time: 3 seconds. Elapsed time: 41.673 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.809 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.737 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 363 seconds. CPU system time: 6 seconds. Elapsed time: 386.815 seconds; current allocated memory: 390.863 MB.
INFO: [HLS 200-112] Total CPU user time: 364 seconds. Total CPU system time: 7 seconds. Total elapsed time: 388.58 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 706.273 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.585 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:23:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:23:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:22:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:19:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:18:22)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*)' (byte_count.c++:15:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:35:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:34:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:34:18)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:12:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:15:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:8:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 14.025 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-501] Unrolling loop 'APPEARANCES' (byte_count.c++:15) in function 'bytecount::count_appearances' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'THRESHOLD' (byte_count.c++:32) in function 'bytecount::byte_count' completely with a factor of 256.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.105 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-531] Rewinding loop 'APPEARANCES' (byte_count.c++:15) in function 'count_appearances'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 19 seconds. CPU system time: 0 seconds. Elapsed time: 19.305 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_1' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_2' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_2' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_3' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_5' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_6' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0) between 'store' operation ('count_appearances_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_7' on static variable 'count_appearances_ap_uint_8_appearances' and 'load' operation ('count_appearances_ap_uint_8_appearances_load', byte_count.c++:19) on static variable 'count_appearances_ap_uint_8_appearances'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 85, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 228 seconds. CPU system time: 1 seconds. Elapsed time: 229.168 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 32.133 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 35 seconds. CPU system time: 0 seconds. Elapsed time: 35.082 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.51 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_appearances' pipeline 'APPEARANCES' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 22 seconds. CPU system time: 0 seconds. Elapsed time: 21.376 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_mulappearances_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_mulappearances_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'count_appearances_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount17count_appearancesEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 38 seconds. CPU system time: 4 seconds. Elapsed time: 44.497 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 13.074 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.857 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 404 seconds. CPU system time: 7 seconds. Elapsed time: 428.65 seconds; current allocated memory: 403.609 MB.
INFO: [HLS 200-112] Total CPU user time: 405 seconds. Total CPU system time: 8 seconds. Total elapsed time: 430.474 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.072 seconds; current allocated memory: 389.727 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.94 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.527 seconds; current allocated memory: 330.395 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.006 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.185 seconds; current allocated memory: 359.969 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.611 seconds; peak allocated memory: 1.067 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.682 seconds; current allocated memory: 370.035 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.752 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 221.273 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 2.747 seconds; peak allocated memory: 975.340 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 741.273 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
ERROR: [HLS 207-3771] use of undeclared identifier 'appearances' (byte_count.c++:6:38)
WARNING: [HLS 207-5540] invalid variable expr  (byte_count.c++:6:38)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.699 seconds; current allocated memory: 374.969 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.572 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 756.059 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.987 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:13:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:13:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:21:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:21:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:20:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:17:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:16:22)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:13:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:27:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:29:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:32:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:18)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:29:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:29:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:6:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 14.707 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-501] Unrolling loop 'APPEARANCES' (byte_count.c++:13) in function 'bytecount::count_appearances' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'THRESHOLD' (byte_count.c++:29) in function 'bytecount::byte_count' completely with a factor of 256.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.475 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-531] Rewinding loop 'APPEARANCES' (byte_count.c++:13) in function 'count_appearances'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 19 seconds. CPU system time: 0 seconds. Elapsed time: 18.744 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('byte_count_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_1' on static variable 'byte_count_ap_uint_8_appearances' and 'load' operation ('byte_count_ap_uint_8_appearances_load', byte_count.c++:17) on static variable 'byte_count_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('byte_count_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_2' on static variable 'byte_count_ap_uint_8_appearances' and 'load' operation ('byte_count_ap_uint_8_appearances_load', byte_count.c++:17) on static variable 'byte_count_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('byte_count_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_2' on static variable 'byte_count_ap_uint_8_appearances' and 'load' operation ('byte_count_ap_uint_8_appearances_load', byte_count.c++:17) on static variable 'byte_count_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('byte_count_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_3' on static variable 'byte_count_ap_uint_8_appearances' and 'load' operation ('byte_count_ap_uint_8_appearances_load', byte_count.c++:17) on static variable 'byte_count_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 0) between 'store' operation ('byte_count_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_5' on static variable 'byte_count_ap_uint_8_appearances' and 'load' operation ('byte_count_ap_uint_8_appearances_load', byte_count.c++:17) on static variable 'byte_count_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 0) between 'store' operation ('byte_count_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_6' on static variable 'byte_count_ap_uint_8_appearances' and 'load' operation ('byte_count_ap_uint_8_appearances_load', byte_count.c++:17) on static variable 'byte_count_ap_uint_8_appearances'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 0) between 'store' operation ('byte_count_ap_uint_8_appearances_write_ln885') of variable 'add_ln885_7' on static variable 'byte_count_ap_uint_8_appearances' and 'load' operation ('byte_count_ap_uint_8_appearances_load', byte_count.c++:17) on static variable 'byte_count_ap_uint_8_appearances'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 85, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 229 seconds. CPU system time: 1 seconds. Elapsed time: 231.226 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 32.001 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 32 seconds. CPU system time: 0 seconds. Elapsed time: 33.08 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 2.201 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_appearances' pipeline 'APPEARANCES' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19 seconds. CPU system time: 0 seconds. Elapsed time: 19.752 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 36 seconds. CPU system time: 3 seconds. Elapsed time: 42.271 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 12.95 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.735 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 397 seconds. CPU system time: 6 seconds. Elapsed time: 425.165 seconds; current allocated memory: 360.738 MB.
INFO: [HLS 200-112] Total CPU user time: 400 seconds. Total CPU system time: 8 seconds. Total elapsed time: 427.731 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.029 seconds; current allocated memory: 735.922 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.511 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:13:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:13:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:20:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:20:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:19:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:16:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:15:22)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:13:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:26:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:28:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:18)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:28:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:28:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:6:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 14.078 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-489] Unrolling loop 'THRESHOLD' (byte_count.c++:28) in function 'bytecount::byte_count' completely with a factor of 256.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.822 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-531] Rewinding loop 'APPEARANCES' (byte_count.c++:13) in function 'count_appearances'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.972 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.553 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.133 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.54 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.248 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_appearances' pipeline 'APPEARANCES' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.321 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.147 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 12.439 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.138 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 39 seconds. CPU system time: 3 seconds. Elapsed time: 57.808 seconds; current allocated memory: 379.297 MB.
INFO: [HLS 200-112] Total CPU user time: 40 seconds. Total CPU system time: 4 seconds. Total elapsed time: 59.512 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 744.719 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.834 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:13:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:13:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:20:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:20:16)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:19:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:16:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:15:22)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:13:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:26:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:28:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:18)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:28:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:28:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:6:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 14.332 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-489] Unrolling loop 'THRESHOLD' (byte_count.c++:28) in function 'bytecount::byte_count' completely with a factor of 256.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.478 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-531] Rewinding loop 'APPEARANCES' (byte_count.c++:13) in function 'count_appearances'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.648 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('byte_count_ap_uint_8_appearances_write_ln885') of variable 'add_ln885' on static variable 'byte_count_ap_uint_8_appearances' and 'load' operation ('byte_count_ap_uint_8_appearances_load', byte_count.c++:16) on static variable 'byte_count_ap_uint_8_appearances'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 76, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.814 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.086 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.794 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.025 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_appearances' pipeline 'APPEARANCES' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.684 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.619 seconds; current allocated memory: 1.068 GB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'byte_count_mux_2568_3_2_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 12.747 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.249 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 39 seconds. CPU system time: 3 seconds. Elapsed time: 59.152 seconds; current allocated memory: 374.773 MB.
INFO: [HLS 200-112] Total CPU user time: 41 seconds. Total CPU system time: 4 seconds. Total elapsed time: 60.892 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 731.445 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 8.463 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:13:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:13:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:20:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:18:24)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:18:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:16:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:15:22)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:13:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:26:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:28:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:18)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:28:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:28:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:6:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 14.921 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-489] Unrolling loop 'THRESHOLD' (byte_count.c++:28) in function 'bytecount::byte_count' completely with a factor of 256.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-531] Rewinding loop 'APPEARANCES' (byte_count.c++:13) in function 'count_appearances'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.543 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'count_appearances' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('byte_count_ap_uint_8_appearances_write_ln20', byte_count.c++:20) of variable 'count.V', byte_count.c++:18 on static variable 'byte_count_ap_uint_8_appearances' and 'load' operation ('byte_count_ap_uint_8_appearances_load', byte_count.c++:16) on static variable 'byte_count_ap_uint_8_appearances'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 76, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.478 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.952 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.738 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.386 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_appearances' pipeline 'APPEARANCES' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.487 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.621 seconds; current allocated memory: 1.068 GB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'byte_count_mux_2568_3_2_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.723 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.074 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 39 seconds. CPU system time: 2 seconds. Elapsed time: 57.612 seconds; current allocated memory: 383.762 MB.
INFO: [HLS 200-112] Total CPU user time: 40 seconds. Total CPU system time: 3 seconds. Total elapsed time: 59.243 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 760.762 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 8.116 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& ap_int_base<3, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:13:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:13:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:20:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>& operator+=<3, false>(ap_int_base<3, false>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:18:24)
INFO: [HLS 214-131] Inlining function 'bool operator<<3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:18:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:16:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:15:22)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_uint<3>*)' (byte_count.c++:13:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<3, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><3, false>(ap_int_base<3, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:26:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:28:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:31:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, false>(ap_int_base<3, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:30:18)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:28:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_uint<3>*)' (byte_count.c++:28:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_uint<3>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:6:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 13.948 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-489] Unrolling loop 'THRESHOLD' (byte_count.c++:28) in function 'bytecount::byte_count' completely with a factor of 256.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.275 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-531] Rewinding loop 'APPEARANCES' (byte_count.c++:13) in function 'count_appearances'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.477 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.768 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.941 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.099 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.313 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_appearances' pipeline 'APPEARANCES' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.516 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.163 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.955 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.098 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 36 seconds. CPU system time: 3 seconds. Elapsed time: 53.453 seconds; current allocated memory: 354.402 MB.
INFO: [HLS 200-112] Total CPU user time: 37 seconds. Total CPU system time: 4 seconds. Total elapsed time: 54.958 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.362 seconds; current allocated memory: 0.266 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.998 seconds; peak allocated memory: 1.073 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.331 seconds; current allocated memory: 372.832 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 6.191 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 765.531 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.705 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_uint<33>::ap_uint<33, false>(ap_int_base<33, false> const&)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:395:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:802:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:763:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:21:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:19:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:16:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:15:22)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9938)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:27:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:32:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:31:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:31:18)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:6:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 14.399 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-489] Unrolling loop 'THRESHOLD' (byte_count.c++:29) in function 'bytecount::byte_count' completely with a factor of 256.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.944 seconds; current allocated memory: 1.069 GB.
INFO: [XFORM 203-531] Rewinding loop 'APPEARANCES' (byte_count.c++:13) in function 'count_appearances'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.775 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.618 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.138 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.832 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.496 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_appearances' pipeline 'APPEARANCES' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.645 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.34 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 14.172 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.502 seconds; current allocated memory: 1.069 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 41 seconds. CPU system time: 3 seconds. Elapsed time: 63.883 seconds; current allocated memory: 352.039 MB.
INFO: [HLS 200-112] Total CPU user time: 43 seconds. Total CPU system time: 4 seconds. Total elapsed time: 65.786 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 15.404 seconds; current allocated memory: 322.012 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 17.129 seconds; peak allocated memory: 1.070 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.83 seconds; current allocated memory: 357.367 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.79 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 764.406 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 7.729 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_uint<33>::ap_uint<33, false>(ap_int_base<33, false> const&)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:395:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:802:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:763:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:21:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:19:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:16:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:15:22)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9938)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:27:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:32:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:31:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:31:18)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:6:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 14.302 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-489] Unrolling loop 'THRESHOLD' (byte_count.c++:29) in function 'bytecount::byte_count' completely with a factor of 256.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.906 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-531] Rewinding loop 'APPEARANCES' (byte_count.c++:13) in function 'count_appearances'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.744 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.522 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.941 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.17 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.377 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_appearances' pipeline 'APPEARANCES' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.629 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.564 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 14.166 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.213 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 41 seconds. CPU system time: 3 seconds. Elapsed time: 62.488 seconds; current allocated memory: 350.051 MB.
INFO: [HLS 200-112] Total CPU user time: 43 seconds. Total CPU system time: 4 seconds. Total elapsed time: 64.499 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.417 seconds; current allocated memory: 350.145 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.833 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.026 seconds; current allocated memory: 402.574 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.469 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 747.051 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.383 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_uint<33>::ap_uint<33, false>(ap_int_base<33, false> const&)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:395:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:802:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:763:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:21:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:19:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:16:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:15:22)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9938)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:27:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:32:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:31:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:31:18)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:6:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 14.631 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-489] Unrolling loop 'THRESHOLD' (byte_count.c++:29) in function 'bytecount::byte_count' completely with a factor of 256.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.857 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-531] Rewinding loop 'APPEARANCES' (byte_count.c++:13) in function 'count_appearances'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.793 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 74, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.648 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.243 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.968 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.426 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_appearances' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_appearances' pipeline 'APPEARANCES' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_appearances'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.576 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 6.461 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 12 seconds. CPU system time: 1 seconds. Elapsed time: 12.924 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.219 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 40 seconds. CPU system time: 2 seconds. Elapsed time: 59.398 seconds; current allocated memory: 367.625 MB.
INFO: [HLS 200-112] Total CPU user time: 42 seconds. Total CPU system time: 4 seconds. Total elapsed time: 61.382 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 759.973 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.579 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_uint<33>::ap_uint<33, false>(ap_int_base<33, false> const&)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:395:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:802:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:763:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:20:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:18:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:15:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:14:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9938)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:26:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:31:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:30:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:30:18)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:6:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 14.787 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'APPEARANCES' (byte_count.c++:13) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-489] Unrolling loop 'THRESHOLD' (byte_count.c++:28) in function 'bytecount::byte_count' completely with a factor of 256.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.896 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.793 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.237 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.464 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.824 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.702 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 8.024 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 13 seconds. CPU system time: 1 seconds. Elapsed time: 14.165 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.208 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 40 seconds. CPU system time: 2 seconds. Elapsed time: 64.447 seconds; current allocated memory: 352.629 MB.
INFO: [HLS 200-112] Total CPU user time: 42 seconds. Total CPU system time: 4 seconds. Total elapsed time: 66.43 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 770.918 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 9.089 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_uint<33>::ap_uint<33, false>(ap_int_base<33, false> const&)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:395:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:802:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:763:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:20:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:18:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:15:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:14:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9938)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:26:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:30:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:19)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:6:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 14.999 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.611 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'APPEARANCES' (byte_count.c++:13) in function 'bytecount::byte_count' automatically.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:28) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.892 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.87 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.265 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.363 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.591 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.754 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_THRESHOLD' pipeline 'THRESHOLD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2569_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_THRESHOLD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.069 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.935 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.693 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.382 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24 seconds. CPU system time: 3 seconds. Elapsed time: 45.336 seconds; current allocated memory: 340.691 MB.
INFO: [HLS 200-112] Total CPU user time: 26 seconds. Total CPU system time: 4 seconds. Total elapsed time: 47.511 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.575 seconds; current allocated memory: 282.941 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.884 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 200MHz -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name byte_count byte_count 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 809.691 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.75 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_uint<33>::ap_uint<33, false>(ap_int_base<33, false> const&)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:395:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:802:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:763:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:20:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:18:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:15:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:14:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9938)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:26:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:30:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:19)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to 'appearances': Complete partitioning on dimension 1. (byte_count.c++:6:10)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 16.112 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.851 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'APPEARANCES' (byte_count.c++:13) in function 'bytecount::byte_count' automatically.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:28) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.266 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.761 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('appearances_255_write_ln20', byte_count.c++:20) of variable 'count.V' on local variable 'appearances' and 'load' operation ('appearances_255_load_1', byte_count.c++:15) on local variable 'appearances'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.201 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.407 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.907 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_THRESHOLD' pipeline 'THRESHOLD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2569_3_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_THRESHOLD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.753 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.068 GB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'byte_count_mux_2568_3_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'byte_count_mux_2569_3_2_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.116 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.899 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24 seconds. CPU system time: 2 seconds. Elapsed time: 42.141 seconds; current allocated memory: 306.016 MB.
INFO: [HLS 200-112] Total CPU user time: 26 seconds. Total CPU system time: 3 seconds. Total elapsed time: 43.814 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7.692ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 130MHz -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name byte_count byte_count 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 781.195 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.043 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_uint<33>::ap_uint<33, false>(ap_int_base<33, false> const&)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:395:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:802:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:763:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:20:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:18:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:15:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:14:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9938)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:26:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:30:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:19)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to 'appearances': Complete partitioning on dimension 1. (byte_count.c++:6:10)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 13.492 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.727 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'APPEARANCES' (byte_count.c++:13) in function 'bytecount::byte_count' automatically.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:28) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.739 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.163 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.997 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.709 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.245 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.681 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_THRESHOLD' pipeline 'THRESHOLD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2569_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_THRESHOLD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.625 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.083 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.953 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 178.09 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22 seconds. CPU system time: 2 seconds. Elapsed time: 35.632 seconds; current allocated memory: 340.395 MB.
INFO: [HLS 200-112] Total CPU user time: 23 seconds. Total CPU system time: 3 seconds. Total elapsed time: 37.183 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5.618ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 178MHz -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name byte_count byte_count 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 822.082 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.441 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_uint<33>::ap_uint<33, false>(ap_int_base<33, false> const&)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:395:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:802:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:763:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:20:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:18:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:15:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:14:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9938)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:26:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:30:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:19)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to 'appearances': Complete partitioning on dimension 1. (byte_count.c++:6:10)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 13.203 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.069 GB.
INFO: [XFORM 203-510] Pipelining loop 'APPEARANCES' (byte_count.c++:13) in function 'bytecount::byte_count' automatically.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:28) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.851 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.197 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
WARNING: [HLS 200-880] The II Violation in module 'byte_count_Pipeline_APPEARANCES' (loop 'APPEARANCES'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('appearances_255_write_ln20', byte_count.c++:20) of variable 'count.V' on local variable 'appearances' and 'load' operation ('appearances_255_load_1', byte_count.c++:15) on local variable 'appearances'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.129 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.423 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.873 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_THRESHOLD' pipeline 'THRESHOLD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2569_3_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_THRESHOLD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.791 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.069 GB.
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'byte_count_mux_2568_3_2_1'
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'byte_count_mux_2569_3_2_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.173 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 1.069 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 243.83 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 2 seconds. Elapsed time: 36.865 seconds; current allocated memory: 297.566 MB.
INFO: [HLS 200-112] Total CPU user time: 24 seconds. Total CPU system time: 3 seconds. Total elapsed time: 38.481 seconds; peak allocated memory: 1.069 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name byte_count byte_count 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 780.301 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.944 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_uint<33>::ap_uint<33, false>(ap_int_base<33, false> const&)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:395:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:802:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:763:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:20:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:18:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:15:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:14:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9938)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:26:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:30:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:19)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to 'appearances': Complete partitioning on dimension 1. (byte_count.c++:6:10)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 13.04 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'APPEARANCES' (byte_count.c++:13) in function 'bytecount::byte_count' automatically.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:28) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.883 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.297 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.859 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.804 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.231 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_THRESHOLD' pipeline 'THRESHOLD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2569_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_THRESHOLD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.061 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.253 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.162 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23 seconds. CPU system time: 1 seconds. Elapsed time: 36.072 seconds; current allocated memory: 337.371 MB.
INFO: [HLS 200-112] Total CPU user time: 24 seconds. Total CPU system time: 3 seconds. Total elapsed time: 37.828 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=100MHz
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 100MHz 
INFO: [HLS 200-1510] Running: set_directive_top -name byte_count byte_count 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.637 seconds; current allocated memory: 326.035 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 2 seconds. Total elapsed time: 2.998 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=100MHz
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 100MHz 
INFO: [HLS 200-1510] Running: set_directive_top -name byte_count byte_count 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.588 seconds; current allocated memory: 339.246 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.367 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=100MHz
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 100MHz 
INFO: [HLS 200-1510] Running: set_directive_top -name byte_count byte_count 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 764.148 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.446 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_uint<33>::ap_uint<33, false>(ap_int_base<33, false> const&)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:395:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:802:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:763:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:20:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:18:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:15:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:14:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9938)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:26:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:30:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:19)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:6:0)
INFO: [HLS 214-241] Aggregating bram variable 'input' with compact=bit mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 13.043 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'APPEARANCES' (byte_count.c++:13) in function 'bytecount::byte_count' automatically.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:28) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.432 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.149 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.118 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_THRESHOLD' pipeline 'THRESHOLD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2569_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_THRESHOLD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.422 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.922 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.879 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 169.36 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17 seconds. CPU system time: 2 seconds. Elapsed time: 32.814 seconds; current allocated memory: 355.188 MB.
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 3 seconds. Total elapsed time: 34.467 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=100MHz
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 100MHz 
INFO: [HLS 200-1510] Running: set_directive_top -name byte_count byte_count 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 12.739 seconds; current allocated memory: 400.062 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.096 seconds; peak allocated memory: 1.070 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=100MHz
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_export -vivado_clock 100MHz 
INFO: [HLS 200-1510] Running: set_directive_top -name byte_count byte_count 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 782.309 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 6.235 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<11, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:440:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:330)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:382)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245:342)
INFO: [HLS 214-131] Inlining function 'ap_uint<33>::ap_uint<33, false>(ap_int_base<33, false> const&)' into 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1691:650)
INFO: [HLS 214-131] Inlining function 'ap_int_base<3, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:395:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:707:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:802:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:776:49)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<33, false>::operator==<33, false>(ap_int_base<33, false> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::RType<33, false>::arg1 operator>><33, false>(ap_int_base<33, false> const&, int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:768:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:763:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::RType<32, 32, true>::plus ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1265:246)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6825)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator+=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:6813)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint<11, false>(ap_int_base<11, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>& ap_int_base<11, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<11, false>::operator++(int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:20:15)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>& operator+=<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:18:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:15:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:14:23)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:13:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9949)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator><32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:2274:9938)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:167)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' (C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1749:164)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:26:25)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator++(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:41)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& operator+=<8, false>(ap_int_base<8, false>&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:30:16)
INFO: [HLS 214-131] Inlining function 'bool operator><3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<3, 3, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<11, false>::operator unsigned long long() const' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:29:19)
INFO: [HLS 214-131] Inlining function 'bool operator<<11, false>(ap_int_base<11, false> const&, int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:34)
INFO: [HLS 214-131] Inlining function 'ap_uint<11>::ap_uint(int)' into 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' (byte_count.c++:28:29)
INFO: [HLS 214-178] Inlining function 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:6:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 12.22 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.068 GB.
INFO: [XFORM 203-510] Pipelining loop 'APPEARANCES' (byte_count.c++:13) in function 'bytecount::byte_count' automatically.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:28) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.358 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.355 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.358 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.076 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_THRESHOLD' pipeline 'THRESHOLD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2569_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_THRESHOLD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.514 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_235_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_236_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_237_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_238_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_239_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_240_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_241_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_242_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_243_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_244_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_245_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_246_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_247_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_248_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_249_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_250_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_251_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_252_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_253_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_254_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_255_0_0_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'input_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.067 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.082 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.858 seconds; current allocated memory: 1.068 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for byte_count.
INFO: [VLOG 209-307] Generating Verilog RTL for byte_count.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19 seconds. CPU system time: 2 seconds. Elapsed time: 33.177 seconds; current allocated memory: 333.613 MB.
INFO: [HLS 200-112] Total CPU user time: 20 seconds. Total CPU system time: 3 seconds. Total elapsed time: 34.813 seconds; peak allocated memory: 1.068 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/estimation
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=100MHz
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output C:/estimation -vivado_clock 100MHz 
INFO: [HLS 200-1510] Running: set_directive_top -name byte_count byte_count 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo -output C:/estimation 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 13.189 seconds; current allocated memory: 411.727 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.829 seconds; peak allocated memory: 1.075 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/estimation
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=100MHz
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output C:/estimation -rtl verilog -version 1.0.0 -vivado_clock 100MHz 
INFO: [HLS 200-1510] Running: set_directive_top -name byte_count byte_count 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo -output C:/estimation 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 14.66 seconds; current allocated memory: 402.875 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 16.284 seconds; peak allocated memory: 1.076 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/estimation
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=100MHz
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 100MHz -name default 
INFO: [HLS 200-1510] Running: config_export -format xo -output C:/estimation -rtl verilog -version 1.0.0 -vivado_clock 100MHz 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_top -name byte_count byte_count 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] Analyzing design file 'byte_count.c++' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.46 seconds. CPU system time: 0.62 seconds. Elapsed time: 9.8 seconds; current allocated memory: 109.652 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'bytecount::count_appearances(ap_uint<8>*, ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-178] Inlining function 'bytecount::count_threshold(ap_ufixed<3, 3, (ap_q_mode)5, (ap_o_mode)0, 0>*)' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances': Complete partitioning on dimension 1. (byte_count.c++:6:0)
INFO: [HLS 214-241] Aggregating maxi variable 'input' with compact=none mode in 8-bits (byte_count.c++:5:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 512 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (byte_count.c++:13:15)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'bytecount::byte_count(ap_uint<8>*)' (byte_count.c++:9:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.7 seconds. CPU system time: 0.48 seconds. Elapsed time: 22.07 seconds; current allocated memory: 119.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 119.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 141.172 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 159.137 MB.
INFO: [XFORM 203-510] Pipelining loop 'APPEARANCES' (byte_count.c++:13) in function 'bytecount::byte_count' automatically.
INFO: [XFORM 203-510] Pipelining loop 'THRESHOLD' (byte_count.c++:28) in function 'bytecount::byte_count' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.43 seconds; current allocated memory: 210.707 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.23 seconds; current allocated memory: 257.098 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'byte_count' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'APPEARANCES'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.58 seconds; current allocated memory: 268.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 268.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'THRESHOLD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'THRESHOLD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.72 seconds; current allocated memory: 286.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 286.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 289.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 289.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'byte_count_Pipeline_APPEARANCES/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_2568_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 296.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count_Pipeline_THRESHOLD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'byte_count_Pipeline_THRESHOLD' pipeline 'THRESHOLD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2569_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'byte_count_Pipeline_THRESHOLD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 318.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'byte_count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'byte_count/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'byte_count' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_10_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_11_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_13_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_mulcount_ap_uint_8_appearances_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_15_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_17_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_18_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_19_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_20_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_21_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_23_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_25_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_27_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_28_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_29_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_30_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_31_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_33_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_35_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_37_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_38_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_39_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_40_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_41_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_43_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_45_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_47_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_48_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_49_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_50_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_51_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_53_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_55_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_57_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_58_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_59_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_60_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_61_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_63_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_65_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_67_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_68_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_69_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_70_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_71_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_73_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_75_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_77_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_78_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_79_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_80_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_81_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_83_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_85_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_87_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_88_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_89_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_90_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_91_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_93_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_0_0_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_95_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'byte_count_ap_uint_8_appearances_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_97_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_98_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_99_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_100_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_101_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_102_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_103_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_104_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_105_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_106_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_107_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_108_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_109_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_110_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_111_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_112_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_113_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_114_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_115_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_116_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_117_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_118_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_119_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_120_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_121_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_122_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_123_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_124_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_125_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_126_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_127_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_128_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_129_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_130_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_131_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_132_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_133_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_134_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_135_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_136_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_137_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_138_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_139_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_140_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_141_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_142_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_143_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_144_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_145_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_146_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_147_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_148_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_149_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_150_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_151_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_152_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_153_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_154_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_155_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_156_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_157_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_158_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_159_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_160_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_161_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_162_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_163_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_164_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_165_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_166_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_167_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_168_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_169_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_170_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_171_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_172_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_173_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_174_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_175_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_176_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_177_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_178_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_179_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_180_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_181_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_182_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_183_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_184_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_185_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_186_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_187_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_188_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_189_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_190_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_191_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_192_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_193_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_194_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_195_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_196_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_197_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_198_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_199_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_200_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_201_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_202_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_203_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_204_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_205_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_206_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_207_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_208_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_209_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_210_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_211_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_212_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_213_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_214_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_215_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_216_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_217_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_218_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_219_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_220_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_221_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_222_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_223_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_224_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_225_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_226_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_227_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_228_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_229_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_230_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_231_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_232_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_233_0_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN9bytecount10byte_countEP7ap_uintILi8EEE11appearances_234_0_0_0' is power-on initialization.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
