// Seed: 2581571053
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  assign module_2.type_23 = 0;
  assign module_1.type_5  = 0;
endmodule
module module_1;
  uwire id_1 = id_1;
  wire  id_2 = id_2;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  wire id_3;
  wire id_4;
endmodule
macromodule module_2 (
    input uwire id_0,
    output supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    output wand id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri0 id_7,
    output tri1 id_8
    , id_15,
    input tri id_9,
    output wor id_10,
    output wand id_11,
    input tri0 id_12,
    input tri id_13
);
  wire id_16;
  wire id_17;
  assign id_10 = ~id_9;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_15,
      id_17,
      id_16
  );
endmodule
