{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557226987988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557226988126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 20:03:07 2019 " "Processing started: Tue May  7 20:03:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557226988126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557226988126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557226988128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557226988358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557226988358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SE se processor.v(24) " "Verilog HDL Declaration information at processor.v(24): object \"SE\" differs only in case from object \"se\" in the same scope" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1557226995914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557226995916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557226995916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenable.v 1 1 " "Found 1 design units, including 1 entities, in source file flopenable.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopenable " "Found entity 1: flopenable" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557226995926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557226995926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcbranch.v 1 1 " "Found 1 design units, including 1 entities, in source file pcbranch.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcbranch " "Found entity 1: pcbranch" {  } { { "pcbranch.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/pcbranch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557226995937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557226995937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557226995951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557226995951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/export/home/016/a0163072/CPU/git/datapath/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /export/home/016/a0163072/CPU/git/datapath/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../datapath/mux3.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557226995966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557226995966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcbranchD processor.v(58) " "Verilog HDL Implicit Net warning at processor.v(58): created implicit net for \"pcbranchD\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226995966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rsD processor.v(128) " "Verilog HDL Implicit Net warning at processor.v(128): created implicit net for \"rsD\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226995966 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdD processor.v(128) " "Verilog HDL Implicit Net warning at processor.v(128): created implicit net for \"rdD\"" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226995966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557226996061 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jumpE processor.v(23) " "Verilog HDL or VHDL warning at processor.v(23): object \"jumpE\" assigned a value but never read" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557226996062 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "haltW processor.v(38) " "Verilog HDL or VHDL warning at processor.v(38): object \"haltW\" assigned a value but never read" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1557226996062 "|processor"}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/controller/controller.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/controller/controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557226996107 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557226996107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "processor.v" "c" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996107 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/controller/maindec.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/controller/maindec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/maindec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557226996122 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557226996122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:md\"" {  } { { "controller.v" "md" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 maindec.v(17) " "Verilog HDL assignment warning at maindec.v(17): truncated value with size 14 to match size of target (13)" {  } { { "maindec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/maindec.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557226996125 "|processor|controller:c|maindec:md"}
{ "Warning" "WSGN_SEARCH_FILE" "/export/home/016/a0163072/CPU/git/controller/aludec.v 1 1 " "Using design file /export/home/016/a0163072/CPU/git/controller/aludec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557226996139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557226996139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:ad\"" {  } { { "controller.v" "ad" { Text "/export/home/016/a0163072/CPU/git/controller/controller.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996140 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alucontrol aludec.v(7) " "Verilog HDL Always Construct warning at aludec.v(7): inferring latch(es) for variable \"alucontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1557226996142 "|processor|controller:c|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[0\] aludec.v(7) " "Inferred latch for \"alucontrol\[0\]\" at aludec.v(7)" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557226996142 "|processor|controller:c|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[1\] aludec.v(7) " "Inferred latch for \"alucontrol\[1\]\" at aludec.v(7)" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557226996142 "|processor|controller:c|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[2\] aludec.v(7) " "Inferred latch for \"alucontrol\[2\]\" at aludec.v(7)" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557226996142 "|processor|controller:c|aludec:ad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alucontrol\[3\] aludec.v(7) " "Inferred latch for \"alucontrol\[3\]\" at aludec.v(7)" {  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557226996142 "|processor|controller:c|aludec:ad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenable flopenable:pcreg " "Elaborating entity \"flopenable\" for hierarchy \"flopenable:pcreg\"" {  } { { "processor.v" "pcreg" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996144 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 flopenable.v(9) " "Verilog HDL assignment warning at flopenable.v(9): truncated value with size 16 to match size of target (8)" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557226996145 "|processor|flopenable:pcreg"}
{ "Warning" "WSGN_SEARCH_FILE" "adder.v 1 1 " "Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557226996177 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557226996177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"adder:pcadd1\"" {  } { { "processor.v" "pcadd1" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996177 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2.v 1 1 " "Using design file mux2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557226996195 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557226996195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"mux2:pcbrmux\"" {  } { { "processor.v" "pcbrmux" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenable flopenable:IFID " "Elaborating entity \"flopenable\" for hierarchy \"flopenable:IFID\"" {  } { { "processor.v" "IFID" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996200 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "regfile.v(19) " "Verilog HDL Event Control warning at regfile.v(19): Event Control contains a complex event expression" {  } { { "regfile.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/regfile.v" 19 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1557226996226 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.v 1 1 " "Using design file regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557226996227 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557226996227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:re " "Elaborating entity \"regfile\" for hierarchy \"regfile:re\"" {  } { { "processor.v" "re" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996228 ""}
{ "Warning" "WSGN_SEARCH_FILE" "signext.v 1 1 " "Using design file signext.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/signext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557226996244 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557226996244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext signext:se " "Elaborating entity \"signext\" for hierarchy \"signext:se\"" {  } { { "processor.v" "se" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996245 ""}
{ "Warning" "WSGN_SEARCH_FILE" "flopr.v 1 1 " "Using design file flopr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557226996263 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557226996263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:IDEX " "Elaborating entity \"flopr\" for hierarchy \"flopr:IDEX\"" {  } { { "processor.v" "IDEX" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:aemux " "Elaborating entity \"mux3\" for hierarchy \"mux3:aemux\"" {  } { { "processor.v" "aemux" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996268 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux3.v(9) " "Verilog HDL Case Statement warning at mux3.v(9): incomplete case statement has no default case item" {  } { { "../datapath/mux3.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/mux3.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1557226996270 "|processor|mux3:srcaemux"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "mux mux mux3.v(7) " "Verilog HDL warning at mux3.v(7): variable mux in static task or function mux may have unintended latch behavior" {  } { { "../datapath/mux3.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/mux3.v" 7 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1557226996271 "|processor|mux3:srcaemux"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "mux mux3.v(7) " "Verilog HDL Function Declaration warning at mux3.v(7): function \"mux\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "../datapath/mux3.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/mux3.v" 7 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1557226996271 "|processor|mux3:srcaemux"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mux 0 mux3.v(7) " "Net \"mux\" at mux3.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../datapath/mux3.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/mux3.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1557226996271 "|processor|mux3:srcaemux"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(40) " "Verilog HDL information at ALU.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/ALU.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557226996284 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.v 1 1 " "Using design file ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557226996285 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1557226996285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "processor.v" "alu" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU.v(27) " "Verilog HDL assignment warning at ALU.v(27): truncated value with size 32 to match size of target (16)" {  } { { "ALU.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/ALU.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557226996288 "|processor|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:writeregdestination " "Elaborating entity \"mux2\" for hierarchy \"mux2:writeregdestination\"" {  } { { "processor.v" "writeregdestination" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:EXMEM " "Elaborating entity \"flopr\" for hierarchy \"flopr:EXMEM\"" {  } { { "processor.v" "EXMEM" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcbranch pcbranch:pcbr " "Elaborating entity \"pcbranch\" for hierarchy \"pcbranch:pcbr\"" {  } { { "processor.v" "pcbr" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:MEMWB " "Elaborating entity \"flopr\" for hierarchy \"flopr:MEMWB\"" {  } { { "processor.v" "MEMWB" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard hazard:haz " "Elaborating entity \"hazard\" for hierarchy \"hazard:haz\"" {  } { { "processor.v" "haz" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226996307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard.v(15) " "Verilog HDL assignment warning at hazard.v(15): truncated value with size 2 to match size of target (1)" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557226996309 "|processor|hazard:haz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard.v(17) " "Verilog HDL assignment warning at hazard.v(17): truncated value with size 2 to match size of target (1)" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557226996309 "|processor|hazard:haz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard.v(19) " "Verilog HDL assignment warning at hazard.v(19): truncated value with size 2 to match size of target (1)" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557226996309 "|processor|hazard:haz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard.v(23) " "Verilog HDL assignment warning at hazard.v(23): truncated value with size 2 to match size of target (1)" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557226996309 "|processor|hazard:haz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard.v(25) " "Verilog HDL assignment warning at hazard.v(25): truncated value with size 2 to match size of target (1)" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557226996310 "|processor|hazard:haz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 hazard.v(27) " "Verilog HDL assignment warning at hazard.v(27): truncated value with size 2 to match size of target (1)" {  } { { "hazard.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/hazard.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1557226996310 "|processor|hazard:haz"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996383 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557226996383 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996383 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557226996383 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996383 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557226996383 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996384 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557226996384 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996384 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996384 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557226996384 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996385 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557226996385 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996385 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557226996385 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557226996386 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[15\] " "Net \"pcF\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[15\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[14\] " "Net \"pcF\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[14\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[13\] " "Net \"pcF\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[13\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[12\] " "Net \"pcF\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[12\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[11\] " "Net \"pcF\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[11\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[10\] " "Net \"pcF\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[10\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[9\] " "Net \"pcF\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[9\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[8\] " "Net \"pcF\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[8\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[7\] " "Net \"pcF\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[7\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[6\] " "Net \"pcF\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[6\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[5\] " "Net \"pcF\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[5\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[4\] " "Net \"pcF\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[4\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[3\] " "Net \"pcF\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[3\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[2\] " "Net \"pcF\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[2\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[1\] " "Net \"pcF\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[0\] " "Net \"pcF\[0\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[0\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996386 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557226996386 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[15\] " "Net \"pcF\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[15\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[14\] " "Net \"pcF\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[14\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[13\] " "Net \"pcF\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[13\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[12\] " "Net \"pcF\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[12\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[11\] " "Net \"pcF\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[11\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[10\] " "Net \"pcF\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[10\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[9\] " "Net \"pcF\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[9\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[8\] " "Net \"pcF\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[8\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[7\] " "Net \"pcF\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[7\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[6\] " "Net \"pcF\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[6\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[5\] " "Net \"pcF\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[5\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[4\] " "Net \"pcF\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[4\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[3\] " "Net \"pcF\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[3\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[2\] " "Net \"pcF\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[2\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[1\] " "Net \"pcF\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pcF\[0\] " "Net \"pcF\[0\]\" is missing source, defaulting to GND" {  } { { "processor.v" "pcF\[0\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardAE\[1\] " "Net \"forwardAE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardAE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "forwardBE\[1\] " "Net \"forwardBE\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "forwardBE\[1\]" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 29 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1557226996387 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1557226996387 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "regfile:re\|rf " "RAM logic \"regfile:re\|rf\" is uninferred due to inappropriate RAM size" {  } { { "regfile.v" "rf" { Text "/export/home/016/a0163072/CPU/git/processor/regfile.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1557226996599 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1557226996599 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1557226996931 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c\|aludec:ad\|alucontrol\[1\] " "Latch controller:c\|aludec:ad\|alucontrol\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flopenable:IFID\|q\[21\] " "Ports D and ENA on the latch are fed by the same signal flopenable:IFID\|q\[21\]" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557226996948 ""}  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557226996948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c\|aludec:ad\|alucontrol\[0\] " "Latch controller:c\|aludec:ad\|alucontrol\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flopenable:IFID\|q\[20\] " "Ports D and ENA on the latch are fed by the same signal flopenable:IFID\|q\[20\]" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557226996948 ""}  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557226996948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c\|aludec:ad\|alucontrol\[3\] " "Latch controller:c\|aludec:ad\|alucontrol\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flopenable:IFID\|q\[23\] " "Ports D and ENA on the latch are fed by the same signal flopenable:IFID\|q\[23\]" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557226996948 ""}  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557226996948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:c\|aludec:ad\|alucontrol\[2\] " "Latch controller:c\|aludec:ad\|alucontrol\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flopenable:IFID\|q\[22\] " "Ports D and ENA on the latch are fed by the same signal flopenable:IFID\|q\[22\]" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1557226996949 ""}  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1557226996949 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[0\] GND " "Pin \"pcF\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557226997602 "|processor|pcF[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[1\] GND " "Pin \"pcF\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557226997602 "|processor|pcF[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[2\] GND " "Pin \"pcF\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557226997602 "|processor|pcF[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[3\] GND " "Pin \"pcF\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557226997602 "|processor|pcF[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[4\] GND " "Pin \"pcF\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557226997602 "|processor|pcF[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[5\] GND " "Pin \"pcF\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557226997602 "|processor|pcF[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[6\] GND " "Pin \"pcF\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557226997602 "|processor|pcF[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[7\] GND " "Pin \"pcF\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557226997602 "|processor|pcF[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[8\] GND " "Pin \"pcF\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557226997602 "|processor|pcF[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[9\] GND " "Pin \"pcF\[9\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557226997602 "|processor|pcF[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[10\] GND " "Pin \"pcF\[10\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557226997602 "|processor|pcF[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[11\] GND " "Pin \"pcF\[11\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557226997602 "|processor|pcF[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[12\] GND " "Pin \"pcF\[12\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557226997602 "|processor|pcF[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[13\] GND " "Pin \"pcF\[13\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557226997602 "|processor|pcF[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[14\] GND " "Pin \"pcF\[14\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557226997602 "|processor|pcF[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pcF\[15\] GND " "Pin \"pcF\[15\]\" is stuck at GND" {  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1557226997602 "|processor|pcF[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1557226997602 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557226997669 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/export/home/016/a0163072/CPU/git/processor/output_files/processor.map.smsg " "Generated suppressed messages file /export/home/016/a0163072/CPU/git/processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557226998771 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557226998964 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557226998964 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1005 " "Implemented 1005 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557226999117 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557226999117 ""} { "Info" "ICUT_CUT_TM_LCELLS" "922 " "Implemented 922 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557226999117 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557226999117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "990 " "Peak virtual memory: 990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557226999166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 20:03:19 2019 " "Processing ended: Tue May  7 20:03:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557226999166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557226999166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557226999166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557226999166 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1557226999915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557226999917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 20:03:19 2019 " "Processing started: Tue May  7 20:03:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557226999917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1557226999917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1557226999918 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1557226999949 ""}
{ "Info" "0" "" "Project  = processor" {  } {  } 0 0 "Project  = processor" 0 0 "Fitter" 0 0 1557226999950 ""}
{ "Info" "0" "" "Revision = processor" {  } {  } 0 0 "Revision = processor" 0 0 "Fitter" 0 0 1557226999950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557227000053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557227000056 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processor EP4CE30F29I7 " "Selected device EP4CE30F29I7 for design \"processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557227000088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557227000132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557227000132 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1557227000288 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557227000346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557227000346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557227000346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557227000346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557227000346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557227000346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557227000346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C7 " "Device EP4CE115F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557227000346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557227000346 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557227000346 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/processor/" { { 0 { 0 ""} 0 1328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557227000350 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/processor/" { { 0 { 0 ""} 0 1330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557227000350 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/processor/" { { 0 { 0 ""} 0 1332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557227000350 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/processor/" { { 0 { 0 ""} 0 1334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557227000350 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/quartus/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/processor/" { { 0 { 0 ""} 0 1336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1557227000350 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1557227000350 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557227000351 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "83 83 " "No exact pin location assignment(s) for 83 pins of 83 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1557227000650 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1557227000884 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1557227000885 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1557227000886 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1557227000892 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1557227000893 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1557227000893 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557227000983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flopenable:IFID\|q\[30\] " "Destination node flopenable:IFID\|q\[30\]" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/processor/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557227000983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flopenable:IFID\|q\[31\] " "Destination node flopenable:IFID\|q\[31\]" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/processor/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557227000983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flopenable:IFID\|q\[23\] " "Destination node flopenable:IFID\|q\[23\]" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/processor/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557227000983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flopenable:IFID\|q\[22\] " "Destination node flopenable:IFID\|q\[22\]" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/processor/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557227000983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "flopenable:IFID\|q\[20\] " "Destination node flopenable:IFID\|q\[20\]" {  } { { "flopenable.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/flopenable.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/processor/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557227000983 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1557227000983 ""}  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/processor/" { { 0 { 0 ""} 0 1290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557227000983 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:c\|aludec:ad\|Mux5~0  " "Automatically promoted node controller:c\|aludec:ad\|Mux5~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557227000984 ""}  } { { "aludec.v" "" { Text "/export/home/016/a0163072/CPU/git/controller/aludec.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/processor/" { { 0 { 0 ""} 0 1020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557227000984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557227000984 ""}  } { { "processor.v" "" { Text "/export/home/016/a0163072/CPU/git/processor/processor.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/export/home/016/a0163072/CPU/git/processor/" { { 0 { 0 ""} 0 1291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557227000984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557227001236 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557227001237 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557227001238 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557227001239 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557227001241 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557227001243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557227001243 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557227001244 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557227001276 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557227001277 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557227001277 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "81 unused 2.5V 32 49 0 " "Number of I/O pins in group: 81 (unused VREF, 2.5V VCCIO, 32 input, 49 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1557227001279 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1557227001279 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1557227001279 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 54 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557227001280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 72 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557227001280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 65 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557227001280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 67 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557227001280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 71 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557227001280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 64 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557227001280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 67 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557227001280 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 66 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1557227001280 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1557227001280 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1557227001280 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557227001380 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1557227001390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557227002172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557227002330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557227002349 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557227005017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557227005017 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557227005315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "/export/home/016/a0163072/CPU/git/processor/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557227006810 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557227006810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1557227009158 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1557227009158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557227009163 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557227009330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557227009339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557227009565 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557227009565 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557227009873 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557227010275 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/export/home/016/a0163072/CPU/git/processor/output_files/processor.fit.smsg " "Generated suppressed messages file /export/home/016/a0163072/CPU/git/processor/output_files/processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557227010572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1574 " "Peak virtual memory: 1574 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557227011264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 20:03:31 2019 " "Processing ended: Tue May  7 20:03:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557227011264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557227011264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557227011264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557227011264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1557227011965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557227011973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 20:03:31 2019 " "Processing started: Tue May  7 20:03:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557227011973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1557227011973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1557227011973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1557227012172 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1557227012903 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1557227012946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "813 " "Peak virtual memory: 813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557227013135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 20:03:33 2019 " "Processing ended: Tue May  7 20:03:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557227013135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557227013135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557227013135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1557227013135 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1557227013294 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1557227013848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557227013854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 20:03:33 2019 " "Processing started: Tue May  7 20:03:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557227013854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227013854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processor -c processor " "Command: quartus_sta processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227013854 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1557227013881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227013986 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227013986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014016 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processor.sdc " "Synopsys Design Constraints File file not found: 'processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014312 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014312 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557227014315 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name flopenable:IFID\|q\[20\] flopenable:IFID\|q\[20\] " "create_clock -period 1.000 -name flopenable:IFID\|q\[20\] flopenable:IFID\|q\[20\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557227014315 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name flopenable:IFID\|q\[21\] flopenable:IFID\|q\[21\] " "create_clock -period 1.000 -name flopenable:IFID\|q\[21\] flopenable:IFID\|q\[21\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1557227014315 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014315 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014318 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014318 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1557227014319 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557227014347 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1557227014384 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.116 " "Worst-case setup slack is -11.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.116            -939.733 clk  " "  -11.116            -939.733 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.806              -2.806 flopenable:IFID\|q\[20\]  " "   -2.806              -2.806 flopenable:IFID\|q\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.807              -5.511 flopenable:IFID\|q\[21\]  " "   -1.807              -5.511 flopenable:IFID\|q\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.176 " "Worst-case hold slack is -2.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.176              -2.176 flopenable:IFID\|q\[21\]  " "   -2.176              -2.176 flopenable:IFID\|q\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.649              -1.649 clk  " "   -1.649              -1.649 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631              -0.631 flopenable:IFID\|q\[20\]  " "   -0.631              -0.631 flopenable:IFID\|q\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.522 " "Worst-case recovery slack is -1.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.522              -4.208 flopenable:IFID\|q\[21\]  " "   -1.522              -4.208 flopenable:IFID\|q\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.662 " "Worst-case removal slack is 0.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 flopenable:IFID\|q\[21\]  " "    0.662               0.000 flopenable:IFID\|q\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -407.775 clk  " "   -3.000            -407.775 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 flopenable:IFID\|q\[21\]  " "    0.333               0.000 flopenable:IFID\|q\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 flopenable:IFID\|q\[20\]  " "    0.401               0.000 flopenable:IFID\|q\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227014424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014424 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557227014597 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014597 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557227014609 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227014951 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227015095 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1557227015110 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227015110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.836 " "Worst-case setup slack is -9.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.836            -811.157 clk  " "   -9.836            -811.157 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.481              -2.481 flopenable:IFID\|q\[20\]  " "   -2.481              -2.481 flopenable:IFID\|q\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.350              -4.336 flopenable:IFID\|q\[21\]  " "   -1.350              -4.336 flopenable:IFID\|q\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227015118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.865 " "Worst-case hold slack is -1.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.865              -1.865 flopenable:IFID\|q\[21\]  " "   -1.865              -1.865 flopenable:IFID\|q\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.388              -1.388 clk  " "   -1.388              -1.388 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437              -0.437 flopenable:IFID\|q\[20\]  " "   -0.437              -0.437 flopenable:IFID\|q\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227015128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.228 " "Worst-case recovery slack is -1.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.228              -3.324 flopenable:IFID\|q\[21\]  " "   -1.228              -3.324 flopenable:IFID\|q\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227015138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.489 " "Worst-case removal slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 flopenable:IFID\|q\[21\]  " "    0.489               0.000 flopenable:IFID\|q\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227015146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -407.775 clk  " "   -3.000            -407.775 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 flopenable:IFID\|q\[20\]  " "    0.332               0.000 flopenable:IFID\|q\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 flopenable:IFID\|q\[21\]  " "    0.373               0.000 flopenable:IFID\|q\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227015157 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557227015278 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227015278 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1557227015292 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227015450 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1557227015453 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227015453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.669 " "Worst-case setup slack is -4.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.669            -318.352 clk  " "   -4.669            -318.352 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.977              -1.690 flopenable:IFID\|q\[21\]  " "   -0.977              -1.690 flopenable:IFID\|q\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868              -0.868 flopenable:IFID\|q\[20\]  " "   -0.868              -0.868 flopenable:IFID\|q\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227015462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.125 " "Worst-case hold slack is -1.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.125              -1.125 flopenable:IFID\|q\[21\]  " "   -1.125              -1.125 flopenable:IFID\|q\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.877              -0.877 clk  " "   -0.877              -0.877 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.431              -0.431 flopenable:IFID\|q\[20\]  " "   -0.431              -0.431 flopenable:IFID\|q\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227015472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.386 " "Worst-case recovery slack is -0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.386              -0.994 flopenable:IFID\|q\[21\]  " "   -0.386              -0.994 flopenable:IFID\|q\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227015481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.384 " "Worst-case removal slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 flopenable:IFID\|q\[21\]  " "    0.384               0.000 flopenable:IFID\|q\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227015489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -336.131 clk  " "   -3.000            -336.131 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 flopenable:IFID\|q\[21\]  " "    0.279               0.000 flopenable:IFID\|q\[21\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 flopenable:IFID\|q\[20\]  " "    0.443               0.000 flopenable:IFID\|q\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1557227015498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227015498 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1557227015603 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227015603 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227016002 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227016002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "862 " "Peak virtual memory: 862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557227016142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 20:03:36 2019 " "Processing ended: Tue May  7 20:03:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557227016142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557227016142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557227016142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227016142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1557227016946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557227016948 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 20:03:36 2019 " "Processing started: Tue May  7 20:03:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557227016948 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557227016948 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1557227016949 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1557227017168 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_7_1200mv_100c_slow.vo /export/home/016/a0163072/CPU/git/processor/simulation/modelsim/ simulation " "Generated file processor_7_1200mv_100c_slow.vo in folder \"/export/home/016/a0163072/CPU/git/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557227017412 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_7_1200mv_-40c_slow.vo /export/home/016/a0163072/CPU/git/processor/simulation/modelsim/ simulation " "Generated file processor_7_1200mv_-40c_slow.vo in folder \"/export/home/016/a0163072/CPU/git/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557227017530 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_min_1200mv_-40c_fast.vo /export/home/016/a0163072/CPU/git/processor/simulation/modelsim/ simulation " "Generated file processor_min_1200mv_-40c_fast.vo in folder \"/export/home/016/a0163072/CPU/git/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557227017632 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor.vo /export/home/016/a0163072/CPU/git/processor/simulation/modelsim/ simulation " "Generated file processor.vo in folder \"/export/home/016/a0163072/CPU/git/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557227017738 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_7_1200mv_100c_v_slow.sdo /export/home/016/a0163072/CPU/git/processor/simulation/modelsim/ simulation " "Generated file processor_7_1200mv_100c_v_slow.sdo in folder \"/export/home/016/a0163072/CPU/git/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557227017818 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_7_1200mv_-40c_v_slow.sdo /export/home/016/a0163072/CPU/git/processor/simulation/modelsim/ simulation " "Generated file processor_7_1200mv_-40c_v_slow.sdo in folder \"/export/home/016/a0163072/CPU/git/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557227017902 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_min_1200mv_-40c_v_fast.sdo /export/home/016/a0163072/CPU/git/processor/simulation/modelsim/ simulation " "Generated file processor_min_1200mv_-40c_v_fast.sdo in folder \"/export/home/016/a0163072/CPU/git/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557227017973 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processor_v.sdo /export/home/016/a0163072/CPU/git/processor/simulation/modelsim/ simulation " "Generated file processor_v.sdo in folder \"/export/home/016/a0163072/CPU/git/processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1557227018050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1063 " "Peak virtual memory: 1063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557227018131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 20:03:38 2019 " "Processing ended: Tue May  7 20:03:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557227018131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557227018131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557227018131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557227018131 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 130 s " "Quartus Prime Full Compilation was successful. 0 errors, 130 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1557227018290 ""}
