# Synthesizable Pipeline 5 stages RISCV-RV32I (tested on DE2)

# Block Diagram for Pipeline 5 stages (Non-forwarding, Stall)

![block](https://github.com/rivershoang/pipeline_notusingsram/blob/main/doc/block_nonfw.png)

Still updating
