I 000051 55 592           1686922658113 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686922658114 2023.06.16 16:37:38)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 39373e3c666e392f3b3b7f636e3e3c3f6c3f3a3e3d)
	(_ent
		(_time 1686922658108)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000051 55 592           1686925588929 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686925588930 2023.06.16 17:26:28)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code a6a3f6f1f6f1a6b0a4a4e0fcf1a1a3a0f3a0a5a1a2)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686925588948 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686925588949 2023.06.16 17:26:28)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code b5b0b0e0b2e7e3a3e3b5a7eae6b3e3b2b7b6b7b3e3)
	(_ent
		(_time 1686925588945)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 535           1686925588960 ex1
(_unit VHDL(or2 0 13(ex1 0 29))
	(_version vef)
	(_time 1686925588961 2023.06.16 17:26:28)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code c5c0c091c29793d393c5d79a96c393c2c7c6c7c393)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925588996 ex1
(_unit VHDL(and2 0 25(ex1 0 39))
	(_version vef)
	(_time 1686925588997 2023.06.16 17:26:28)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e4e1b6b7b5b3b4f7e6e5f5bee0e2e0e7e6e2e5e2b1)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000051 55 592           1686925607341 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686925607342 2023.06.16 17:26:47)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 8c828b8289db8c9a8e8ecad6db8b898ad98a8f8b88)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686925607347 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686925607348 2023.06.16 17:26:47)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 8c82de83dddeda9ada8c9ed3df8ada8b8e8f8e8ada)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 535           1686925607353 ex1
(_unit VHDL(or2 0 13(ex1 0 29))
	(_version vef)
	(_time 1686925607354 2023.06.16 17:26:47)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 8c82de83dddeda9ada8c9ed3df8ada8b8e8f8e8ada)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925607378 ex1
(_unit VHDL(and2 0 25(ex1 0 39))
	(_version vef)
	(_time 1686925607379 2023.06.16 17:26:47)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code aba5aefcacfcfbb8a9aabaf1afadafa8a9adaaadfe)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000048 55 951           1686925607382 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686925607383 2023.06.16 17:26:47)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code bbb5bcefbfecbbadb9edfde1ecbcbebdeebdb8bcbf)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((y)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000051 55 592           1686925794988 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686925794989 2023.06.16 17:29:54)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 9494969bc6c394829696d2cec3939192c192979390)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686925794994 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686925794995 2023.06.16 17:29:54)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code a4a4f3f2a2f6f2b2f2a4b6fbf7a2f2a3a6a7a6a2f2)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 535           1686925795007 ex1
(_unit VHDL(or2 0 13(ex1 0 29))
	(_version vef)
	(_time 1686925795008 2023.06.16 17:29:55)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code b4b4e3e1b2e6e2a2e2b4a6ebe7b2e2b3b6b7b6b2e2)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925795028 ex1
(_unit VHDL(and2 0 25(ex1 0 39))
	(_version vef)
	(_time 1686925795029 2023.06.16 17:29:55)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code c3c3c396959493d0c1c2d299c7c5c7c0c1c5c2c596)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000048 55 951           1686925795032 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686925795033 2023.06.16 17:29:55)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code c3c3c1969694c3d5c195859994c4c6c596c5c0c4c7)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((y)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000051 55 592           1686925818272 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686925818273 2023.06.16 17:30:18)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 95c1c59ac6c295839797d3cfc2929093c093969291)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686925818278 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686925818279 2023.06.16 17:30:18)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 95c1909b92c7c383c39587cac693c39297969793c3)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 535           1686925818284 ex1
(_unit VHDL(or2 0 13(ex1 0 29))
	(_version vef)
	(_time 1686925818285 2023.06.16 17:30:18)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 95c1909b92c7c383c39587cac693c39297969793c3)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925818302 ex1
(_unit VHDL(and2 0 25(ex1 0 39))
	(_version vef)
	(_time 1686925818303 2023.06.16 17:30:18)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code b4e0e6e0e5e3e4a7b6b5a5eeb0b2b0b7b6b2b5b2e1)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000048 55 951           1686925818306 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686925818307 2023.06.16 17:30:18)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code b4e0e4e0e6e3b4a2b6e2f2eee3b3b1b2e1b2b7b3b0)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((y)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000051 55 592           1686925857950 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686925857951 2023.06.16 17:30:57)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 8d8e89838fda8d9b8f8fcbd7da8a888bd88b8e8a89)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686925857956 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686925857957 2023.06.16 17:30:57)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 8d8edc82dbdfdb9bdb8d9fd2de8bdb8a8f8e8f8bdb)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925857962 ex1
(_unit VHDL(and2 0 25(ex1 0 29))
	(_version vef)
	(_time 1686925857963 2023.06.16 17:30:57)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 8d8e8b838cdadd9e8f8c9cd7898b898e8f8b8c8bd8)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925857983 ex1
(_unit VHDL(and2 0 25(ex1 0 39))
	(_version vef)
	(_time 1686925857984 2023.06.16 17:30:57)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code acafaafbaafbfcbfaeadbdf6a8aaa8afaeaaadaaf9)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000048 55 951           1686925858008 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686925858009 2023.06.16 17:30:57)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code bcbfb8e8b9ebbcaabeeafae6ebbbb9bae9babfbbb8)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((y)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000051 55 592           1686925891653 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686925891654 2023.06.16 17:31:31)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 34666531666334223636726e633331326132373330)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686925891659 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686925891660 2023.06.16 17:31:31)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 34663030326662226234266b673262333637363262)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925891665 ex1
(_unit VHDL(and2 0 25(ex1 0 29))
	(_version vef)
	(_time 1686925891666 2023.06.16 17:31:31)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 34666731656364273635256e303230373632353261)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 495           1686925891671 ex1
(_unit VHDL(not1 0 35(ex1 0 39))
	(_version vef)
	(_time 1686925891672 2023.06.16 17:31:31)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 34663331666264273535716e333330373532613262)
	(_ent
		(_time 1686925891669)
	)
	(_object
		(_port(_int x -1 0 36(_ent(_in))))
		(_port(_int z -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000048 55 951           1686925891675 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686925891676 2023.06.16 17:31:31)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 44161546161344524612021e134341421142474340)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((z)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000051 55 592           1686925896952 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686925896953 2023.06.16 17:31:36)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e5b6b0b6b6b2e5f3e7e7a3bfb2e2e0e3b0e3e6e2e1)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686925896958 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686925896959 2023.06.16 17:31:36)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e5b6e5b7e2b7b3f3b3e5f7bab6e3b3e2e7e6e7e3b3)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925896964 ex1
(_unit VHDL(and2 0 25(ex1 0 29))
	(_version vef)
	(_time 1686925896965 2023.06.16 17:31:36)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e5b6b2b6b5b2b5f6e7e4f4bfe1e3e1e6e7e3e4e3b0)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 495           1686925896970 ex1
(_unit VHDL(not1 0 35(ex1 0 39))
	(_version vef)
	(_time 1686925896971 2023.06.16 17:31:36)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e5b6e6b6b6b3b5f6e4e4a0bfe2e2e1e6e4e3b0e3b3)
	(_ent
		(_time 1686925891668)
	)
	(_object
		(_port(_int x -1 0 36(_ent(_in))))
		(_port(_int z -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000048 55 951           1686925896974 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686925896975 2023.06.16 17:31:36)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e5b6b0b6b6b2e5f3e7b3a3bfb2e2e0e3b0e3e6e2e1)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((z)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000051 55 592           1686925900334 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686925900335 2023.06.16 17:31:40)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 14444313464314021616524e431311124112171310)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686925900340 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686925900341 2023.06.16 17:31:40)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 14441612124642024214064b471242131617161242)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686925900346 ex1
(_unit VHDL(and2 0 25(ex1 0 29))
	(_version vef)
	(_time 1686925900347 2023.06.16 17:31:40)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 24747120757374372625357e202220272622252271)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 495           1686925900352 ex1
(_unit VHDL(not1 0 35(ex1 0 39))
	(_version vef)
	(_time 1686925900353 2023.06.16 17:31:40)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 24742520767274372525617e232320272522712272)
	(_ent
		(_time 1686925891668)
	)
	(_object
		(_port(_int x -1 0 36(_ent(_in))))
		(_port(_int z -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000048 55 951           1686925900356 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686925900357 2023.06.16 17:31:40)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 24747320767324322672627e732321227122272320)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((z)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000051 55 592           1686932523560 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686932523561 2023.06.16 19:22:03)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 07015001565007110505415d500002015201040003)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
I 000044 55 535           1686932523566 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686932523567 2023.06.16 19:22:03)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 070105000255511151071558540151000504050151)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 536           1686932523577 ex1
(_unit VHDL(and2 0 25(ex1 0 29))
	(_version vef)
	(_time 1686932523578 2023.06.16 19:22:03)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 16104311454146051417074c121012151410171043)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000044 55 495           1686932523583 ex1
(_unit VHDL(not1 0 35(ex1 0 39))
	(_version vef)
	(_time 1686932523584 2023.06.16 19:22:03)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 16101711464046051717534c111112151710431040)
	(_ent
		(_time 1686925891668)
	)
	(_object
		(_port(_int x -1 0 36(_ent(_in))))
		(_port(_int z -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
I 000048 55 951           1686932523587 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686932523588 2023.06.16 19:22:03)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 26207122767126302470607c712123207320252122)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((z)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
I 000043 55 680           1686932523593 io
(_unit VHDL(testbenchfunction 0 59(io 0 62))
	(_version vef)
	(_time 1686932523594 2023.06.16 19:22:03)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 26217622257071312229347c7220732025202e2020)
	(_ent
		(_time 1686932523591)
	)
	(_inst g1 0 65(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(b))
			((z)(c))
		)
	)
	(_object
		(_sig(_int a -1 0 63(_arch(_uni))))
		(_sig(_int b -1 0 63(_arch(_uni))))
		(_sig(_int c -1 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(0)))))
			(line__67(_arch 1 0 67(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . io 2 -1)
)
V 000051 55 592           1686932601546 expression
(_unit VHDL(comb_function 0 1(expression 0 6))
	(_version vef)
	(_time 1686932601547 2023.06.16 19:23:21)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code a7a2f0f0f6f0a7b1a5a5e1fdf0a0a2a1f2a1a4a0a3)
	(_ent
		(_time 1686922658107)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_prcs
			(line__8(_arch 0 0 8(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . expression 1 -1)
)
V 000044 55 535           1686932601566 ex1
(_unit VHDL(or2 0 13(ex1 0 17))
	(_version vef)
	(_time 1686932601567 2023.06.16 19:23:21)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code c6c3c492c29490d090c6d49995c090c1c4c5c4c090)
	(_ent
		(_time 1686925588944)
	)
	(_object
		(_port(_int x -1 0 14(_ent(_in))))
		(_port(_int y -1 0 14(_ent(_in))))
		(_port(_int z -1 0 14(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
V 000044 55 536           1686932601588 ex1
(_unit VHDL(and2 0 25(ex1 0 29))
	(_version vef)
	(_time 1686932601589 2023.06.16 19:23:21)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code d6d38384858186c5d4d7c78cd2d0d2d5d4d0d7d083)
	(_ent
		(_time 1686925588957)
	)
	(_object
		(_port(_int x -1 0 26(_ent(_in))))
		(_port(_int y -1 0 26(_ent(_in))))
		(_port(_int z -1 0 26(_ent(_out))))
		(_prcs
			(line__31(_arch 0 0 31(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
V 000044 55 495           1686932601602 ex1
(_unit VHDL(not1 0 35(ex1 0 39))
	(_version vef)
	(_time 1686932601603 2023.06.16 19:23:21)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e6e3e7b5b6b0b6f5e7e7a3bce1e1e2e5e7e0b3e0b0)
	(_ent
		(_time 1686925891668)
	)
	(_object
		(_port(_int x -1 0 36(_ent(_in))))
		(_port(_int z -1 0 36(_ent(_out))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . ex1 1 -1)
)
V 000048 55 951           1686932601606 netlist
(_unit VHDL(comb_function 0 1(netlist 0 47))
	(_version vef)
	(_time 1686932601607 2023.06.16 19:23:21)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e6e3b1b5b6b1e6f0e4b0a0bcb1e1e3e0b3e0e5e1e2)
	(_ent
		(_time 1686922658107)
	)
	(_inst g1 0 51(_ent . Not1 ex1)
		(_port
			((x)(a))
			((z)(p))
		)
	)
	(_inst g2 0 52(_ent . And2 ex1)
		(_port
			((x)(p))
			((y)(b))
			((z)(q))
		)
	)
	(_inst g3 0 53(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(c))
			((z)(r))
		)
	)
	(_inst g4 0 54(_ent . Or2 ex1)
		(_port
			((x)(q))
			((y)(r))
			((z)(z))
		)
	)
	(_object
		(_port(_int a -1 0 2(_ent(_in))))
		(_port(_int b -1 0 2(_ent(_in))))
		(_port(_int c -1 0 2(_ent(_in))))
		(_port(_int z -1 0 2(_ent(_out))))
		(_sig(_int p -1 0 48(_arch(_uni))))
		(_sig(_int q -1 0 48(_arch(_uni))))
		(_sig(_int r -1 0 48(_arch(_uni))))
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
)
V 000043 55 680           1686932601612 io
(_unit VHDL(testbenchfunction 0 59(io 0 62))
	(_version vef)
	(_time 1686932601613 2023.06.16 19:23:21)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e6e2b6b5e5b0b1f1e2e9f4bcb2e0b3e0e5e0eee0e0)
	(_ent
		(_time 1686932523590)
	)
	(_inst g1 0 65(_ent . And2 ex1)
		(_port
			((x)(a))
			((y)(b))
			((z)(c))
		)
	)
	(_object
		(_sig(_int a -1 0 63(_arch(_uni))))
		(_sig(_int b -1 0 63(_arch(_uni))))
		(_sig(_int c -1 0 63(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 0 66(_assignment(_trgt(0)))))
			(line__67(_arch 1 0 67(_assignment(_trgt(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . io 2 -1)
)
V 000045 55 533           1686989325113 exp1
(_unit VHDL(and2 0 3(exp1 0 8))
	(_version vef)
	(_time 1686989325114 2023.06.17 11:08:45)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 21742625757671322320307b252725222327202774)
	(_ent
		(_time 1686989325107)
	)
	(_object
		(_port(_int a -1 0 4(_ent(_in))))
		(_port(_int b -1 0 4(_ent(_in))))
		(_port(_int c -1 0 4(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . exp1 1 -1)
)
I 000045 55 535           1686989349631 exp1
(_unit VHDL(newand 0 3(exp1 0 8))
	(_version vef)
	(_time 1686989349632 2023.06.17 11:09:09)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e5e1b5b6e5b3b6f3e4e4a0bfb0e3b0e3e0e2e2e3e4)
	(_ent
		(_time 1686989349629)
	)
	(_object
		(_port(_int a -1 0 4(_ent(_in))))
		(_port(_int b -1 0 4(_ent(_in))))
		(_port(_int c -1 0 4(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . exp1 1 -1)
)
V 000045 55 535           1686989544777 exp1
(_unit VHDL(newand 0 3(exp1 0 8))
	(_version vef)
	(_time 1686989544778 2023.06.17 11:12:24)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 393d6c3c356f6a2f38387c636c3f6c3f3c3e3e3f38)
	(_ent
		(_time 1686989349628)
	)
	(_object
		(_port(_int a -1 0 4(_ent(_in))))
		(_port(_int b -1 0 4(_ent(_in))))
		(_port(_int c -1 0 4(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext std.standard.BIT(0 BIT)))
	)
	(_use(std(standard)))
	(_model . exp1 1 -1)
)
V 000050 55 594           1686990217169 when_else
(_unit VHDL(three_state 0 3(when_else 0 7))
	(_version vef)
	(_time 1686990217170 2023.06.17 11:23:37)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code b0b1b6e4b8e6e6a6b5e7a5e9b7b7b3b7b4b6b1b7b4)
	(_ent
		(_time 1686990217165)
	)
	(_object
		(_port(_int a -1 0 4(_ent(_in))))
		(_port(_int enable -1 0 4(_ent(_in))))
		(_port(_int z -1 0 5(_ent(_out))))
		(_prcs
			(line__9(_arch 0 0 9(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . when_else 1 -1)
)
I 000045 55 821           1686991766100 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1686991766101 2023.06.17 11:49:26)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 494f484b451e1e5f1f195d131d4e4b4a4b4e414a4d)
	(_ent
		(_time 1686991766098)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 984           1687000013831 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687000013832 2023.06.17 14:06:53)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code f0a3a5a0f3a6a4e6f2f0e0aaa2f7f0f6f3f7f0f6f3)
	(_ent
		(_time 1687000013824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__23(_arch 1 0 23(_assignment(_alias((data_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 984           1687000422158 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687000422159 2023.06.17 14:13:42)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code f8fef1a8f3aeaceefaf8e8a2aafff8fefbfff8fefb)
	(_ent
		(_time 1687000013823)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~UNSIGNED{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__23(_arch 1 0 23(_assignment(_alias((data_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000046 55 1465          1687003072416 Behav
(_unit VHDL(instructionmemory 0 13(behav 0 21))
	(_version vef)
	(_time 1687003072417 2023.06.17 14:57:52)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 828cda8cd5d4d595848d90d9d684818586848b84d4)
	(_ent
		(_time 1687003072414)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 14(_array -1((_dto i 4 i 0)))))
		(_port(_int Address 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 15(_array -1((_dto i 7 i 0)))))
		(_port(_int Data_out 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 24(_array -1((_dto i 7 i 0)))))
		(_type(_int ROM_Array 0 23(_array 2((_to i 0 i 31)))))
		(_cnst(_int Content 3 0 26(_arch((0(_string \"00000001"\))(1(_string \"00000010"\))(2(_string \"00000011"\))(3(_string \"00000100"\))(4(_string \"00000101"\))(5(_string \"00000110"\))(6(_string \"00000111"\))(7(_string \"00001000"\))(8(_string \"00001001"\))(9(_string \"00001010"\))(10(_string \"00001011"\))(11(_string \"00001100"\))(12(_string \"00001101"\))(13(_string \"00001110"\))(14(_string \"00001111"\))(_others(_string \"11111111"\))))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 1000          1687038077752 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687038077753 2023.06.18 00:41:17)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 227477262374763420223278702522242125222421)
	(_ent
		(_time 1687038077745)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__23(_arch 1 0 23(_assignment(_alias((data_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1000          1687038111556 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687038111557 2023.06.18 00:41:51)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 36323433336062203436266c643136303531363035)
	(_ent
		(_time 1687038077744)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__23(_arch 1 0 23(_assignment(_alias((data_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000046 55 1126          1687038334502 Behav
(_unit VHDL(instructionmemory 0 5(behav 0 12))
	(_version vef)
	(_time 1687038334503 2023.06.18 00:45:34)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 101f1017454647071543024b441613171416191646)
	(_ent
		(_time 1687038321443)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Data_out 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 14(_array 1((_to i 0 i 512)))))
		(_cnst(_int Content 2 0 17(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behav 1 -1)
)
I 000050 55 1548          1687038386238 structure
(_unit VHDL(processor 0 6(structure 0 13))
	(_version vef)
	(_time 1687038386239 2023.06.18 00:46:26)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 36373532326134203734236d643135306031343136)
	(_ent
		(_time 1687038386236)
	)
	(_comp
		(PC
			(_object
				(_port(_int clk -1 0 20(_ent (_in))))
				(_port(_int data_in 1 0 21(_ent (_in))))
				(_port(_int data_out 1 0 22(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 2 0 28(_ent (_in))))
				(_port(_int Data_out 2 0 29(_ent (_out))))
			)
		)
	)
	(_inst pc_block 0 37(_comp PC)
		(_port
			((clk)(clk))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 38(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Data_out)(Data_out))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 7(_ent(_in))))
		(_port(_int Data_out 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 33(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_out 3 0 33(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000046 55 1126          1687038660638 Behav
(_unit VHDL(instructionmemory 0 5(behav 0 12))
	(_version vef)
	(_time 1687038660639 2023.06.18 00:51:00)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 0d02070b0c5b5a1a085e1f56590b0e0a090b040b5b)
	(_ent
		(_time 1687038321443)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Data_out 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 14(_array 1((_to i 0 i 512)))))
		(_cnst(_int Content 2 0 17(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behav 1 -1)
)
I 000051 55 1000          1687038662421 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687038662422 2023.06.18 00:51:02)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 020c53040354561400021258500502040105020401)
	(_ent
		(_time 1687038077744)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 8(_ent(_in))))
		(_port(_int data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__23(_arch 1 0 23(_assignment(_alias((data_out)(pc_reg)))(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000050 55 1518          1687038664736 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687038664737 2023.06.18 00:51:04)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 0a5c090d595d081c0b0f1f51580d090c5c0d080d0a)
	(_ent
		(_time 1687038664734)
	)
	(_comp
		(PC
			(_object
				(_port(_int clk -1 0 19(_ent (_in))))
				(_port(_int data_in 1 0 20(_ent (_in))))
				(_port(_int data_out 1 0 21(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 2 0 27(_ent (_in))))
				(_port(_int Data_out 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst pc_block 0 36(_comp PC)
		(_port
			((clk)(clk))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 37(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Data_out)(Data_out))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 6(_ent(_in))))
		(_port(_int Data_out 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_out 3 0 32(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 1518          1687038746511 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687038746512 2023.06.18 00:52:26)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 80d2828f82d78296818595dbd2878386d687828780)
	(_ent
		(_time 1687038664733)
	)
	(_comp
		(PC
			(_object
				(_port(_int clk -1 0 19(_ent (_in))))
				(_port(_int data_in 1 0 20(_ent (_in))))
				(_port(_int data_out 1 0 21(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 2 0 27(_ent (_in))))
				(_port(_int Data_out 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst pc_block 0 36(_comp PC)
		(_port
			((clk)(clk))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 37(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Data_out)(Data_out))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 6(_ent(_in))))
		(_port(_int Data_out 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_out 3 0 32(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000046 55 1126          1687038864746 Behav
(_unit VHDL(instructionmemory 0 5(behav 0 12))
	(_version vef)
	(_time 1687038864747 2023.06.18 00:54:24)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 5a0e53595e0c0d4d5f0948010e5c595d5e5c535c0c)
	(_ent
		(_time 1687038321443)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Data_out 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 14(_array 1((_to i 0 i 512)))))
		(_cnst(_int Content 2 0 17(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behav 1 -1)
)
I 000046 55 1175          1687039151921 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687039151922 2023.06.18 00:59:11)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 1e1915191e4849091b4d0c454a181d191a18171848)
	(_ent
		(_time 1687039058365)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 128)))))
		(_cnst(_int Content 2 0 18(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1175          1687039161527 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687039161528 2023.06.18 00:59:21)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 989d9697c5cecf8f9dcb8ac3cc9e9b9f9c9e919ece)
	(_ent
		(_time 1687039058365)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 128)))))
		(_cnst(_int Content 2 0 18(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1175          1687039226540 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687039226541 2023.06.18 01:00:26)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 8f8a83818cd9d8988adc9dd4db898c888b898689d9)
	(_ent
		(_time 1687039058365)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 128)))))
		(_cnst(_int Content 2 0 18(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1176          1687083582296 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687083582297 2023.06.18 13:19:42)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 737c2f7225252464762061282775707477757a7525)
	(_ent
		(_time 1687039058365)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1024)))))
		(_cnst(_int Content 2 0 18(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1176          1687083627446 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687083627447 2023.06.18 13:20:27)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code d7d58b85858180c0d284c58c83d1d4d0d3d1ded181)
	(_ent
		(_time 1687039058365)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Data_out 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1024)))))
		(_cnst(_int Content 2 0 18(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1169          1687084080101 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687084080102 2023.06.18 13:28:00)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 07020901555150100254155c5301040003010e0151)
	(_ent
		(_time 1687084080096)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1024)))))
		(_cnst(_int MEM 2 0 18(_arch((0(_string \"00000000000000000000000000000001"\))(1(_string \"00000000000000000000000000000010"\))(2(_string \"00000000000000000000000000000011"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1169          1687084148637 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687084148638 2023.06.18 13:29:08)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code bab8b1eebeecedadbfe9a8e1eebcb9bdbebcb3bcec)
	(_ent
		(_time 1687084080095)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1024)))))
		(_cnst(_int MEM 2 0 18(_arch((0(_string \"00000000000000000000000000001111"\))(1(_string \"00000000000000000000000001011100"\))(2(_string \"00000000000000000000000001001101"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 1506          1687084402071 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687084402072 2023.06.18 13:33:22)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code b8bdb8edb2efbaaeb9bdade3eabfbbbeeebfbabfb8)
	(_ent
		(_time 1687084402063)
	)
	(_comp
		(PC
			(_object
				(_port(_int clk -1 0 19(_ent (_in))))
				(_port(_int data_in 1 0 20(_ent (_in))))
				(_port(_int data_out 1 0 21(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 2 0 27(_ent (_in))))
				(_port(_int Instr 2 0 28(_ent (_out))))
			)
		)
	)
	(_inst pc_block 0 36(_comp PC)
		(_port
			((clk)(clk))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 37(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int pc_in 0 0 6(_ent(_in))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 27(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_out 3 0 32(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 1148          1687085929887 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687085929888 2023.06.18 13:58:49)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code cccccc999c9a98dace9adc969ecbcccacfcbcccacf)
	(_ent
		(_time 1687085929883)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4)(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
			(line__26(_arch 1 0 26(_assignment(_alias((data_out)(pc_reg)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1035          1687086140498 Behavioral
(_unit VHDL(adder 0 6(behavioral 0 14))
	(_version vef)
	(_time 1687086140499 2023.06.18 14:02:20)
	(_source(\../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code 6e39686e3f393e786a6c7c343e686a686a686b696c)
	(_ent
		(_time 1687086140495)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1035          1687086196644 Behavioral
(_unit VHDL(adder 0 6(behavioral 0 14))
	(_version vef)
	(_time 1687086196645 2023.06.18 14:03:16)
	(_source(\../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code cac4c99f9f9d9adccec8d8909acccecccecccfcdc8)
	(_ent
		(_time 1687086140494)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1035          1687086202111 Behavioral
(_unit VHDL(adder 0 6(behavioral 0 14))
	(_version vef)
	(_time 1687086202112 2023.06.18 14:03:22)
	(_source(\../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code 27282e23247077312325357d772123212321222025)
	(_ent
		(_time 1687086140494)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1035          1687086207746 Behavioral
(_unit VHDL(adder 0 6(behavioral 0 14))
	(_version vef)
	(_time 1687086207747 2023.06.18 14:03:27)
	(_source(\../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code 20777424247770362422327a702624262426252722)
	(_ent
		(_time 1687086140494)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1035          1687086227188 Behavioral
(_unit VHDL(adder 0 6(behavioral 0 14))
	(_version vef)
	(_time 1687086227189 2023.06.18 14:03:47)
	(_source(\../src/4bitAdder.vhd\))
	(_parameters tan)
	(_code 1d4d4d1a4d4a4d0b191f0f474d1b191b191b181a1f)
	(_ent
		(_time 1687086140494)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1033          1687086494433 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 14))
	(_version vef)
	(_time 1687086494434 2023.06.18 14:08:14)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code fff9aaafada8afe9fbfdeda0aaf9fef9fbf9fbf9fa)
	(_ent
		(_time 1687086494429)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 9(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1148          1687086544556 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687086544557 2023.06.18 14:09:04)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code cc9fcd999c9a98dace9adc969ecbcccacfcbcccacf)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_reg 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_trgt(4)(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
			(line__26(_arch 1 0 26(_assignment(_alias((data_out)(pc_reg)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000050 55 2184          1687086610080 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687086610081 2023.06.18 14:10:10)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code c794c693c290c5d1c697d29c95c0c4c191c0c5c0c7)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int add_input 1 0 18(_ent (_in))))
				(_port(_int add_output 2 0 19(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int reset -1 0 28(_ent (_in))))
				(_port(_int data_in 3 0 29(_ent (_in))))
				(_port(_int data_out 3 0 30(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 36(_ent (_in))))
				(_port(_int Instr 4 0 37(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 46(_comp Adder4)
		(_port
			((clk)(clk))
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 48(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 18(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 41(_arch(_uni))))
		(_sig(_int adder_out 5 0 41(_arch(_uni))))
		(_sig(_int pc_out 5 0 41(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 2184          1687086619532 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687086619533 2023.06.18 14:10:19)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code b5e4b3e0b2e2b7a3b4e5a0eee7b2b6b3e3b2b7b2b5)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int add_input 1 0 18(_ent (_in))))
				(_port(_int add_output 2 0 19(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int reset -1 0 28(_ent (_in))))
				(_port(_int data_in 3 0 29(_ent (_in))))
				(_port(_int data_out 3 0 30(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 36(_ent (_in))))
				(_port(_int Instr 4 0 37(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 46(_comp Adder4)
		(_port
			((clk)(clk))
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 48(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 18(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 41(_arch(_uni))))
		(_sig(_int adder_out 5 0 41(_arch(_uni))))
		(_sig(_int pc_out 5 0 41(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 928           1687086967193 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687086967194 2023.06.18 14:16:07)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code bdbeb9e9eaebe9abbfb2ade7efbabdbbbebabdbbbe)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 2184          1687087018024 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087018025 2023.06.18 14:16:58)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 494e1b4a421e4b5f48195c121b4e4a4f1f4e4b4e49)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int add_input 1 0 18(_ent (_in))))
				(_port(_int add_output 2 0 19(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int reset -1 0 28(_ent (_in))))
				(_port(_int data_in 3 0 29(_ent (_in))))
				(_port(_int data_out 3 0 30(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 36(_ent (_in))))
				(_port(_int Instr 4 0 37(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 46(_comp Adder4)
		(_port
			((clk)(clk))
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 48(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 18(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 41(_arch(_uni))))
		(_sig(_int adder_out 5 0 41(_arch(_uni))))
		(_sig(_int pc_out 5 0 41(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 928           1687087026299 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687087026300 2023.06.18 14:17:06)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 9396c19c93c5c785919c83c9c19493959094939590)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 904           1687087236782 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687087236783 2023.06.18 14:20:36)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code d7d7d785d48087c1d3d0c58882d1d6d1d3d1d3d1d2)
	(_ent
		(_time 1687087236780)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 928           1687087238714 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687087238715 2023.06.18 14:20:38)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 68696168633e3c7e6a6778323a6f686e6b6f686e6b)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1169          1687087240115 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687087240116 2023.06.18 14:20:40)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code d7d78b85858180c0d284c58c83d1d4d0d3d1ded181)
	(_ent
		(_time 1687084080095)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1024)))))
		(_cnst(_int MEM 2 0 18(_arch((0(_string \"00000000000000000000000000001111"\))(1(_string \"00000000000000000000000001011100"\))(2(_string \"00000000000000000000000001001101"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 2277          1687087249230 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087249231 2023.06.18 14:20:49)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7c727e7c2d2b7e6a7d2c69272e7b7f7a2a7b7e7b7c)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int clk -1 0 17(_ent (_in))))
				(_port(_int add_input 1 0 18(_ent (_in))))
				(_port(_int add_output 2 0 19(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 27(_ent (_in))))
				(_port(_int reset -1 0 28(_ent (_in))))
				(_port(_int data_in 3 0 29(_ent (_in))))
				(_port(_int data_out 3 0 30(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 36(_ent (_in))))
				(_port(_int Instr 4 0 37(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 46(_comp Adder4)
		(_port
			((clk)(clk))
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((add_input)(add_input))
				((add_output)(add_output))
			)
		)
	)
	(_inst pc_block 0 48(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 18(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 36(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 41(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 41(_arch(_uni))))
		(_sig(_int adder_out 5 0 41(_arch(_uni))))
		(_sig(_int pc_out 5 0 41(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 2124          1687087283919 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087283920 2023.06.18 14:21:23)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code fbfdf2aaabacf9edfaa8eea0a9fcf8fdadfcf9fcfb)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 48(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 2257          1687087434842 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087434843 2023.06.18 14:23:54)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 8584828a82d2879384d590ded7828683d382878285)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 2257          1687087437345 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087437346 2023.06.18 14:23:57)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 4949484a421e4b5f48195c121b4e4a4f1f4e4b4e49)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 2257          1687087441759 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087441760 2023.06.18 14:24:01)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7f707d7f2b287d697e2f6a242d787c7929787d787f)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 2257          1687087445603 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087445604 2023.06.18 14:24:05)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 838d828c82d4819582d396d8d1848085d584818483)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 2257          1687087459745 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087459746 2023.06.18 14:24:19)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code cf9bc79b9b98cdd9ce9fda949dc8ccc999c8cdc8cf)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 2257          1687087489152 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087489153 2023.06.18 14:24:49)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code aeaafcf8f9f9acb8affebbf5fca9ada8f8a9aca9ae)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_29_0)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 2257          1687087927135 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087927136 2023.06.18 14:32:07)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 8edcdf81d9d98c988fde9bd5dc898d88d8898c898e)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 2257          1687087938557 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087938558 2023.06.18 14:32:18)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 1c1a1b1a4d4b1e0a1d4c09474e1b1f1a4a1b1e1b1c)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687087941690 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687087941691 2023.06.18 14:32:21)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 61656361643631776566733e346760676567656764)
	(_ent
		(_time 1687087941679)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~2}~12 0 8(_array -1((_dto i 31 i 2)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 2336          1687087969712 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687087969713 2023.06.18 14:32:49)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code d0ded083d287d2c6d180c58b82d7d3d686d7d2d7d0)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
			(_port
				((add_input)(add_input))
				((add_output)(add_output))
			)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000045 55 821           1687089263036 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687089263037 2023.06.18 14:54:23)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e1e3b6b2e5b6b6f7b7b1f5bbb5e6e3e2e3e6e9e2e5)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687089263078 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687089263079 2023.06.18 14:54:23)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 0f0c5b095a595b190d001f555d080f090c080f090c)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1169          1687089263130 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687089263131 2023.06.18 14:54:23)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 3e3c633b3e6869293b6d2c656a383d393a38373868)
	(_ent
		(_time 1687084080095)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1024)))))
		(_cnst(_int MEM 2 0 18(_arch((0(_string \"00000000000000000000000000001111"\))(1(_string \"00000000000000000000000001011100"\))(2(_string \"00000000000000000000000001001101"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 2336          1687089263182 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687089263183 2023.06.18 14:54:23)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7d7e297d2b2a7f6b7c2d68262f7a7e7b2b7a7f7a7d)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
			(_port
				((add_input)(add_input))
				((add_output)(add_output))
			)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687089263215 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687089263216 2023.06.18 14:54:23)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 9c9ec993cbcbcc8a989b8ec3c99a9d9a989a989a99)
	(_ent
		(_time 1687089263207)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 904           1687089270017 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687089270018 2023.06.18 14:54:30)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 1919101e144e490f1d1e0b464c1f181f1d1f1d1f1c)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 928           1687089272421 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687089272422 2023.06.18 14:54:32)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 8f8f8e81dad9db998d809fd5dd888f898c888f898c)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1169          1687089273744 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687089273745 2023.06.18 14:54:33)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code b0b1bfe4e5e6e7a7b5e3a2ebe4b6b3b7b4b6b9b6e6)
	(_ent
		(_time 1687084080095)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1024)))))
		(_cnst(_int MEM 2 0 18(_arch((0(_string \"00000000000000000000000000001111"\))(1(_string \"00000000000000000000000001011100"\))(2(_string \"00000000000000000000000001001101"\))(_others(_string \"11111111111111111111111111111111"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 2257          1687089275198 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687089275199 2023.06.18 14:54:35)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 5d5d0e5f0b0a5f4b5c0d48060f5a5e5b0b5a5f5a5d)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000046 55 1166          1687089759782 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687089759783 2023.06.18 15:02:39)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 4f1c474d4c1918584a1c5d141b494c484b49464919)
	(_ent
		(_time 1687084080095)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000001011100"\))((_string \"00000000000000000000000001001101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1166          1687089832989 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687089832990 2023.06.18 15:03:52)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 42121d4015141555471150191644414546444b4414)
	(_ent
		(_time 1687084080095)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000001011100"\))((_string \"00000000000000000000000001001101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1166          1687090035010 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687090035011 2023.06.18 15:07:15)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 61666c61353736766432733a356762666567686737)
	(_ent
		(_time 1687084080095)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000001011100"\))((_string \"00000000000000000000000001001101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 904           1687090152429 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687090152430 2023.06.18 15:09:12)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 0f5d58095d585f190b081d505a090e090b090b090a)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 2257          1687090167576 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687090167577 2023.06.18 15:09:27)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 434512404214415542135618114440451544414443)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 2257          1687090177993 structure
(_unit VHDL(processor 0 5(structure 0 12))
	(_version vef)
	(_time 1687090177994 2023.06.18 15:09:37)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code eae9e8b8b9bde8fcebbaffb1b8ede9ecbcede8edea)
	(_ent
		(_time 1687086597095)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 17(_ent (_in))))
				(_port(_int add_output 2 0 18(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 26(_ent (_in))))
				(_port(_int reset -1 0 27(_ent (_in))))
				(_port(_int data_in 3 0 28(_ent (_in))))
				(_port(_int data_out 3 0 29(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 35(_ent (_in))))
				(_port(_int Instr 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 45(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 47(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 49(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 6(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 17(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 28(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 35(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 5 0 40(_arch(_uni))))
		(_sig(_int adder_out 5 0 40(_arch(_uni))))
		(_sig(_int pc_out 5 0 40(_arch(_uni))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 1510          1687092434576 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687092434577 2023.06.18 15:47:14)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code bbeeb8efecece8adb0eea8e0eebdbebcb9bdbdbdb2)
	(_ent
		(_time 1687092434574)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1903          1687103201922 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687103201923 2023.06.18 18:46:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code abfbfefcaafdfabda8afe8f0ffadaaadf8acaeadaa)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(5)(6)(7)(2)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000050 55 4751          1687103896632 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687103896633 2023.06.18 18:58:16)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 5a545d58090d584c5c594f01085d595c0c5d585d5a)
	(_ent
		(_time 1687103793186)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 89(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 91(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 94(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(Instr))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 97(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(regWr))
			((RA)(Instr(d_26_22)))
			((RB)(Instr(d_16_12)))
			((RW)(Instr(d_21_17)))
			((BUSA)(busA))
			((BUSB)(busB))
			((BUSW)(busW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 98(_comp ALUControl)
		(_port
			((ALUType)(Instr(d_2_1)))
			((Funct)(Instr(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_implicit)
			(_port
				((ALUType)(ALUType))
				((Funct)(Funct))
				((ALUOP)(ALUOP))
			)
		)
	)
	(_inst ALU_block 0 99(_comp ALU)
		(_port
			((a)(busA))
			((b)(busB))
			((ALUOP)(ALUOPTemp))
			((rslt)(busW))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_port(_int regWr -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 12 0 83(_arch(_uni))))
		(_sig(_int adder_out 12 0 83(_arch(_uni))))
		(_sig(_int pc_out 12 0 83(_arch(_uni))))
		(_sig(_int busA 12 0 83(_arch(_uni))))
		(_sig(_int busB 12 0 83(_arch(_uni))))
		(_sig(_int busW 12 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 84(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 13 0 84(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_alias((adder_in)(pc_out)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 4801          1687103974400 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687103974401 2023.06.18 18:59:34)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 20742725227722362623357b722723267627222720)
	(_ent
		(_time 1687103793186)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 89(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 91(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 94(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 97(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(regWr))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busA))
			((BUSB)(busB))
			((BUSW)(busW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 98(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_implicit)
			(_port
				((ALUType)(ALUType))
				((Funct)(Funct))
				((ALUOP)(ALUOP))
			)
		)
	)
	(_inst ALU_block 0 99(_comp ALU)
		(_port
			((a)(busA))
			((b)(busB))
			((ALUOP)(ALUOPTemp))
			((rslt)(busW))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_port(_int regWr -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 12 0 83(_arch(_uni))))
		(_sig(_int adder_out 12 0 83(_arch(_uni))))
		(_sig(_int pc_out 12 0 83(_arch(_uni))))
		(_sig(_int busA 12 0 83(_arch(_uni))))
		(_sig(_int busB 12 0 83(_arch(_uni))))
		(_sig(_int busW 12 0 83(_arch(_uni))))
		(_sig(_int InstrT 12 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 84(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 13 0 84(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_alias((adder_in)(pc_out)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 1025          1687104002727 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687104002728 2023.06.18 19:00:02)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code c8cdcc9d939e99deca9a8e92cccfcccfcace9ece9b)
	(_ent
		(_time 1687104002724)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(770)
		(131842)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(131586)
		(197122)
		(197378)
		(526344)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 4722          1687104006712 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687104006713 2023.06.18 19:00:06)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 585b5d5a520f5a4e5e5b4d030a5f5b5e0e5f5a5f58)
	(_ent
		(_time 1687103793186)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 89(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 91(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 94(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 97(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(regWr))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busA))
			((BUSB)(busB))
			((BUSW)(busW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 98(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 99(_comp ALU)
		(_port
			((a)(busA))
			((b)(busB))
			((ALUOP)(ALUOPTemp))
			((rslt)(busW))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_port(_int regWr -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 12 0 83(_arch(_uni))))
		(_sig(_int adder_out 12 0 83(_arch(_uni))))
		(_sig(_int pc_out 12 0 83(_arch(_uni))))
		(_sig(_int busA 12 0 83(_arch(_uni))))
		(_sig(_int busB 12 0 83(_arch(_uni))))
		(_sig(_int busW 12 0 83(_arch(_uni))))
		(_sig(_int InstrT 12 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 84(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 13 0 84(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_alias((adder_in)(pc_out)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
V 000046 55 1166          1687104320946 Behav
(_unit VHDL(instructionmemory 0 6(behav 0 13))
	(_version vef)
	(_time 1687104320947 2023.06.18 19:05:20)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code d3d4da81858584c4d680c18887d5d0d4d7d5dad585)
	(_ent
		(_time 1687084080095)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 8(_ent(_in))))
		(_port(_int Instr 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000000000000000000000"\))((_string \"00000000000000000000000001011100"\))((_string \"00010000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 928           1687104323120 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687104323121 2023.06.18 19:05:23)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 4f49464d1a191b594d405f151d484f494c484f494c)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 904           1687104324720 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687104324721 2023.06.18 19:05:24)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 888fdf8684dfd89e8c8f9ad7dd8e898e8c8e8c8e8d)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1903          1687104326770 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687104326771 2023.06.18 19:05:26)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 97939198c3c1c6819493d4ccc3919691c490929196)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(5)(6)(7)(2)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1025          1687104329279 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687104329280 2023.06.18 19:05:29)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 5b5e5b585a0d0a4d59091d015f5c5f5c595d0d5d08)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(770)
		(131842)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(131586)
		(197122)
		(197378)
		(526344)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 4722          1687104335573 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687104335574 2023.06.18 19:05:35)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 030052040254011505001658510400055504010403)
	(_ent
		(_time 1687103793186)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 89(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 91(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 94(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 97(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(regWr))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busA))
			((BUSB)(busB))
			((BUSW)(busW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 98(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 99(_comp ALU)
		(_port
			((a)(busA))
			((b)(busB))
			((ALUOP)(ALUOPTemp))
			((rslt)(busW))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_port(_int regWr -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 83(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 12 0 83(_arch(_uni))))
		(_sig(_int adder_out 12 0 83(_arch(_uni))))
		(_sig(_int pc_out 12 0 83(_arch(_uni))))
		(_sig(_int busA 12 0 83(_arch(_uni))))
		(_sig(_int busB 12 0 83(_arch(_uni))))
		(_sig(_int busW 12 0 83(_arch(_uni))))
		(_sig(_int InstrT 12 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 84(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 13 0 84(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 0 92(_assignment(_alias((adder_in)(pc_out)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000046 55 1738          1687110922464 behav
(_unit VHDL(datamemory 0 8(behav 0 23))
	(_version vef)
	(_time 1687110922465 2023.06.18 20:55:22)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 0e5b59085a585e180c0c4a545a085a0858090c0907)
	(_ent
		(_time 1687110912354)
	)
	(_object
		(_gen(_int width -1 0 9 \32\ (_ent gms((i 32)))))
		(_gen(_int depth -1 0 10 \4096\ (_ent((i 4096)))))
		(_gen(_int addr -1 0 11 \32\ (_ent gms((i 32)))))
		(_port(_int clk -2 0 12(_ent(_in)(_event))))
		(_port(_int Read -2 0 13(_ent(_in))))
		(_port(_int Write -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{addr-1~downto~0}~12 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 16(_array -2((_dto c 3 i 0)))))
		(_port(_int Data_in 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~122 0 17(_array -2((_dto c 4 i 0)))))
		(_port(_int Data_out 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 28(_array -2((_dto c 5 i 0)))))
		(_type(_int ram_type 0 27(_array 3((_to i 0 c 6)))))
		(_sig(_int tmp_ram 4 0 29(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__46(_arch 1 0 46(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 7 -1)
)
I 000051 55 724           1687111263356 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 0 11))
	(_version vef)
	(_time 1687111263357 2023.06.18 21:01:03)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code a9f9abffa5fff5baabf8b1f6f9affdaeacaea1aaab)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2081          1687116779613 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687116779614 2023.06.18 22:32:59)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 8387858d81d4de95d58090d98485d68487848185d5)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000052 55 2081          1687116784900 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687116784901 2023.06.18 22:33:04)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 24267020217379327227377e232271232023262272)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000052 55 2081          1687116791562 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687116791563 2023.06.18 22:33:11)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 34373131316369226237276e333261333033363262)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 829           1687117012196 Behavioral
(_unit VHDL(extender 0 5(behavioral 0 10))
	(_version vef)
	(_time 1687117012197 2023.06.18 22:36:52)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 05510802085355130102405f50030002070300020d)
	(_ent
		(_time 1687117012189)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 6(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 886           1687117244260 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687117244261 2023.06.18 22:40:44)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 8381848c88d5d3958782c6d9d6858684818586848b)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
		(50529027 50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 876           1687117267071 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687117267072 2023.06.18 22:41:07)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code a0aff7f6a8f6f0b6a4a1e5faf5a6a5a7a2a6a5a7a8)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 876           1687117330677 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687117330678 2023.06.18 22:42:10)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 1916181f184f490f1d185c434c1f1c1e1b1f1c1e11)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 876           1687117333689 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687117333690 2023.06.18 22:42:13)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code e1eeb2b3e8b7b1f7e5e0a4bbb4e7e4e6e3e7e4e6e9)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 745           1687118400512 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 10))
	(_version vef)
	(_time 1687118400513 2023.06.18 23:00:00)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 1d4e4e1b4c4b410e1f4c05424d1b491a181a151e1f)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 1 13(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 745           1687118407436 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687118407437 2023.06.18 23:00:07)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 3731613335616b2435662f686731633032303f3435)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000050 55 6955          1687118687334 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687118687335 2023.06.18 23:04:47)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 898a8e8682de8b9f8d8b9cd2db8e8a8fdf8e8b8e89)
	(_ent
		(_time 1687103793186)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 12 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 13 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 16 0 100(_ent (_in))))
				(_port(_int B 16 0 101(_ent (_in))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 14 0 92(_ent (_in))))
				(_port(_int Funct 15 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 113(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 115(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 118(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 120(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(regWr))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 122(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 124(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(busWT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 126(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 128(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 130(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_port(_int regWr -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 106(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 106(_arch(_uni))))
		(_sig(_int adder_out 17 0 106(_arch(_uni))))
		(_sig(_int pc_out 17 0 106(_arch(_uni))))
		(_sig(_int busAT 17 0 106(_arch(_uni))))
		(_sig(_int busBT 17 0 106(_arch(_uni))))
		(_sig(_int busWT 17 0 106(_arch(_uni))))
		(_sig(_int InstrT 17 0 106(_arch(_uni))))
		(_sig(_int ExtOut 17 0 106(_arch(_uni))))
		(_sig(_int ALUINB 17 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 107(_arch(_uni))))
		(_sig(_int RegWrT -1 0 108(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 108(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 108(_arch(_uni))))
		(_sig(_int MemRdT -1 0 108(_arch(_uni))))
		(_sig(_int MemWrT -1 0 108(_arch(_uni))))
		(_sig(_int WBdataT -1 0 108(_arch(_uni))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_alias((adder_in)(pc_out)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 876           1687119190259 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687119190260 2023.06.18 23:13:10)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 13431215184543051712564946151614111516141b)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1025          1687119190293 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687119190294 2023.06.18 23:13:10)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 336336366365622531617569373437343135653560)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(770)
		(131842)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(131586)
		(197122)
		(197378)
		(526344)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 7263          1687119190337 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687119190338 2023.06.18 23:13:10)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 61306560623663776a61743a336662673766636661)
	(_ent
		(_time 1687103793186)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 12 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 13 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 16 0 100(_ent (_in))))
				(_port(_int B 16 0 101(_ent (_in))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 14 0 92(_ent (_in))))
				(_port(_int Funct 15 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 127(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 129(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 132(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 134(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(regWr))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 136(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 138(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 140(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 142(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 144(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst MEMmux_block 0 148(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_port(_int regWr -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 120(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 120(_arch(_uni))))
		(_sig(_int adder_out 17 0 120(_arch(_uni))))
		(_sig(_int pc_out 17 0 120(_arch(_uni))))
		(_sig(_int busAT 17 0 120(_arch(_uni))))
		(_sig(_int busBT 17 0 120(_arch(_uni))))
		(_sig(_int busWT 17 0 120(_arch(_uni))))
		(_sig(_int InstrT 17 0 120(_arch(_uni))))
		(_sig(_int ExtOut 17 0 120(_arch(_uni))))
		(_sig(_int ALUINB 17 0 120(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 120(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 120(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 121(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 121(_arch(_uni))))
		(_sig(_int RegWrT -1 0 122(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 122(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 122(_arch(_uni))))
		(_sig(_int MemRdT -1 0 122(_arch(_uni))))
		(_sig(_int MemWrT -1 0 122(_arch(_uni))))
		(_sig(_int WBdataT -1 0 122(_arch(_uni))))
		(_prcs
			(line__130(_arch 0 0 130(_assignment(_alias((adder_in)(pc_out)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 1172          1687119256037 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687119256038 2023.06.18 23:14:16)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 0959050f555f5e1e0c5d1b525d0f0a0e0d0f000f5f)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000046 55 1439          1687119463912 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687119463913 2023.06.18 23:17:43)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 0c08090a5e5a5c1a0e0b4856580a580a5a0b0e0b05)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int tmp_ram 2 0 26(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__43(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000050 55 7899          1687119759621 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687119759622 2023.06.18 23:22:39)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 326436363265302439322769603531346435303532)
	(_ent
		(_time 1687103793186)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 12 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 13 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 16 0 100(_ent (_in))))
				(_port(_int B 16 0 101(_ent (_in))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 14 0 92(_ent (_in))))
				(_port(_int Funct 15 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 17 0 111(_ent (_in))))
				(_port(_int Data_in 17 0 112(_ent (_in))))
				(_port(_int Data_out 17 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(regWr))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_port(_int regWr -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 18 0 117(_arch(_uni))))
		(_sig(_int adder_out 18 0 117(_arch(_uni))))
		(_sig(_int pc_out 18 0 117(_arch(_uni))))
		(_sig(_int busAT 18 0 117(_arch(_uni))))
		(_sig(_int busBT 18 0 117(_arch(_uni))))
		(_sig(_int busWT 18 0 117(_arch(_uni))))
		(_sig(_int InstrT 18 0 117(_arch(_uni))))
		(_sig(_int ExtOut 18 0 117(_arch(_uni))))
		(_sig(_int ALUINB 18 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 18 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 18 0 117(_arch(_uni))))
		(_sig(_int DMemOut 18 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 19 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 1172          1687119782740 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687119782741 2023.06.18 23:23:02)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 78282479252e2f6f7d2c6a232c7e7b7f7c7e717e2e)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000046 55 1439          1687119782793 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687119782794 2023.06.18 23:23:02)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code b6e6e7e2b1e0e6a0b4b1f2ece2b0e2b0e0b1b4b1bf)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int tmp_ram 2 0 26(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__43(_arch 1 0 43(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000050 55 7899          1687119782833 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687119782834 2023.06.18 23:23:02)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code d5848086d282d7c3ded5c08e87d2d6d383d2d7d2d5)
	(_ent
		(_time 1687103793186)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 12 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 13 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 16 0 100(_ent (_in))))
				(_port(_int B 16 0 101(_ent (_in))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 14 0 92(_ent (_in))))
				(_port(_int Funct 15 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 17 0 111(_ent (_in))))
				(_port(_int Data_in 17 0 112(_ent (_in))))
				(_port(_int Data_out 17 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(regWr))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_port(_int regWr -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 18 0 117(_arch(_uni))))
		(_sig(_int adder_out 18 0 117(_arch(_uni))))
		(_sig(_int pc_out 18 0 117(_arch(_uni))))
		(_sig(_int busAT 18 0 117(_arch(_uni))))
		(_sig(_int busBT 18 0 117(_arch(_uni))))
		(_sig(_int busWT 18 0 117(_arch(_uni))))
		(_sig(_int InstrT 18 0 117(_arch(_uni))))
		(_sig(_int ExtOut 18 0 117(_arch(_uni))))
		(_sig(_int ALUINB 18 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 18 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 18 0 117(_arch(_uni))))
		(_sig(_int DMemOut 18 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 19 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(4))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 7858          1687119896593 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687119896594 2023.06.18 23:24:56)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 3b6e693f6b6c392d303b2e60693c383d6d3c393c3b)
	(_ent
		(_time 1687119880135)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 12 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 13 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 16 0 100(_ent (_in))))
				(_port(_int B 16 0 101(_ent (_in))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 14 0 92(_ent (_in))))
				(_port(_int Funct 15 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 17 0 111(_ent (_in))))
				(_port(_int Data_in 17 0 112(_ent (_in))))
				(_port(_int Data_out 17 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 18 0 117(_arch(_uni))))
		(_sig(_int adder_out 18 0 117(_arch(_uni))))
		(_sig(_int pc_out 18 0 117(_arch(_uni))))
		(_sig(_int busAT 18 0 117(_arch(_uni))))
		(_sig(_int busBT 18 0 117(_arch(_uni))))
		(_sig(_int busWT 18 0 117(_arch(_uni))))
		(_sig(_int InstrT 18 0 117(_arch(_uni))))
		(_sig(_int ExtOut 18 0 117(_arch(_uni))))
		(_sig(_int ALUINB 18 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 18 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 18 0 117(_arch(_uni))))
		(_sig(_int DMemOut 18 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 19 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 1172          1687120368431 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687120368432 2023.06.18 23:32:48)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 4f1c134d4c1918584a1b5d141b494c484b49464919)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000050 55 7858          1687120374348 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687120374349 2023.06.18 23:32:54)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 71767471722673677a71642a237672772776737671)
	(_ent
		(_time 1687119880135)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 1 0 28(_ent (_in))))
				(_port(_int add_output 2 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 3 0 39(_ent (_in))))
				(_port(_int data_out 3 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 4 0 46(_ent (_in))))
				(_port(_int Instr 4 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 5 0 56(_ent (_in))))
				(_port(_int RB 5 0 57(_ent (_in))))
				(_port(_int RW 5 0 58(_ent (_in))))
				(_port(_int BUSA 6 0 59(_ent (_out))))
				(_port(_int BUSB 6 0 60(_ent (_out))))
				(_port(_int BUSW 6 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 9 0 78(_ent (_in))))
				(_port(_int Funct 10 0 79(_ent (_in))))
				(_port(_int ALUOP 11 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 7 0 68(_ent (_in))))
				(_port(_int b 7 0 69(_ent (_in))))
				(_port(_int ALUOP 8 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 7 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 12 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 13 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 16 0 100(_ent (_in))))
				(_port(_int B 16 0 101(_ent (_in))))
				(_port(_int O 16 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 14 0 92(_ent (_in))))
				(_port(_int Funct 15 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 17 0 111(_ent (_in))))
				(_port(_int Data_in 17 0 112(_ent (_in))))
				(_port(_int Data_out 17 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 17(_array -1((_dto i 31 i 0)))))
		(_port(_int Instr 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 18 0 117(_arch(_uni))))
		(_sig(_int adder_out 18 0 117(_arch(_uni))))
		(_sig(_int pc_out 18 0 117(_arch(_uni))))
		(_sig(_int busAT 18 0 117(_arch(_uni))))
		(_sig(_int busBT 18 0 117(_arch(_uni))))
		(_sig(_int busWT 18 0 117(_arch(_uni))))
		(_sig(_int InstrT 18 0 117(_arch(_uni))))
		(_sig(_int ExtOut 18 0 117(_arch(_uni))))
		(_sig(_int ALUINB 18 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 18 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 18 0 117(_arch(_uni))))
		(_sig(_int DMemOut 18 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 19 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 7731          1687120447230 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687120447231 2023.06.18 23:34:07)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 2c292e297d7b2e3a272c39777e2b2f2a7a2b2e2b2c)
	(_ent
		(_time 1687120447228)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 7731          1687120458546 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687120458547 2023.06.18 23:34:18)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 5c5f095e0d0b5e4a575c49070e5b5f5a0a5b5e5b5c)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000046 55 1632          1687121508331 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687121508332 2023.06.18 23:51:48)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 1112161611474107131f554b451745174716131618)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00100010001000100010001000100010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000046 55 1632          1687121535983 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687121535984 2023.06.18 23:52:15)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 1a4e481d4a4c4a0c18145e404e1c4e1c4c1d181d13)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00100010001000100010001000100010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000046 55 1632          1687121538270 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687121538271 2023.06.18 23:52:18)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 03560f0501555315010d475957055705550401040a)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00100010001000100010001000100010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000050 55 7731          1687121543619 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687121543620 2023.06.18 23:52:23)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code e3b0b0b1e2b4e1f5e8e3f6b8b1e4e0e5b5e4e1e4e3)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 1172          1687121625123 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687121625124 2023.06.18 23:53:45)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 4e49154c4e1819594b1a5c151a484d494a48474818)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000045 55 821           1687121634001 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687121634002 2023.06.18 23:53:54)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code f9fca9a9f5aeaeefafa9eda3adfefbfafbfef1fafd)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687121634038 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687121634039 2023.06.18 23:53:54)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 191d4c1e134f4d0f1b1609434b1e191f1a1e191f1a)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1172          1687121634067 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687121634068 2023.06.18 23:53:54)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 383d643d656e6f2f3d6c2a636c3e3b3f3c3e313e6e)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000050 55 7731          1687121634091 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687121634092 2023.06.18 23:53:54)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 57530255520055415c57420c055054510150555057)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687121634120 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687121634121 2023.06.18 23:53:54)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 767322777421266072716429237077707270727073)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1510          1687121634188 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687121634189 2023.06.18 23:53:54)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code b5b1e2e1b5e2e6a3bee0a6eee0b3b0b2b7b3b3b3bc)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1903          1687121634253 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687121634254 2023.06.18 23:53:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f3f6a7a3a3a5a2e5f0f7b0a8a7f5f2f5a0f4f6f5f2)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(5)(6)(7)(2)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1025          1687121634324 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687121634325 2023.06.18 23:53:54)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 41441643131710574313071b454645464347174712)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(770)
		(131842)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(131586)
		(197122)
		(197378)
		(526344)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1632          1687121634357 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687121634358 2023.06.18 23:53:54)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 6164336161373177636f253b356735673766636668)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00100010001000100010001000100010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000051 55 745           1687121634396 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687121634397 2023.06.18 23:53:54)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 8085828f85d6dc9382d198dfd086d4878587888382)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2081          1687121634448 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687121634449 2023.06.18 23:53:54)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code bebbbceaeae9e3a8e8bdade4b9b8ebb9bab9bcb8e8)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687121634528 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687121634529 2023.06.18 23:53:54)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 0d0f080a515b5d1b090c4857580b080a0f0b080a05)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 7731          1687121848528 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687121848529 2023.06.18 23:57:28)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code fdf2feacabaaffebf6fde8a6affafefbabfafffafd)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 7731          1687121850302 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687121850303 2023.06.18 23:57:30)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code e2edb3b0e2b5e0f4e9e2f7b9b0e5e1e4b4e5e0e5e2)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 7731          1687121853637 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687121853638 2023.06.18 23:57:33)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code f2fcf5a3f2a5f0e4f9f2e7a9a0f5f1f4a4f5f0f5f2)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 7731          1687121854815 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687121854816 2023.06.18 23:57:34)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 8688d58982d184908d8693ddd4818580d081848186)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 7731          1687121856168 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687121856169 2023.06.18 23:57:36)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code d583d486d282d7c3ded5c08e87d2d6d383d2d7d2d5)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000050 55 7731          1687121857489 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687121857490 2023.06.18 23:57:37)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code f6a0f0a7f2a1f4e0fdf6e3ada4f1f5f0a0f1f4f1f6)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 1172          1687121864266 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687121864267 2023.06.18 23:57:44)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 73267b7225252464762761282775707477757a7525)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000046 55 1632          1687121864290 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687121864291 2023.06.18 23:57:44)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 83d6868d81d5d395818dc7d9d785d785d58481848a)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00100010001000100010001000100010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(3(d_15_0))(6))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000051 55 1157          1687122162413 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687122162414 2023.06.19 00:02:42)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 10124c17454647071544024b441613171416191646)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000050 55 7731          1687122186951 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687122186952 2023.06.19 00:03:06)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code f2a4a6a3f2a5f0e4f9f2e7a9a0f5f1f4a4f5f0f5f2)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp InstructionMemory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . InstructionMemory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 1157          1687122194231 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687122194232 2023.06.19 00:03:14)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 64313c64353233736130763f3062676360626d6232)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1157          1687122402810 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687122402811 2023.06.19 00:06:42)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 26762622757071312372347d7220252122202f2070)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000050 55 7734          1687122518121 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687122518122 2023.06.19 00:08:38)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 96c3c49892c194809d9683cdc4919590c091949196)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000045 55 821           1687122525884 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687122525885 2023.06.19 00:08:45)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code dc8ed18e8a8b8bca8a8cc88688dbdedfdedbd4dfd8)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687122525919 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687122525920 2023.06.19 00:08:45)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code fcaff5acacaaa8eafef3eca6aefbfcfafffbfcfaff)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1157          1687122525954 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687122525955 2023.06.19 00:08:45)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 2a78722e2e7c7d3d2f7e38717e2c292d2e2c232c7c)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000050 55 7734          1687122525999 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687122526000 2023.06.19 00:08:45)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 590a085b520e5b4f52594c020b5e5a5f0f5e5b5e59)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687122526030 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687122526031 2023.06.19 00:08:46)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 792b2978742e296f7d7e6b262c7f787f7d7f7d7f7c)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1510          1687122526057 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687122526058 2023.06.19 00:08:46)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 98cbcb9795cfcb8e93cd8bc3cd9e9d9f9a9e9e9e91)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1903          1687122526079 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687122526080 2023.06.19 00:08:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 98cac897c3cec98e9b9cdbc3cc9e999ecb9f9d9e99)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(5)(6)(7)(2)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1025          1687122526118 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687122526119 2023.06.19 00:08:46)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code c7959792939196d1c595819dc3c0c3c0c5c191c194)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(770)
		(131842)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(131586)
		(197122)
		(197378)
		(526344)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1632          1687122526152 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687122526153 2023.06.19 00:08:46)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code e6b4b3b5e1b0b6f0e4e8a2bcb2e0b2e0b0e1e4e1ef)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00100010001000100010001000100010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000051 55 745           1687122526171 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687122526172 2023.06.19 00:08:46)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 055703020553591607541d5a5503510200020d0607)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2081          1687122526197 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687122526198 2023.06.19 00:08:46)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 15471312114248034316064f121340121112171343)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687122526237 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687122526238 2023.06.19 00:08:46)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 44161347481214524045011e11424143464241434c)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1157          1687198603150 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687198603151 2023.06.19 21:16:43)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code aefaa5f9aef8f9b9abfabcf5faa8ada9aaa8a7a8f8)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000045 55 821           1687198607836 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687198607837 2023.06.19 21:16:47)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code fda8fdadacaaaaebabade9a7a9fafffefffaf5fef9)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687198607878 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687198607879 2023.06.19 21:16:47)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 2c7829287c7a783a2e233c767e2b2c2a2f2b2c2a2f)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1157          1687198607927 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687198607928 2023.06.19 21:16:47)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 5b0e57585c0d0c4c5e0f49000f5d585c5f5d525d0d)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000050 55 7734          1687198607951 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687198607952 2023.06.19 21:16:47)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7a2e7f7a292d786c717a6f21287d797c2c7d787d7a)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687198607998 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687198607999 2023.06.19 21:16:47)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code a9fcadfea4fef9bfadaebbf6fcafa8afadafadafac)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1510          1687198608039 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687198608040 2023.06.19 21:16:48)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code c99dce9cc59e9adfc29cda929ccfcccecbcfcfcfc0)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1903          1687198608071 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687198608072 2023.06.19 21:16:48)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e8bdecbbb3beb9feebecabb3bceee9eebbefedeee9)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(5)(6)(7)(2)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1025          1687198608119 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687198608120 2023.06.19 21:16:48)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 26732122737077302474607c222122212420702075)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(770)
		(131842)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(131586)
		(197122)
		(197378)
		(526344)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1632          1687198608159 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687198608160 2023.06.19 21:16:48)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 46134444411016504448021c12401240104144414f)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00100010001000100010001000100010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000051 55 745           1687198608207 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687198608208 2023.06.19 21:16:48)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 742126747522286776256c2b2472207371737c7776)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2081          1687198608276 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687198608277 2023.06.19 21:16:48)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code c3969196c1949ed595c0d099c4c596c4c7c4c1c595)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687198608346 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687198608347 2023.06.19 21:16:48)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 01540306085751170500445b540704060307040609)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1157          1687198790900 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687198790901 2023.06.19 21:19:50)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 141b1d13454243031140064f4012171310121d1242)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000050 55 7734          1687198811581 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687198811582 2023.06.19 21:20:11)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code e3b1e3b1e2b4e1f5e8e3f6b8b1e4e0e5b5e4e1e4e3)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000046 55 1632          1687198814771 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687198814772 2023.06.19 21:20:14)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 57040754510107415559130d03510351015055505e)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
V 000051 55 1157          1687199383051 Behavioral
(_unit VHDL(instruction_memory 0 6(behavioral 0 11))
	(_version vef)
	(_time 1687199383052 2023.06.19 21:29:43)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 303f3035656667273564226b643633373436393666)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 12(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 12(_array 1((_to i 0 i 1024)))))
		(_cnst(_int code 2 0 13(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_arith.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(std_logic_arith))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000046 55 1167          1687199574703 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687199574704 2023.06.19 21:32:54)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code d8d6d48a858e8fcfdd8dca838cdedbdfdcded1de8e)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00000000000000000000000001001101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000045 55 821           1687199580349 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687199580350 2023.06.19 21:33:00)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e1eeb7b2e5b6b6f7b7b1f5bbb5e6e3e2e3e6e9e2e5)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687199580371 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687199580372 2023.06.19 21:33:00)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code f1ffa3a1f3a7a5e7f3fee1aba3f6f1f7f2f6f1f7f2)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1167          1687199580401 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687199580402 2023.06.19 21:33:00)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 101f4a17454647071545024b441613171416191646)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00000000000000000000000001001101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 7734          1687199580430 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687199580431 2023.06.19 21:33:00)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 2f217c2a7b782d39242f3a747d282c2979282d282f)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687199580455 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687199580456 2023.06.19 21:33:00)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 4e411c4c1f191e584a495c111b484f484a484a484b)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1510          1687199580486 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687199580487 2023.06.19 21:33:00)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 6e603f6e3e393d78653b7d353b686b696c68686867)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1903          1687199580508 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687199580509 2023.06.19 21:33:00)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7d722f7c7a2b2c6b7e793e26297b7c7b2e7a787b7c)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(5)(6)(7)(2)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1025          1687199580543 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687199580544 2023.06.19 21:33:00)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code aca3fefbacfafdbaaefeeaf6a8aba8abaeaafaaaff)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(770)
		(131842)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(131586)
		(197122)
		(197378)
		(526344)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1632          1687199580573 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687199580574 2023.06.19 21:33:00)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code bcb3ebe8eeeaecaabeb2f8e6e8bae8baeabbbebbb5)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000051 55 745           1687199580595 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687199580596 2023.06.19 21:33:00)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code dbd4dc888c8d87c8d98ac3848bdd8fdcdedcd3d8d9)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2081          1687199580615 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687199580616 2023.06.19 21:33:00)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code ebe4ecb8b8bcb6fdbde8f8b1ecedbeecefece9edbd)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687199580643 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687199580644 2023.06.19 21:33:00)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 0a055b0d535c5a1c0e0b4f505f0c0f0d080c0f0d02)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1025          1687200073877 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687200073878 2023.06.19 21:41:13)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code bcb8bee8bceaedaabdbffae6b8bbb8bbbebaeabaef)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(131842)
		(131586)
		(197122)
		(526344)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000045 55 821           1687200079855 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687200079856 2023.06.19 21:41:19)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 1d184b1a4c4a4a0b4b4d0947491a1f1e1f1a151e19)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687200079874 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687200079875 2023.06.19 21:41:19)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 2c287e287c7a783a2e233c767e2b2c2a2f2b2c2a2f)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1167          1687200079893 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687200079894 2023.06.19 21:41:19)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 3c3967393a6a6b2b39692e67683a3f3b383a353a6a)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00000000000000000000000001001101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 7734          1687200079908 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687200079909 2023.06.19 21:41:19)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 4c481e4f1d1b4e5a474c59171e4b4f4a1a4b4e4b4c)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687200079927 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687200079928 2023.06.19 21:41:19)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 5b5e08580d0c0b4d5f5c49040e5d5a5d5f5d5f5d5e)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1510          1687200079948 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687200079949 2023.06.19 21:41:19)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 6b6f3b6b3c3c387d603e78303e6d6e6c696d6d6d62)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1903          1687200079963 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687200079964 2023.06.19 21:41:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7a7f297b782c2b6c797e39212e7c7b7c297d7f7c7b)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(2)(5)(6)(7)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1025          1687200079975 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687200079976 2023.06.19 21:41:19)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 8a8fd98488dcdb9c8b89ccd08e8d8e8d888cdc8cd9)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(131842)
		(131586)
		(197122)
		(526344)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1632          1687200080002 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687200080003 2023.06.19 21:41:19)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code a9acfffea1fff9bfaba7edf3fdaffdafffaeabaea0)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(3(d_15_0))(6))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000051 55 745           1687200080035 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687200080036 2023.06.19 21:41:20)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code c9cccf9dc59f95dacb98d19699cf9dcecccec1cacb)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2081          1687200080062 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687200080063 2023.06.19 21:41:20)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code e8edeebbe1bfb5febeebfbb2efeebdefecefeaeebe)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687200080080 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687200080081 2023.06.19 21:41:20)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code e8edbfbae8beb8feece9adb2bdeeedefeaeeedefe0)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1167          1687200179748 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687200179749 2023.06.19 21:42:59)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 4f1a474d4c1918584a1a5d141b494c484b49464919)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000045 55 821           1687200188856 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687200188857 2023.06.19 21:43:08)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code d586d587d58282c38385c18f81d2d7d6d7d2ddd6d1)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687200188893 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687200188894 2023.06.19 21:43:08)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 0456010203525012060b145e560304020703040207)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1167          1687200188930 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687200188931 2023.06.19 21:43:08)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 23702f2775757434267631787725202427252a2575)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 7734          1687200188950 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687200188951 2023.06.19 21:43:08)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 336136373264312538332668613430356534313433)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687200188971 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687200188972 2023.06.19 21:43:08)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 52015651540502445655400d075453545654565457)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1510          1687200188993 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687200188994 2023.06.19 21:43:08)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 62306562653531746937713937646765606464646b)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1903          1687200189015 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687200189016 2023.06.19 21:43:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 81d2858fd3d7d0978285c2dad5878087d286848780)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(5)(6)(7)(2)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1025          1687200189030 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687200189031 2023.06.19 21:43:09)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 81d2858fd3d7d0978082c7db858685868387d787d2)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(131842)
		(131586)
		(197122)
		(526344)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1632          1687200189079 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687200189080 2023.06.19 21:43:09)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code b0e3b1e4b1e6e0a6b2bef4eae4b6e4b6e6b7b2b7b9)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000051 55 745           1687200189100 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687200189101 2023.06.19 21:43:09)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code cf9c9e9b9c9993dccd9ed7909fc99bc8cac8c7cccd)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2081          1687200189114 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687200189115 2023.06.19 21:43:09)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code df8c8e8d888882c989dccc85d8d98ad8dbd8ddd989)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687200189143 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687200189144 2023.06.19 21:43:09)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code feadfeafa3a8aee8faffbba4abf8fbf9fcf8fbf9f6)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 7734          1687245123746 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687245123747 2023.06.20 10:12:03)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code cfc09d9b9b98cdd9c4cfda949dc8ccc999c8cdc8cf)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000046 55 1167          1687245132231 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687245132232 2023.06.20 10:12:12)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code f4a3aea4a5a2a3e3f1a1e6afa0f2f7f3f0f2fdf2a2)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00110000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 1025          1687245132290 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687245132291 2023.06.20 10:12:12)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 237476277375723522206579272427242125752570)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(131842)
		(131586)
		(197122)
		(526344)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 7734          1687245359184 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687245359185 2023.06.20 10:15:59)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7d787e7d2b2a7f6b767d68262f7a7e7b2b7a7f7a7d)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000045 55 821           1687245712758 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687245712759 2023.06.20 10:21:52)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 97999b9895c0c081c1c783cdc390959495909f9493)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687245712794 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687245712795 2023.06.20 10:21:52)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code c6c9ce93c39092d0c4c9d69c94c1c6c0c5c1c6c0c5)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1167          1687245712842 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687245712843 2023.06.20 10:21:52)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code f5fbf4a5a5a3a2e2f0a0e7aea1f3f6f2f1f3fcf3a3)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000110100"\))((_string \"00110000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 7734          1687245712898 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687245712899 2023.06.20 10:21:52)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 242b2d21227326322f24317f762327227223262324)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000051 55 904           1687245712936 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687245712937 2023.06.20 10:21:52)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 535d5b50540403455754410c065552555755575556)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1510          1687245712990 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687245712991 2023.06.20 10:21:52)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 828d898c85d5d19489d791d9d7848785808484848b)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1903          1687245713019 Behavioral
(_unit VHDL(alu 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687245713020 2023.06.20 10:21:53)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a1afa9f6f3f7f0b7a2a5e2faf5a7a0a7f2a6a4a7a0)
	(_ent
		(_time 1687101929487)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 5(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 7(_ent(_in))))
		(_port(_int zero -1 0 8(_ent(_out))))
		(_port(_int rslt 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int rslt_sub 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_and 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int rslt_add 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int tmp_res 2 0 14(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_trgt(6))(_sens(0)(1)))))
			(line__20(_arch 1 0 20(_assignment(_trgt(7))(_sens(0)(1)))))
			(line__21(_arch 2 0 21(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__28(_arch 3 0 28(_assignment(_trgt(8))(_sens(5)(6)(7)(2)))))
			(line__33(_arch 4 0 33(_assignment(_trgt(3))(_sens(8)))))
			(line__34(_arch 5 0 34(_assignment(_alias((rslt)(tmp_res)))(_trgt(4))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(131842)
		(131586)
		(197122)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1025          1687245713039 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687245713040 2023.06.20 10:21:53)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code b1bfb9e5e3e7e0a7b0b2f7ebb5b6b5b6b3b7e7b7e2)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(131842)
		(131586)
		(197122)
		(526344)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1632          1687245713060 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687245713061 2023.06.20 10:21:53)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code d0dedd82d18680c6d2de948a84d684d686d7d2d7d9)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00110011001100110011001100110011"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__50(_arch 1 0 50(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(67372036 67372036 67372036 67372036 67372036 67372036 67372036 67372036)
	)
	(_model . behav 2 -1)
)
I 000051 55 745           1687245713089 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687245713090 2023.06.20 10:21:53)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code efe1b2bdbcb9b3fcedbef7b0bfe9bbe8eae8e7eced)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2081          1687245713117 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687245713118 2023.06.20 10:21:53)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code fff1a2afa8a8a2e9a9fceca5f8f9aaf8fbf8fdf9a9)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(50529027 770)
		(33751810 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687245713145 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687245713146 2023.06.20 10:21:53)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 1e104a1843484e081a1f5b444b181b191c181b1916)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 7734          1687245736545 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687245736546 2023.06.20 10:22:16)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 8cde8983dddb8e9a878c99d7de8b8f8ada8b8e8b8c)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000052 55 2099          1687246756003 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687246756004 2023.06.20 10:39:16)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code c9c89e9cc19e94df9fcada93cecf9ccecdcecbcf9f)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000046 55 1540          1687247477892 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687247477893 2023.06.20 10:51:17)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code acadaffbfefafcbaaea3e8f6f8aaf8aafaabaeaba5)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(3(d_15_0))(6))(_dssslsensitivity 2)(_mon))))
			(line__48(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000046 55 1540          1687247504703 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687247504704 2023.06.20 10:51:44)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 683b6c68613e387e6a672c323c6e3c6e3e6f6a6f61)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__48(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000046 55 1540          1687247506935 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687247506936 2023.06.20 10:51:46)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 13401e1411454305111c574947154715451411141a)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__38(_arch 0 0 38(_prcs(_trgt(5))(_sens(0)(1)(6)(3(d_15_0)))(_dssslsensitivity 2)(_mon))))
			(line__48(_arch 1 0 48(_prcs(_trgt(6))(_sens(0)(2)(3(d_15_0))(4))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000046 55 1541          1687247661306 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687247661307 2023.06.20 10:54:21)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 1a181a1d4a4c4a0c181c5e404e1c4e1c4c1d181d13)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000046 55 1541          1687247663700 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687247663701 2023.06.20 10:54:23)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 71732170712721677377352b257725772776737678)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000046 55 1541          1687247683222 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687247683223 2023.06.20 10:54:43)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code bcb3b1e8eeeaecaabebaf8e6e8bae8baeabbbebbb5)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 1351          1687248607704 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687248607705 2023.06.20 11:10:07)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f1a5f4a1a3a7a0e7f2f7b2aaa5f7f0f7a2f6f4f7f0)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000050 55 7734          1687248610869 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687248610870 2023.06.20 11:10:10)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 55015457520257435e55400e075256530352575255)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 37(_ent (_in))))
				(_port(_int reset -1 0 38(_ent (_in))))
				(_port(_int data_in 2 0 39(_ent (_in))))
				(_port(_int data_out 2 0 40(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 3 0 46(_ent (_in))))
				(_port(_int Instr 3 0 47(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 54(_ent (_in))))
				(_port(_int RegWr -1 0 55(_ent (_in))))
				(_port(_int RA 4 0 56(_ent (_in))))
				(_port(_int RB 4 0 57(_ent (_in))))
				(_port(_int RW 4 0 58(_ent (_in))))
				(_port(_int BUSA 5 0 59(_ent (_out))))
				(_port(_int BUSB 5 0 60(_ent (_out))))
				(_port(_int BUSW 5 0 61(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 8 0 78(_ent (_in))))
				(_port(_int Funct 9 0 79(_ent (_in))))
				(_port(_int ALUOP 10 0 80(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 6 0 68(_ent (_in))))
				(_port(_int b 6 0 69(_ent (_in))))
				(_port(_int ALUOP 7 0 70(_ent (_in))))
				(_port(_int zero -1 0 71(_ent (_out))))
				(_port(_int rslt 6 0 72(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 11 0 85(_ent (_in))))
				(_port(_int ExtOp -1 0 86(_ent (_in))))
				(_port(_int dout 12 0 87(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 99(_ent (_in))))
				(_port(_int A 15 0 100(_ent (_in))))
				(_port(_int B 15 0 101(_ent (_in))))
				(_port(_int O 15 0 102(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 13 0 92(_ent (_in))))
				(_port(_int Funct 14 0 93(_ent (_in))))
				(_port(_int RegWr -1 0 94(_ent (_out))))
				(_port(_int EXTOP -1 0 94(_ent (_out))))
				(_port(_int ALUSrc -1 0 94(_ent (_out))))
				(_port(_int MemRd -1 0 94(_ent (_out))))
				(_port(_int MemWr -1 0 94(_ent (_out))))
				(_port(_int WBdata -1 0 94(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 108(_ent (_in))))
				(_port(_int Read -1 0 109(_ent (_in))))
				(_port(_int Write -1 0 110(_ent (_in))))
				(_port(_int Address 16 0 111(_ent (_in))))
				(_port(_int Data_in 16 0 112(_ent (_in))))
				(_port(_int Data_out 16 0 113(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 124(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 126(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(adder_out))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 129(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 131(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 133(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 135(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 137(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 139(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 141(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 144(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 147(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 39(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 56(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 59(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 68(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 70(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 78(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1310 0 79(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 85(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1314 0 87(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 100(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1322 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 117(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 17 0 117(_arch(_uni))))
		(_sig(_int adder_out 17 0 117(_arch(_uni))))
		(_sig(_int pc_out 17 0 117(_arch(_uni))))
		(_sig(_int busAT 17 0 117(_arch(_uni))))
		(_sig(_int busBT 17 0 117(_arch(_uni))))
		(_sig(_int busWT 17 0 117(_arch(_uni))))
		(_sig(_int InstrT 17 0 117(_arch(_uni))))
		(_sig(_int ExtOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUINB 17 0 117(_arch(_uni))))
		(_sig(_int MemMuxOut 17 0 117(_arch(_uni))))
		(_sig(_int ALUOUT 17 0 117(_arch(_uni))))
		(_sig(_int DMemOut 17 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1326 0 118(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 18 0 118(_arch(_uni))))
		(_sig(_int RegWrT -1 0 119(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 119(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 119(_arch(_uni))))
		(_sig(_int MemRdT -1 0 119(_arch(_uni))))
		(_sig(_int MemWrT -1 0 119(_arch(_uni))))
		(_sig(_int WBdataT -1 0 119(_arch(_uni))))
		(_prcs
			(line__127(_arch 0 0 127(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structure 1 -1)
)
I 000052 55 2099          1687248615389 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687248615390 2023.06.20 11:10:15)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code f8aaaea8f1afa5eeaefbeba2fffeadfffcfffafeae)
	(_ent
		(_time 1687115716616)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 1025          1687248615449 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687248615450 2023.06.20 11:10:15)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 37653532636166213634716d333033303531613164)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(131842)
		(131586)
		(197122)
		(526344)
		(131843)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 2143          1687271038090 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 15))
	(_version vef)
	(_time 1687271038091 2023.06.20 17:23:58)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code a7f7f4f0a1f0fab1f1a6b4fda0a1f2a0a3a0a5a1f1)
	(_ent
		(_time 1687271038088)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(9)(8))(_sens(0)(1)))))
			(line__53(_arch 1 0 53(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(9(0))))))
			(line__54(_arch 2 0 54(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(9(1))))))
			(line__55(_arch 3 0 55(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(9(2))))))
			(line__56(_arch 4 0 56(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(9(3))))))
			(line__57(_arch 5 0 57(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(9(4))))))
			(line__58(_arch 6 0 58(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(9(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 891           1687271930782 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687271930783 2023.06.20 17:38:50)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code b7b8e5e2b5e1eba4b5b7afe8e7b1e3b0b2b0bfb4b4)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000052 55 2143          1687271999247 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 15))
	(_version vef)
	(_time 1687271999248 2023.06.20 17:39:59)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 2c7b7a287e7b713a7d233f762b2a792b282b2e2a7a)
	(_ent
		(_time 1687271038087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(8)(9))(_sens(0)(1)))))
			(line__71(_arch 1 0 71(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(9(0))))))
			(line__72(_arch 2 0 72(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(9(1))))))
			(line__73(_arch 3 0 73(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(9(2))))))
			(line__74(_arch 4 0 74(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(9(3))))))
			(line__75(_arch 5 0 75(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(9(4))))))
			(line__76(_arch 6 0 76(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(9(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
	)
	(_model . MainControl 7 -1)
)
I 000050 55 8904          1687272830606 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687272830607 2023.06.20 17:53:50)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code aba9aafdfbfca9bda1abbef0f9aca8adfdaca9acab)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 17 0 111(_ent (_in))))
				(_port(_int B 17 0 112(_ent (_in))))
				(_port(_int O 17 0 113(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
				(_port(_int PCSrc 15 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 119(_ent (_in))))
				(_port(_int Read -1 0 120(_ent (_in))))
				(_port(_int Write -1 0 121(_ent (_in))))
				(_port(_int Address 18 0 122(_ent (_in))))
				(_port(_int Data_in 18 0 123(_ent (_in))))
				(_port(_int Data_out 18 0 124(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 136(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 138(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 141(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 143(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 145(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 147(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 149(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 151(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 153(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 156(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 159(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 162(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(addr32_pc_next))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 128(_array -1((_dto i 31 i 0)))))
		(_sig(_int adder_in 19 0 128(_arch(_uni))))
		(_sig(_int addr32_pc_next 19 0 128(_arch(_uni))))
		(_sig(_int adder_out 19 0 128(_arch(_uni))))
		(_sig(_int pc_out 19 0 128(_arch(_uni))))
		(_sig(_int pc_in 19 0 128(_arch(_uni))))
		(_sig(_int busAT 19 0 128(_arch(_uni))))
		(_sig(_int busBT 19 0 128(_arch(_uni))))
		(_sig(_int busWT 19 0 128(_arch(_uni))))
		(_sig(_int InstrT 19 0 128(_arch(_uni))))
		(_sig(_int ExtOut 19 0 128(_arch(_uni))))
		(_sig(_int ALUINB 19 0 128(_arch(_uni))))
		(_sig(_int MemMuxOut 19 0 128(_arch(_uni))))
		(_sig(_int ALUOUT 19 0 128(_arch(_uni))))
		(_sig(_int DMemOut 19 0 128(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 129(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 20 0 129(_arch(_uni))))
		(_sig(_int RegWrT -1 0 130(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 130(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 130(_arch(_uni))))
		(_sig(_int MemRdT -1 0 130(_arch(_uni))))
		(_sig(_int MemWrT -1 0 130(_arch(_uni))))
		(_sig(_int WBdataT -1 0 130(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 131(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 21 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((adder_in)(pc_out)))(_trgt(2))(_sens(5)))))
			(line__160(_arch 1 0 160(_assignment(_trgt(3))(_sens(5)(10(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . structure 2 -1)
)
I 000051 55 845           1687280477698 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687280477699 2023.06.20 20:01:17)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 21272224227674377525327b782720272527252724)
	(_ent
		(_time 1687280477696)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000050 55 9416          1687280963739 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687280963740 2023.06.20 20:09:23)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code c0c19294c297c2d69295d59b92c7c3c696c7c2c7c0)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 17 0 111(_ent (_in))))
				(_port(_int B 17 0 112(_ent (_in))))
				(_port(_int O 17 0 113(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
				(_port(_int PCSrc 15 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 119(_ent (_in))))
				(_port(_int Read -1 0 120(_ent (_in))))
				(_port(_int Write -1 0 121(_ent (_in))))
				(_port(_int Address 18 0 122(_ent (_in))))
				(_port(_int Data_in 18 0 123(_ent (_in))))
				(_port(_int Data_out 18 0 124(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 144(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 147(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 151(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 154(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 157(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 160(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 163(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 166(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 169(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 172(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 175(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 181(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 184(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 111(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 136(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 20 0 136(_arch(_uni))))
		(_sig(_int adder_in 20 0 136(_arch(_uni))))
		(_sig(_int addr32_pc_next 20 0 136(_arch(_uni))))
		(_sig(_int adder_out 20 0 136(_arch(_uni))))
		(_sig(_int pc_out 20 0 136(_arch(_uni))))
		(_sig(_int pc_in 20 0 136(_arch(_uni))))
		(_sig(_int busAT 20 0 136(_arch(_uni))))
		(_sig(_int busBT 20 0 136(_arch(_uni))))
		(_sig(_int busWT 20 0 136(_arch(_uni))))
		(_sig(_int InstrT 20 0 136(_arch(_uni))))
		(_sig(_int ExtOut 20 0 136(_arch(_uni))))
		(_sig(_int ALUINB 20 0 136(_arch(_uni))))
		(_sig(_int MemMuxOut 20 0 136(_arch(_uni))))
		(_sig(_int ALUOUT 20 0 136(_arch(_uni))))
		(_sig(_int DMemOut 20 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 137(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 21 0 137(_arch(_uni))))
		(_sig(_int RegWrT -1 0 138(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 138(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 138(_arch(_uni))))
		(_sig(_int MemRdT -1 0 138(_arch(_uni))))
		(_sig(_int MemWrT -1 0 138(_arch(_uni))))
		(_sig(_int WBdataT -1 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 139(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 22 0 139(_arch(_uni))))
		(_prcs
			(line__148(_arch 0 0 148(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__178(_arch 1 0 178(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000044 55 1023          1687286585306 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1687286585307 2023.06.20 21:43:05)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code fafef8aaa8adadecaefebfa1affdf8fcacfca9fdfa)
	(_ent
		(_time 1687286585302)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000052 55 2158          1687286889951 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 15))
	(_version vef)
	(_time 1687286889952 2023.06.20 21:48:09)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 0a58570c5a5d571c5c0a19500d0c5f0d0e0d080c5c)
	(_ent
		(_time 1687271038087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(9))(_sens(0)(1)))))
			(line__52(_arch 1 0 52(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(9(0))))))
			(line__53(_arch 2 0 53(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(9(1))))))
			(line__54(_arch 3 0 54(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(9(2))))))
			(line__55(_arch 4 0 55(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(9(3))))))
			(line__56(_arch 5 0 56(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(9(4))))))
			(line__57(_arch 6 0 57(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(9(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000052 55 2158          1687286899811 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 15))
	(_version vef)
	(_time 1687286899812 2023.06.20 21:48:19)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 8ede8c80dad9d398d88e9dd48988db898a898c88d8)
	(_ent
		(_time 1687271038087)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(9))(_sens(0)(1)))))
			(line__52(_arch 1 0 52(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(9(0))))))
			(line__53(_arch 2 0 53(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(9(1))))))
			(line__54(_arch 3 0 54(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(9(2))))))
			(line__55(_arch 4 0 55(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(9(3))))))
			(line__56(_arch 5 0 56(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(9(4))))))
			(line__57(_arch 6 0 57(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(9(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000052 55 2160          1687286906268 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 15))
	(_version vef)
	(_time 1687286906269 2023.06.20 21:48:26)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code c3c49f96c1949ed595c3d099c4c596c4c7c4c1c595)
	(_ent
		(_time 1687286906266)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int RegWr -1 0 8(_ent(_out))))
		(_port(_int EXTOP -1 0 8(_ent(_out))))
		(_port(_int ALUSrc -1 0 8(_ent(_out))))
		(_port(_int MemRd -1 0 8(_ent(_out))))
		(_port(_int MemWr -1 0 8(_ent(_out))))
		(_port(_int WBdata -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(9))(_sens(0)(2)))))
			(line__52(_arch 1 0 52(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(8))(_sens(9(0))))))
			(line__53(_arch 2 0 53(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(7))(_sens(9(1))))))
			(line__54(_arch 3 0 54(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(6))(_sens(9(2))))))
			(line__55(_arch 4 0 55(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(5))(_sens(9(3))))))
			(line__56(_arch 5 0 56(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(4))(_sens(9(4))))))
			(line__57(_arch 6 0 57(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(3))(_sens(9(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000052 55 2160          1687287030437 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 15))
	(_version vef)
	(_time 1687287030438 2023.06.20 21:50:30)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code bfefbfebe8e8e2a9e9bface5b8b9eab8bbb8bdb9e9)
	(_ent
		(_time 1687286906265)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int RegWr -1 0 8(_ent(_out))))
		(_port(_int EXTOP -1 0 8(_ent(_out))))
		(_port(_int ALUSrc -1 0 8(_ent(_out))))
		(_port(_int MemRd -1 0 8(_ent(_out))))
		(_port(_int MemWr -1 0 8(_ent(_out))))
		(_port(_int WBdata -1 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 16(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(9))(_sens(0)(2)))))
			(line__52(_arch 1 0 52(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(8))(_sens(9(0))))))
			(line__53(_arch 2 0 53(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(7))(_sens(9(1))))))
			(line__54(_arch 3 0 54(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(6))(_sens(9(2))))))
			(line__55(_arch 4 0 55(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(5))(_sens(9(3))))))
			(line__56(_arch 5 0 56(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(4))(_sens(9(4))))))
			(line__57(_arch 6 0 57(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(3))(_sens(9(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000052 55 2117          1687287143303 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687287143304 2023.06.20 21:52:23)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code aafef8fdfafdf7bcfca9b9f0adacffadaeada8acfc)
	(_ent
		(_time 1687287143301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000050 55 9918          1687287146572 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687287146573 2023.06.20 21:52:26)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 6c386f6d3d3b6e7a3d6f79373e6b6f6a3a6b6e6b6c)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 129(_ent (_in))))
				(_port(_int extend 19 0 130(_ent (_in))))
				(_port(_int branchTarget 19 0 131(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 136(_ent (_in))))
				(_port(_int ALUzero -1 0 137(_ent (_in))))
				(_port(_int Funct 21 0 138(_ent (_in))))
				(_port(_int PCSrc 20 0 139(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 150(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 153(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 157(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 160(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 163(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 166(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 169(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 172(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 175(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 178(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 181(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 187(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 190(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 193(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 136(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 138(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 142(_arch(_uni))))
		(_sig(_int adder_in 22 0 142(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 142(_arch(_uni))))
		(_sig(_int adder_out 22 0 142(_arch(_uni))))
		(_sig(_int pc_out 22 0 142(_arch(_uni))))
		(_sig(_int pc_in 22 0 142(_arch(_uni))))
		(_sig(_int busAT 22 0 142(_arch(_uni))))
		(_sig(_int busBT 22 0 142(_arch(_uni))))
		(_sig(_int busWT 22 0 142(_arch(_uni))))
		(_sig(_int InstrT 22 0 142(_arch(_uni))))
		(_sig(_int ExtOut 22 0 142(_arch(_uni))))
		(_sig(_int ALUINB 22 0 142(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 142(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 142(_arch(_uni))))
		(_sig(_int DMemOut 22 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 143(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 143(_arch(_uni))))
		(_sig(_int RegWrT -1 0 144(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 144(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 144(_arch(_uni))))
		(_sig(_int MemRdT -1 0 144(_arch(_uni))))
		(_sig(_int MemWrT -1 0 144(_arch(_uni))))
		(_sig(_int WBdataT -1 0 144(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 145(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 145(_arch(_uni))))
		(_prcs
			(line__154(_arch 0 0 154(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__184(_arch 1 0 184(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000050 55 9918          1687289897034 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687289897035 2023.06.20 22:38:17)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 71242371722673672070642a237672772776737671)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
V 000045 55 821           1687289899465 exp1
(_unit VHDL(decoder2x4 0 4(exp1 0 9))
	(_version vef)
	(_time 1687289899466 2023.06.20 22:38:19)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code e6b3e6b5e5b1b1f0b0b6f2bcb2e1e4e5e4e1eee5e2)
	(_ent
		(_time 1686991766097)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int a 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int z 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(50463234)
		(770)
		(33751554)
		(515)
		(33686274)
		(771)
		(33686019)
		(16843009)
	)
	(_model . exp1 1 -1)
)
I 000051 55 928           1687289899500 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687289899501 2023.06.20 22:38:19)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 1541101213434103171a054f471215131612151316)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1167          1687289899560 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687289899561 2023.06.20 22:38:19)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 44114846151213534111561f1042474340424d4212)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000110100"\))((_string \"00110000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 9918          1687289899617 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687289899618 2023.06.20 22:38:19)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 83d7868c82d48195d28296d8d1848085d584818483)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000051 55 904           1687289899653 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687289899654 2023.06.20 22:38:19)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code a2f7a6f5a4f5f2b4a6a5b0fdf7a4a3a4a6a4a6a4a7)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1510          1687289899700 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687289899701 2023.06.20 22:38:19)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code d185d683d58682c7da84c28a84d7d4d6d3d7d7d7d8)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int ram_type 0 21(_array 2((_to i 0 i 31)))))
		(_sig(_int ram 3 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(8))(_sens(0)(1)(4)(7))(_dssslsensitivity 1)(_mon))))
			(line__34(_arch 1 0 34(_prcs(_simple)(_trgt(5)(6))(_sens(2)(3))(_mon)(_read(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1351          1687289899748 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687289899749 2023.06.20 22:38:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 00550706535651160306435b540601065307050601)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1687289899779 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687289899780 2023.06.20 22:38:19)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 1f4a18181a494e091e1e59451b181b181d1949194c)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1687289899808 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687289899809 2023.06.20 22:38:19)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 3e6b3c3b6a686e283c387a646a386a3868393c3937)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1687289899864 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687289899865 2023.06.20 22:38:19)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 6d383f6c3c3b317e6f3c75323d6b396a686a656e6f)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1687289899912 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687289899913 2023.06.20 22:38:19)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 9cc9ce93cecbc18aca9f8fc69b9ac99b989b9e9aca)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687289899974 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687289899975 2023.06.20 22:38:19)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code da8fd989838c8accdedb9f808fdcdfddd8dcdfddd2)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 891           1687289900023 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687289900024 2023.06.20 22:38:20)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 194c4a1f154f450a1b190146491f4d1e1c1e111a1a)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(4))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1687289900065 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687289900066 2023.06.20 22:38:20)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 481d4d4b421f1d5e1c4c5b12114e494e4c4e4c4e4d)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1687289900087 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1687289900088 2023.06.20 22:38:20)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 57035054530000410353120c025055510151045057)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000050 55 9918          1687290645274 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687290645275 2023.06.20 22:50:45)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 3b3e3d3f6b6c392d6a3a2e60693c383d6d3c393c3b)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000046 55 1167          1687291162354 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687291162355 2023.06.20 22:59:22)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 11174916454746061444034a451712161517181747)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000110100"\))((_string \"00010000000000100000000000110100"\))((_string \"00010000000000100000000000000100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1167          1687291875987 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687291875988 2023.06.20 23:11:15)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code bae9e7eebeecedadbfefa8e1eebcb9bdbebcb3bcec)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 900           1687292245128 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687292245129 2023.06.20 23:17:25)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code aea0f9f9fff9feb8aaa9bcf1fba8afa8aaa8aaa8ab)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1199          1687292501492 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687292501493 2023.06.20 23:21:41)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 16161f11134042001447064c441116101511161015)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int instructionAddress 1 0 16(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(proc0(_arch 0 0 20(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)))))
			(line__31(_arch 1 0 31(_assignment(_alias((data_out)(instructionAddress)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1199          1687292509777 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687292509778 2023.06.20 23:21:49)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 6f61666f3a393b796d3e7f353d686f696c686f696c)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_sig(_int instructionAddress 1 0 16(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(proc0(_arch 0 0 20(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_read(2)))))
			(line__31(_arch 1 0 31(_assignment(_alias((data_out)(instructionAddress)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000046 55 1167          1687292894004 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687292894005 2023.06.20 23:28:14)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 5958565a050f0e4e5c0c4b020d5f5a5e5d5f505f0f)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 2345          1687293748376 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687293748377 2023.06.20 23:42:28)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code b1b1e5e5b5e6e2a7edbfa2eae4b7b4b6b3b7b7b7b8)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2345          1687293901624 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687293901625 2023.06.20 23:45:01)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 53005750550400450f5d400806555654515555555a)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000050 55 9918          1687294770512 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687294770513 2023.06.20 23:59:30)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7d7b757d2b2a7f6b2c7c68262f7a7e7b2b7a7f7a7d)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000051 55 1013          1687294777309 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687294777310 2023.06.20 23:59:37)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 0a0f080c085c5b1c0b0b4c500e0d0e0d080c5c0c59)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1167          1687295005657 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687295005658 2023.06.21 00:03:25)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 02555d0455545515075710595604010506040b0454)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000001100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 9918          1687295007822 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687295007823 2023.06.21 00:03:27)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7d287a7d2b2a7f6b2c7c68262f7a7e7b2b7a7f7a7d)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000043 55 1150          1687295720522 tb
(_unit VHDL(testbench 0 5(tb 0 8))
	(_version vef)
	(_time 1687295720523 2023.06.21 00:15:20)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 6d636e6d3c3b3a7a6b3f7f37396b386b6e6b656a69)
	(_ent
		(_time 1687295720509)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 23(_comp processor)
		(_port
			((clk)(tb_clk))
			((reset)(tb_reset))
		)
		(_use(_ent . processor)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int tb_reset -1 0 15(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 19(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stimulus_process(_arch 1 0 33(_prcs(_wait_for)(_trgt(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543452741 1411409519 7631717)
	)
	(_model . tb 3 -1)
)
I 000050 55 9918          1687295907392 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687295907393 2023.06.21 00:18:27)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 68686969623f6a7e39697d333a6f6b6e3e6f6a6f68)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000051 55 881           1687296519595 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687296519596 2023.06.21 00:28:39)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code c3969f97c5959fd0c1c1db9c93c597c4c6c4cbc0c0)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 9918          1687296531742 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687296531743 2023.06.21 00:28:51)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 40114843421742561141551b124743461647424740)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000051 55 928           1687297084472 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687297084473 2023.06.21 00:38:04)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 5e5f595d08080a485c514e040c595e585d595e585d)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000050 55 9918          1687297099759 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687297099760 2023.06.21 00:38:19)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 0f590c085b580d195e0e1a545d080c0959080d080f)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000043 55 1150          1687297512281 tb
(_unit VHDL(testbench 0 5(tb 0 8))
	(_version vef)
	(_time 1687297512282 2023.06.21 00:45:12)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 83d1d28d85d5d49485d191d9d785d68580858b8487)
	(_ent
		(_time 1687295720508)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 23(_comp processor)
		(_port
			((clk)(tb_clk))
			((reset)(tb_reset))
		)
		(_use(_ent . processor)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int tb_reset -1 0 15(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 19(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stimulus_process(_arch 1 0 33(_prcs(_wait_for)(_trgt(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543452741 1411409519 7631717)
	)
	(_model . tb 3 -1)
)
I 000051 55 928           1687297512309 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687297512310 2023.06.21 00:45:12)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 92c0c79d93c4c684909d82c8c09592949195929491)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1215          1687297512357 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687297512358 2023.06.21 00:45:12)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code c1929d94959796d6c495d39a95c7c2c6c5c7c8c797)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000001100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000000010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 9918          1687297512412 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687297512413 2023.06.21 00:45:12)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 00525607025702165101155b520703065607020700)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000051 55 900           1687297512433 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687297512434 2023.06.21 00:45:12)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 0f5c58095d585f190b081d505a090e090b090b090a)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1687297512471 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687297512472 2023.06.21 00:45:12)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 3e6c6a3b6e696d2862302d656b383b393c38383837)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1687297512526 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687297512527 2023.06.21 00:45:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6d3e3a6d6a3b3c7b6e6b2e36396b6c6b3e6a686b6c)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1687297512580 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687297512581 2023.06.21 00:45:12)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code abf8fcfcaafdfabdaaaaedf1afacafaca9adfdadf8)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1687297512624 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687297512625 2023.06.21 00:45:12)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code da8988888a8c8accd8dc9e808edc8edc8cddd8ddd3)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1687297512686 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687297512687 2023.06.21 00:45:12)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 09595d0e055f551a0b581156590f5d0e0c0e010a0b)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1687297512734 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687297512735 2023.06.21 00:45:12)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 38686c3d316f652e6e3b2b623f3e6d3f3c3f3a3e6e)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687297512786 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687297512787 2023.06.21 00:45:12)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 77277277782127617376322d22717270757172707f)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1687297512849 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687297512850 2023.06.21 00:45:12)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code b5e5e1e0b5e3e9a6b7b7adeae5b3e1b2b0b2bdb6b6)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1687297512897 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687297512898 2023.06.21 00:45:12)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code e4b4e6b6e2b3b1f2b0e0f7bebde2e5e2e0e2e0e2e1)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1687297512974 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1687297512975 2023.06.21 00:45:12)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 326333373365652466367769673530346434613532)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000046 55 1359          1687297833838 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687297833839 2023.06.21 00:50:33)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 8ddf82838cdbda9a88dc9fd6d98b8e8a898b848bdb)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000001100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000043 55 1150          1687297836416 tb
(_unit VHDL(testbench 0 5(tb 0 8))
	(_version vef)
	(_time 1687297836417 2023.06.21 00:50:36)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code a0f2a4f7a5f6f7b7a6f2b2faf4a6f5a6a3a6a8a7a4)
	(_ent
		(_time 1687295720508)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 23(_comp processor)
		(_port
			((clk)(tb_clk))
			((reset)(tb_reset))
		)
		(_use(_ent . processor)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int tb_reset -1 0 15(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 19(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stimulus_process(_arch 1 0 33(_prcs(_wait_for)(_trgt(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543452741 1411409519 7631717)
	)
	(_model . tb 3 -1)
)
I 000051 55 928           1687297836433 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687297836434 2023.06.21 00:50:36)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code affdaff8faf9fbb9ada0bff5fda8afa9aca8afa9ac)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1687297836483 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687297836484 2023.06.21 00:50:36)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code de8dd78cde8889c9db8fcc858ad8ddd9dad8d7d888)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000001100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 9918          1687297836499 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687297836500 2023.06.21 00:50:36)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code fdaffdacabaaffebacfce8a6affafefbabfafffafd)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000051 55 900           1687297836523 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687297836524 2023.06.21 00:50:36)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 0d5e0d0b5d5a5d1b090a1f52580b0c0b090b090b08)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1687297836552 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687297836553 2023.06.21 00:50:36)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 2c7e2f287a7b7f3a70223f77792a292b2e2a2a2a25)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1687297836574 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687297836575 2023.06.21 00:50:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 3c6f3c393c6a6d2a3f3a7f67683a3d3a6f3b393a3d)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1687297836589 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687297836590 2023.06.21 00:50:36)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 4b184b494a1d1a5d4a4a0d114f4c4f4c494d1d4d18)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1687297836615 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687297836616 2023.06.21 00:50:36)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 6b386e6b383d3b7d696d2f313f6d3f6d3d6c696c62)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3(d_15_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1687297836645 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687297836646 2023.06.21 00:50:36)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 8ad9df85dedcd69988db92d5da8cde8d8f8d828988)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1687297836655 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687297836656 2023.06.21 00:50:36)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 9ac9cf95cacdc78ccc9989c09d9ccf9d9e9d989ccc)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687297836674 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687297836675 2023.06.21 00:50:36)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code a9faadffa8fff9bfada8ecf3fcafacaeabafacaea1)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1687297836702 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687297836703 2023.06.21 00:50:36)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code b9eaececb5efe5aabbbba1e6e9bfedbebcbeb1baba)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1687297836726 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687297836727 2023.06.21 00:50:36)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code d88bdb8bd28f8dce8cdccb8281ded9dedcdedcdedd)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1687297836736 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1687297836737 2023.06.21 00:50:36)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code d88ad98ad38f8fce8cdc9d838ddfdade8ede8bdfd8)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000043 55 1150          1687297893105 tb
(_unit VHDL(testbench 0 5(tb 0 8))
	(_version vef)
	(_time 1687297893106 2023.06.21 00:51:33)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 0f5a5e095c595818095d1d555b095a090c0907080b)
	(_ent
		(_time 1687295720508)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 23(_comp processor)
		(_port
			((clk)(tb_clk))
			((reset)(tb_reset))
		)
		(_use(_ent . processor)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int tb_reset -1 0 15(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 19(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stimulus_process(_arch 1 0 33(_prcs(_wait_for)(_trgt(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543452741 1411409519 7631717)
	)
	(_model . tb 3 -1)
)
I 000051 55 928           1687297893127 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687297893128 2023.06.21 00:51:33)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 2e7b7b2a78787a382c213e747c292e282d292e282d)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1687297893158 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687297893159 2023.06.21 00:51:33)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 4e1a124c4e1819594b1f5c151a484d494a48474818)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000001100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 9918          1687297893185 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687297893186 2023.06.21 00:51:33)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 6d38386c3b3a6f7b3c6c78363f6a6e6b3b6a6f6a6d)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000051 55 900           1687297893212 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1687297893213 2023.06.21 00:51:33)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 7c28287d2b2b2c6a787b6e23297a7d7a787a787a79)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1687297893241 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1687297893242 2023.06.21 00:51:33)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 9cc9cb93cacbcf8ac0928fc7c99a999b9e9a9a9a95)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1687297893269 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687297893270 2023.06.21 00:51:33)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bbefefefbaedeaadb8bdf8e0efbdbabde8bcbebdba)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1687297893286 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687297893287 2023.06.21 00:51:33)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code cb9f9f9eca9d9addcaca8d91cfcccfccc9cd9dcd98)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1687297893318 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1687297893319 2023.06.21 00:51:33)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code eabebbb9babcbafce8ecaeb0beecbeecbcede8ede3)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1687297893342 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1687297893343 2023.06.21 00:51:33)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 095d0b0e055f551a0b581156590f5d0e0c0e010a0b)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1687297893361 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1687297893362 2023.06.21 00:51:33)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 194d1b1e114e440f4f1a0a431e1f4c1e1d1e1b1f4f)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1687297893380 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1687297893381 2023.06.21 00:51:33)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 287c7b2d287e783e2c296d727d2e2d2f2a2e2d2f20)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1687297893402 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1687297893403 2023.06.21 00:51:33)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 386c3a3c356e642b3a3a2067683e6c3f3d3f303b3b)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1687297893417 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1687297893418 2023.06.21 00:51:33)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 481c1c4b421f1d5e1c4c5b12114e494e4c4e4c4e4d)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1687297893428 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1687297893429 2023.06.21 00:51:33)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 57020154530000410353120c025055510151045057)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000046 55 1359          1687298005927 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687298005928 2023.06.21 00:53:25)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code cbcac49ecc9d9cdcce9ad9909fcdc8cccfcdc2cd9d)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000001100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1359          1687332727063 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1687332727064 2023.06.21 10:32:07)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 40424d42151617574511521b144643474446494616)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000001100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 9918          1687332768053 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1687332768054 2023.06.21 10:32:48)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 580a5c5a520f5a4e09594d030a5f5b5e0e5f5a5f58)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000051 55 928           1687332777308 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1687332777309 2023.06.21 10:32:57)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 8a8d8284d8dcde9c88859ad0d88d8a8c898d8a8c89)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000043 55 1150          1688059230401 tb
(_unit VHDL(testbench 0 5(tb 0 8))
	(_version vef)
	(_time 1688059230402 2023.06.29 20:20:30)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 37353b32356160203165256d6331623134313f3033)
	(_ent
		(_time 1687295720508)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 23(_comp processor)
		(_port
			((clk)(tb_clk))
			((reset)(tb_reset))
		)
		(_use(_ent . processor)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int tb_reset -1 0 15(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 19(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stimulus_process(_arch 1 0 33(_prcs(_wait_for)(_trgt(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543452741 1411409519 7631717)
	)
	(_model . tb 3 -1)
)
I 000051 55 928           1688059230446 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688059230447 2023.06.29 20:20:30)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 76747e77732022607479662c247176707571767075)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688059230476 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688059230477 2023.06.29 20:20:30)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 86858788d5d0d19183d794ddd280858182808f80d0)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00010000000000100000000000001100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 9918          1688059230500 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688059230501 2023.06.29 20:20:30)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code a5a7adf3a2f2a7b3f4a4b0fef7a2a6a3f3a2a7a2a5)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000051 55 900           1688059230529 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688059230530 2023.06.29 20:20:30)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code b4b7bde0b4e3e4a2b0b3a6ebe1b2b5b2b0b2b0b2b1)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688059230557 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688059230558 2023.06.29 20:20:30)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code d4d6de86d58387c288dac78f81d2d1d3d6d2d2d2dd)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688059230577 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688059230578 2023.06.29 20:20:30)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f3f0faa3a3a5a2e5f0f5b0a8a7f5f2f5a0f4f6f5f2)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688059230601 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688059230602 2023.06.29 20:20:30)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 03000b055355521502024559070407040105550550)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1688059230623 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688059230624 2023.06.29 20:20:30)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 22212f26217472342024667876247624742520252b)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3(d_15_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688059230643 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688059230644 2023.06.29 20:20:30)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 31326c3535676d223360296e613765363436393233)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1688059230672 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688059230673 2023.06.29 20:20:30)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 41421c4341161c571742521b464714464546434717)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1688059230697 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688059230698 2023.06.29 20:20:30)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 70737c70782620667471352a257675777276757778)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688059230715 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688059230716 2023.06.29 20:20:30)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 8083dd8f85d6dc93828298dfd086d4878587888383)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688059230739 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688059230740 2023.06.29 20:20:30)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 8f8c8480dbd8da99db8b9cd5d6898e898b898b898a)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688059230763 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688059230764 2023.06.29 20:20:30)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code aeaca7f9f8f9f9b8faaaebf5fba9aca8f8a8fda9ae)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
V 000043 55 1150          1688065364717 tb
(_unit VHDL(testbench 0 5(tb 0 8))
	(_version vef)
	(_time 1688065364718 2023.06.29 22:02:44)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 70217671752627677622622a247625767376787774)
	(_ent
		(_time 1687295720508)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 11(_ent (_in))))
				(_port(_int reset -1 0 11(_ent (_in))))
			)
		)
	)
	(_inst DUT 0 23(_comp processor)
		(_port
			((clk)(tb_clk))
			((reset)(tb_reset))
		)
		(_use(_ent . processor)
		)
	)
	(_object
		(_sig(_int tb_clk -1 0 14(_arch(_uni((i 2))))))
		(_sig(_int tb_reset -1 0 15(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 19(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 26(_prcs(_wait_for)(_trgt(0))(_read(0)))))
			(stimulus_process(_arch 1 0 33(_prcs(_wait_for)(_trgt(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(543452741 1411409519 7631717)
	)
	(_model . tb 3 -1)
)
I 000051 55 928           1688065364734 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688065364735 2023.06.29 22:02:44)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 7f2e7d7e2a292b697d706f252d787f797c787f797c)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688065364764 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688065364765 2023.06.29 22:02:44)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 9ece95919ec8c9899bcf8cc5ca989d999a989798c8)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000000100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 9918          1688065364784 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688065364785 2023.06.29 22:02:44)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code aeffacf8f9f9acb8ffafbbf5fca9ada8f8a9aca9ae)
	(_ent
		(_time 1687120447227)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 152(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 155(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 159(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 162(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 165(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 168(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 171(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 174(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 177(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 180(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 183(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 189(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 192(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 195(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_port(_int clk -1 0 17(_ent(_in))))
		(_port(_int reset -1 0 17(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_prcs
			(line__156(_arch 0 0 156(_assignment(_alias((adder_in)(pc_out)))(_trgt(3))(_sens(6)))))
			(line__186(_arch 1 0 186(_assignment(_trgt(4))(_sens(6)(11(d_26_3))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 2 -1)
)
I 000051 55 900           1688065364799 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688065364800 2023.06.29 22:02:44)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code beeebdeaefe9eea8bab9ace1ebb8bfb8bab8bab8bb)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688065364816 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688065364817 2023.06.29 22:02:44)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code cd9ccd989c9a9edb91c3de9698cbc8cacfcbcbcbc4)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688065364833 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688065364834 2023.06.29 22:02:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code dd8dde8fda8b8ccbdedb9e8689dbdcdb8edad8dbdc)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688065364850 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688065364851 2023.06.29 22:02:44)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code fcacffacfcaaadeafdfdbaa6f8fbf8fbfefaaafaaf)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1688065364871 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688065364872 2023.06.29 22:02:44)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code fcacfaacaeaaaceafefab8a6a8faa8faaafbfefbf5)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"01000100010001000100010001000100"\))((_string \"01000100010001000100010001000100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3(d_15_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688065364891 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688065364892 2023.06.29 22:02:44)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 1b4b4c1d4c4d4708194a03444b1d4f1c1e1c131819)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1688065364900 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688065364901 2023.06.29 22:02:44)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 1b4b4c1c484c460d4d1808411c1d4e1c1f1c191d4d)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1688065364914 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688065364915 2023.06.29 22:02:44)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 2b7b2d2e717d7b3d2f2a6e717e2d2e2c292d2e2c23)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688065364935 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688065364936 2023.06.29 22:02:44)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 3b6b6c3f6c6d6728393923646b3d6f3c3e3c333838)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688065364949 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688065364950 2023.06.29 22:02:44)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 4a1a4b49191d1f5c1e4e5910134c4b4c4e4c4e4c4f)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688065364970 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688065364971 2023.06.29 22:02:44)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 6a3b696a383d3d7c3e6e2f313f6d686c3c6c396d6a)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 1079          1688066185932 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688066185933 2023.06.29 22:16:25)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 43431641451514544445051910454645164540454b)
	(_ent
		(_time 1688066185930)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . processor)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000049 55 1079          1688066263225 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688066263226 2023.06.29 22:17:43)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 34623831356263233332726e67323132613237323c)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . processor)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000050 55 10228         1688066604414 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688066604415 2023.06.29 22:23:24)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 07545300025005115754125c550004015100050007)
	(_ent
		(_time 1688066604411)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 155(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 158(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 162(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 165(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 168(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 171(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 174(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 177(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 180(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 183(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 186(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 192(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 195(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 198(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_sig(_int clk -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 149(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 150(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__189(_arch 1 0 189(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 203(_prcs(_wait_for)(_trgt(24)))))
			(stim_proc(_arch 3 0 212(_prcs(_wait_for)(_trgt(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000049 55 1129          1688066780806 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688066780807 2023.06.29 22:26:20)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 0d025c0b5c5b5a1a0a0b4b575e0b080b580b0e0b05)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688066780829 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688066780830 2023.06.29 22:26:20)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 1d12481a4a4b490b1f120d474f1a1d1b1e1a1d1b1e)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688066780844 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688066780845 2023.06.29 22:26:20)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 2d2371292c7b7a3a287c3f76792b2e2a292b242b7b)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000000100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10228         1688066780869 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688066780870 2023.06.29 22:26:20)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 4c43194f1d1b4e5a1c1f59171e4b4f4a1a4b4e4b4c)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 155(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 158(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 162(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 165(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 168(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 171(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 174(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 177(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 180(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 183(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 186(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 192(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 195(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 198(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_sig(_int clk -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 149(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 150(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__189(_arch 1 0 189(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 203(_prcs(_wait_for)(_trgt(24)))))
			(stim_proc(_arch 3 0 212(_prcs(_wait_for)(_trgt(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688066780893 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688066780894 2023.06.29 22:26:20)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 5b550f580d0c0b4d5f5c49040e5d5a5d5f5d5f5d5e)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688066780909 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688066780910 2023.06.29 22:26:20)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 6b643c6b3c3c387d376578303e6d6e6c696d6d6d62)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688066780932 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688066780933 2023.06.29 22:26:20)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8a84de8488dcdb9c898cc9d1de8c8b8cd98d8f8c8b)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688066780953 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688066780954 2023.06.29 22:26:20)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 9a94ce9598cccb8c9b9bdcc09e9d9e9d989ccc9cc9)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1688066780973 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688066780974 2023.06.29 22:26:20)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code aaa4fbfdfafcfabca8aceef0feacfeacfcada8ada3)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688066780996 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688066780997 2023.06.29 22:26:20)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code c9c7c89dc59f95dacb98d19699cf9dcecccec1cacb)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1688066781010 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688066781011 2023.06.29 22:26:21)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code d8d6d98ad18f85ce8edbcb82dfde8ddfdcdfdade8e)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1688066781037 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688066781038 2023.06.29 22:26:21)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code e8e6b8bae8beb8feece9adb2bdeeedefeaeeedefe0)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688066781058 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688066781059 2023.06.29 22:26:21)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 0709050005515b1405051f585701530002000f0404)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688066781076 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688066781077 2023.06.29 22:26:21)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 17194311124042014313044d4e1116111311131112)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688066781092 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688066781093 2023.06.29 22:26:21)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 27287123237070317323627c722025217121742027)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 1129          1688067742802 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688067742803 2023.06.29 22:42:22)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code ceca989b9e9899d9c9c888949dc8cbc89bc8cdc8c6)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688067742818 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688067742819 2023.06.29 22:42:22)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code ddd98f8f8a8b89cbdfd2cd878fdadddbdedadddbde)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688067742829 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688067742830 2023.06.29 22:42:22)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code ede8b6beecbbbafae8bcffb6b9ebeeeae9ebe4ebbb)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000000100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10228         1688067742853 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688067742854 2023.06.29 22:42:22)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 0c085f0b5d5b0e1a5c5f19575e0b0f0a5a0b0e0b0c)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 155(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 158(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 162(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 165(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 168(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 171(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 174(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 177(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 180(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 183(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 186(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 192(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 195(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 198(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_sig(_int clk -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 149(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 150(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__189(_arch 1 0 189(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 203(_prcs(_wait_for)(_trgt(24)))))
			(stim_proc(_arch 3 0 212(_prcs(_wait_for)(_trgt(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688067742871 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688067742872 2023.06.29 22:42:22)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 1c194e1b4b4b4c0a181b0e43491a1d1a181a181a19)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688067742882 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688067742883 2023.06.29 22:42:22)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 1c184d1b4a4b4f0a40120f47491a191b1e1a1a1a15)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688067742900 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688067742901 2023.06.29 22:42:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2b2e792f2a7d7a3d282d68707f2d2a2d782c2e2d2a)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688067742915 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688067742916 2023.06.29 22:42:22)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 4b4e19494a1d1a5d4a4a0d114f4c4f4c494d1d4d18)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1688067742925 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688067742926 2023.06.29 22:42:22)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 4b4e1c49181d1b5d494d0f111f4d1f4d1d4c494c42)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688067742945 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688067742946 2023.06.29 22:42:22)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 6a6f6d6b3e3c3679683b72353a6c3e6d6f6d626968)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1688067742956 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688067742957 2023.06.29 22:42:22)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 6a6f6d6a3a3d377c3c6979306d6c3f6d6e6d686c3c)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1688067742969 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688067742970 2023.06.29 22:42:22)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 7a7f2c7a232c2a6c7e7b3f202f7c7f7d787c7f7d72)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688067742989 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688067742990 2023.06.29 22:42:22)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 898c8e8685dfd59a8b8b91d6d98fdd8e8c8e818a8a)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688067743005 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688067743006 2023.06.29 22:42:22)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 999cc89792cecc8fcd9d8ac3c09f989f9d9f9d9f9c)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688067743015 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688067743016 2023.06.29 22:42:23)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code a8acfbffa3ffffbefcacedf3fdafaaaefeaefbafa8)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 1129          1688067851993 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688067851994 2023.06.29 22:44:11)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 61336361653736766667273b326764673467626769)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688067852013 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688067852014 2023.06.29 22:44:12)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 7022767173262466727f602a227770767377707673)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688067852026 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688067852027 2023.06.29 22:44:12)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 80d38f8ed5d6d79785d192dbd486838784868986d6)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000000100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10228         1688067852051 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688067852052 2023.06.29 22:44:12)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 90c2969e92c79286c0c385cbc2979396c697929790)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 155(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 158(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 162(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 165(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 168(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 171(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 174(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 177(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 180(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 183(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 186(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 192(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 195(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 198(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_sig(_int clk -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 149(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 150(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__189(_arch 1 0 189(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 203(_prcs(_wait_for)(_trgt(24)))))
			(stim_proc(_arch 3 0 212(_prcs(_wait_for)(_trgt(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688067852079 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688067852080 2023.06.29 22:44:12)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code affca8f8fdf8ffb9aba8bdf0faa9aea9aba9aba9aa)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688067852092 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688067852093 2023.06.29 22:44:12)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code bfedbbebece8eca9e3b1ace4eab9bab8bdb9b9b9b6)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688067852107 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688067852108 2023.06.29 22:44:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code ce9dc99bc8989fd8cdc88d959ac8cfc89dc9cbc8cf)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688067852116 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688067852117 2023.06.29 22:44:12)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code ce9dc99bc8989fd8cfcf8894cac9cac9ccc898c89d)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1688067852128 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688067852129 2023.06.29 22:44:12)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code de8ddc8c8a888ec8dcd89a848ad88ad888d9dcd9d7)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688067852144 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688067852145 2023.06.29 22:44:12)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code edbebfbfbcbbb1feefbcf5b2bdebb9eae8eae5eeef)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1688067852153 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688067852154 2023.06.29 22:44:12)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code fdaeafada8aaa0ebabfeeea7fafba8faf9fafffbab)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1688067852168 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688067852169 2023.06.29 22:44:12)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 0d5e0f0a515b5d1b090c4857580b080a0f0b080a05)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688067852186 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688067852187 2023.06.29 22:44:12)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 1c4f4f1a4a4a400f1e1e04434c1a481b191b141f1f)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688067852205 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688067852206 2023.06.29 22:44:12)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 2c7f29297d7b793a78283f76752a2d2a282a282a29)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688067852215 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688067852216 2023.06.29 22:44:12)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 3c6e3b396c6b6b2a68387967693b3e3a6a3a6f3b3c)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000046 55 1359          1688102125957 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688102125958 2023.06.30 08:15:25)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 02510a0455545515075310595604010506040b0454)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000010001000000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000049 55 1129          1688102129415 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688102129416 2023.06.30 08:15:29)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 8fddde81dcd9d8988889c9d5dc898a89da898c8987)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688102129452 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688102129453 2023.06.30 08:15:29)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code aefcfbf9f8f8fab8aca1bef4fca9aea8ada9aea8ad)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688102129476 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688102129477 2023.06.30 08:15:29)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code cd9e9198cc9b9adac89cdf9699cbcecac9cbc4cb9b)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000010001000000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10228         1688102129498 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688102129499 2023.06.30 08:15:29)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code dd8f888e8b8adfcb8d8ec8868fdadedb8bdadfdadd)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 155(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 158(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 162(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 165(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 168(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 171(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 174(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 177(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 180(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 183(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 186(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 192(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 195(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 198(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_sig(_int clk -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 149(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 150(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__189(_arch 1 0 189(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 203(_prcs(_wait_for)(_trgt(24)))))
			(stim_proc(_arch 3 0 212(_prcs(_wait_for)(_trgt(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688102129520 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688102129521 2023.06.30 08:15:29)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code fcafa8acababaceaf8fbeea3a9fafdfaf8faf8faf9)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688102129543 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688102129544 2023.06.30 08:15:29)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 0c5e580a5a5b5f1a50021f57590a090b0e0a0a0a05)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688102129568 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688102129569 2023.06.30 08:15:29)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2b787c2f2a7d7a3d282d68707f2d2a2d782c2e2d2a)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688102129597 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688102129598 2023.06.30 08:15:29)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 3b686c3e3a6d6a2d3a3a7d613f3c3f3c393d6d3d68)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1688102129622 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688102129623 2023.06.30 08:15:29)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 5a0908590a0c0a4c585c1e000e5c0e5c0c5d585d53)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688102129644 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688102129645 2023.06.30 08:15:29)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 693a6b68653f357a6b387136396f3d6e6c6e616a6b)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1688102129669 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688102129670 2023.06.30 08:15:29)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 89da8b8781ded49fdf8a9ad38e8fdc8e8d8e8b8fdf)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1688102129692 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688102129693 2023.06.30 08:15:29)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code a8fbfbfea8fef8beaca9edf2fdaeadafaaaeadafa0)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688102129716 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688102129717 2023.06.30 08:15:29)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code b8ebbaedb5eee4abbabaa0e7e8beecbfbdbfb0bbbb)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688102129740 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688102129741 2023.06.30 08:15:29)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code d7848384d28082c183d3c48d8ed1d6d1d3d1d3d1d2)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688102129767 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688102129768 2023.06.30 08:15:29)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code e6b4b0b5e3b1b1f0b2e2a3bdb3e1e4e0b0e0b5e1e6)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 1129          1688102134312 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688102134313 2023.06.30 08:15:34)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code a9aeacfea5fffebeaeafeff3faafacaffcafaaafa1)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688102134329 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688102134330 2023.06.30 08:15:34)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code b9beb8edb3efedafbbb6a9e3ebbeb9bfbabeb9bfba)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688102134344 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688102134345 2023.06.30 08:15:34)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code c9cfc19c959f9edecc98db929dcfcacecdcfc0cf9f)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000010001000000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10228         1688102134362 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688102134363 2023.06.30 08:15:34)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code d8dfd98bd28fdace888bcd838adfdbde8edfdadfd8)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 155(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 158(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 162(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 165(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 168(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 171(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 174(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 177(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 180(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 183(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 186(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 192(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 195(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 198(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_sig(_int clk -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 149(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 150(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__189(_arch 1 0 189(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 203(_prcs(_wait_for)(_trgt(24)))))
			(stim_proc(_arch 3 0 212(_prcs(_wait_for)(_trgt(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688102134375 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688102134376 2023.06.30 08:15:34)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code e8eee8bbe4bfb8feeceffab7bdeee9eeeceeeceeed)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688102134386 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688102134387 2023.06.30 08:15:34)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code f7f0f4a7f5a0a4e1abf9e4aca2f1f2f0f5f1f1f1fe)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688102134405 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688102134406 2023.06.30 08:15:34)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 07010401535156110401445c530106015400020106)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688102134417 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688102134418 2023.06.30 08:15:34)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 17111410434146011616514d131013101511411144)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1688102134426 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688102134427 2023.06.30 08:15:34)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 17111110114147011511534d43114311411015101e)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3(d_15_0))(4)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688102134447 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688102134448 2023.06.30 08:15:34)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 3630603235606a2534672e696630623133313e3534)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1688102134459 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688102134460 2023.06.30 08:15:34)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 4640104441111b501045551c414013414241444010)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1688102134484 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688102134485 2023.06.30 08:15:34)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 55535257580305435154100f00535052575350525d)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688102134494 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688102134495 2023.06.30 08:15:34)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 656333646533397667677d3a3563316260626d6666)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688102134505 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688102134506 2023.06.30 08:15:34)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 65636564623230733161763f3c6364636163616360)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688102134519 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688102134520 2023.06.30 08:15:34)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 74737675732323622070312f217376722272277374)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000050 55 10228         1688102292377 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688102292378 2023.06.30 08:18:12)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 18194a1e124f1a0e484b0d434a1f1b1e4e1f1a1f18)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 155(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 158(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 162(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 165(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 168(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 171(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 174(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 177(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 180(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 183(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 186(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 192(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 195(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 198(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_sig(_int clk -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 149(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 150(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__189(_arch 1 0 189(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 203(_prcs(_wait_for)(_trgt(24)))))
			(stim_proc(_arch 3 0 212(_prcs(_wait_for)(_trgt(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000049 55 1129          1688102524444 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688102524445 2023.06.30 08:22:04)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 96c7979995c0c1819190d0ccc5909390c39095909e)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688102524466 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688102524467 2023.06.30 08:22:04)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code b6e7b3e2b3e0e2a0b4b9a6ece4b1b6b0b5b1b6b0b5)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688102524483 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688102524484 2023.06.30 08:22:04)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code c595c990959392d2c094d79e91c3c6c2c1c3ccc393)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10228         1688102524505 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688102524506 2023.06.30 08:22:04)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code d584d086d282d7c38586c08e87d2d6d383d2d7d2d5)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 155(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 158(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 162(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 165(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 168(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 171(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 174(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 177(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 180(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 183(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 186(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 192(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 195(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 198(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_sig(_int clk -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 149(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 150(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__189(_arch 1 0 189(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 203(_prcs(_wait_for)(_trgt(24)))))
			(stim_proc(_arch 3 0 212(_prcs(_wait_for)(_trgt(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688102524528 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688102524529 2023.06.30 08:22:04)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code f4a4f0a4f4a3a4e2f0f3e6aba1f2f5f2f0f2f0f2f1)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688102524539 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688102524540 2023.06.30 08:22:04)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code f4a5f3a4f5a3a7e2a8fae7afa1f2f1f3f6f2f2f2fd)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688102524557 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688102524558 2023.06.30 08:22:04)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 134314144345420510155048471512154014161512)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688102524568 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688102524569 2023.06.30 08:22:04)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 134314144345420512125549171417141115451540)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1688102524578 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688102524579 2023.06.30 08:22:04)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 23732127217573352125677977257725752421242a)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688102524595 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688102524596 2023.06.30 08:22:04)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 3363613735656f2031622b6c6335673436343b3031)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1688102524610 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688102524611 2023.06.30 08:22:04)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 4212104041151f5414415118454417454645404414)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1688102524633 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688102524634 2023.06.30 08:22:04)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 52025150580402445653170807545755505457555a)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688102524649 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688102524650 2023.06.30 08:22:04)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 6131336065373d726363793e316735666466696262)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688102524670 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688102524671 2023.06.30 08:22:04)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 81d1858e82d6d497d58592dbd88780878587858784)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688102524683 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688102524684 2023.06.30 08:22:04)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 90c1969f93c7c786c494d5cbc5979296c696c39790)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688102909395 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688102909396 2023.06.30 08:28:29)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 4f1c484d1c181c59431a5c141a494a484d49494946)
	(_ent
		(_time 1688102909393)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000049 55 2392          1688103121156 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688103121157 2023.06.30 08:32:01)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 75737774752226637920662e20737072777373737c)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000049 55 1129          1688103265065 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688103265066 2023.06.30 08:34:25)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code a7a4a1f0a5f1f0b0a0a1e1fdf4a1a2a1f2a1a4a1af)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688103265085 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688103265086 2023.06.30 08:34:25)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code b7b4b5e3b3e1e3a1b5b8a7ede5b0b7b1b4b0b7b1b4)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688103265107 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688103265108 2023.06.30 08:34:25)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code c7c5cc92959190d0c296d59c93c1c4c0c3c1cec191)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10228         1688103265130 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688103265131 2023.06.30 08:34:25)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code e6e5e4b4e2b1e4f0b6b5f3bdb4e1e5e0b0e1e4e1e6)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 155(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 158(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 162(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 165(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 168(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 171(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 174(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 177(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 180(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 183(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 186(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 192(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 195(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 198(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_sig(_int clk -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 149(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 150(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__189(_arch 1 0 189(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 203(_prcs(_wait_for)(_trgt(24)))))
			(stim_proc(_arch 3 0 212(_prcs(_wait_for)(_trgt(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688103265147 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688103265148 2023.06.30 08:34:25)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 05070703045255130102175a500304030103010300)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688103265158 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688103265159 2023.06.30 08:34:25)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 0506040305525613590b165e50030002070303030c)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688103265180 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688103265181 2023.06.30 08:34:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 24262620737275322722677f702225227723212225)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688103265196 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688103265197 2023.06.30 08:34:25)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 34363631636265223535726e303330333632623267)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1688103265204 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688103265205 2023.06.30 08:34:25)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 34363331316264223632706e60326032623336333d)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688103265215 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688103265216 2023.06.30 08:34:25)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 444613474512185746155c1b1442104341434c4746)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1688103265230 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688103265231 2023.06.30 08:34:25)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 5351045051040e4505504009545506545754515505)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1688103265250 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688103265251 2023.06.30 08:34:25)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 63616562683533756762263936656664616566646b)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688103265278 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688103265279 2023.06.30 08:34:25)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 8280d58d85d4de9180809addd284d68587858a8181)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688103265296 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688103265297 2023.06.30 08:34:25)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 9290939c92c5c784c69681c8cb9493949694969497)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688103265304 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688103265305 2023.06.30 08:34:25)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code a1a2a2f6a3f6f6b7f5a5e4faf4a6a3a7f7a7f2a6a1)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688103265323 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688103265324 2023.06.30 08:34:25)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code b1b2b0e5b5e6e2a7bde4a2eae4b7b4b6b3b7b7b7b8)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000049 55 1129          1688104238786 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688104238787 2023.06.30 08:50:38)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 3e386f3b6e686929393878646d383b386b383d3836)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688104238806 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688104238807 2023.06.30 08:50:38)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 4e481b4c18181a584c415e141c494e484d494e484d)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688104238822 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688104238823 2023.06.30 08:50:38)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 5d5a015e5c0b0a4a580c4f06095b5e5a595b545b0b)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000001100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10228         1688104238852 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688104238853 2023.06.30 08:50:38)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7d7b287d2b2a7f6b2d2e68262f7a7e7b2b7a7f7a7d)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 155(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 158(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 162(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 165(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_21_17)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 168(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 171(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 174(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 177(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 180(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 183(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 186(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 192(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 195(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 198(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_sig(_int clk -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 149(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 150(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__189(_arch 1 0 189(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 203(_prcs(_wait_for)(_trgt(24)))))
			(stim_proc(_arch 3 0 212(_prcs(_wait_for)(_trgt(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688104238868 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688104238869 2023.06.30 08:50:38)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 8c8bd882dbdbdc9a888b9ed3d98a8d8a888a888a89)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688104238879 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688104238880 2023.06.30 08:50:38)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 9c9acb93cacbcf8ac0928fc7c99a999b9e9a9a9a95)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688104238894 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688104238895 2023.06.30 08:50:38)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code abacfffcaafdfabda8ade8f0ffadaaadf8acaeadaa)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688104238904 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688104238905 2023.06.30 08:50:38)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code abacfffcaafdfabdaaaaedf1afacafaca9adfdadf8)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1688104238913 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688104238914 2023.06.30 08:50:38)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code bbbceaefe8edebadb9bdffe1efbdefbdedbcb9bcb2)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688104238924 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688104238925 2023.06.30 08:50:38)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code bbbcbaeeecede7a8b9eaa3e4ebbdefbcbebcb3b8b9)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1688104238935 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688104238936 2023.06.30 08:50:38)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code cbccca9e989c96dd9dc8d891cccd9ecccfccc9cd9d)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1688104238954 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688104238955 2023.06.30 08:50:38)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code dadd8a89838c8accdedb9f808fdcdfddd8dcdfddd2)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688104238974 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688104238975 2023.06.30 08:50:38)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code fafdfbabaeaca6e9f8f8e2a5aafcaefdfffdf2f9f9)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688104238990 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688104238991 2023.06.30 08:50:38)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 090e5d0e025e5c1f5d0d1a53500f080f0d0f0d0f0c)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688104239002 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688104239003 2023.06.30 08:50:38)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 090f5f0f035e5e1f5d0d4c525c0e0b0f5f0f5a0e09)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688104239018 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688104239019 2023.06.30 08:50:39)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 282e7c2c257f7b3e247d3b737d2e2d2f2a2e2e2e21)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000049 55 1129          1688104922038 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688104922039 2023.06.30 09:02:02)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 303f6635356667273736766a633635366536333638)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688104922063 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688104922064 2023.06.30 09:02:02)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 4f401d4d1a191b594d405f151d484f494c484f494c)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688104922084 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688104922085 2023.06.30 09:02:02)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 5f51045c5c0908485a0e4d040b595c585b59565909)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10228         1688104922113 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688104922114 2023.06.30 09:02:02)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7e712c7e29297c682e2d6b252c797d7828797c797e)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 155(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 158(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 162(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 165(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_21_17)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 168(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 171(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 174(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 177(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 180(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 183(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 186(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 192(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 195(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 198(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_sig(_int clk -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 149(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 150(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__189(_arch 1 0 189(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 203(_prcs(_wait_for)(_trgt(24)))))
			(stim_proc(_arch 3 0 212(_prcs(_wait_for)(_trgt(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688104922135 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688104922136 2023.06.30 09:02:02)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 8e80dd80dfd9de988a899cd1db888f888a888a888b)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688104922153 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688104922154 2023.06.30 09:02:02)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code ada2fdfafcfafebbf1a3bef6f8aba8aaafabababa4)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688104922178 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688104922179 2023.06.30 09:02:02)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bdb3eee9baebecabbebbfee6e9bbbcbbeebab8bbbc)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688104922209 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688104922210 2023.06.30 09:02:02)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code ece2bfbfecbabdfaededaab6e8ebe8ebeeeabaeabf)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1688104922232 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688104922233 2023.06.30 09:02:02)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code fbf5adaba8adabedf9fdbfa1affdaffdadfcf9fcf2)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688104922261 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688104922262 2023.06.30 09:02:02)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 0b050c0c5c5d5718095a13545b0d5f0c0e0c030809)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1688104922291 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688104922292 2023.06.30 09:02:02)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 2a242d2e7a7d773c7c2939702d2c7f2d2e2d282c7c)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1688104922315 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688104922316 2023.06.30 09:02:02)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 49471f4a481f195f4d480c131c4f4c4e4b4f4c4e41)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688104922341 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688104922342 2023.06.30 09:02:02)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 59575e5b550f054a5b5b4106095f0d5e5c5e515a5a)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688104922364 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688104922365 2023.06.30 09:02:02)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 78762978722f2d6e2c7c6b22217e797e7c7e7c7e7d)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688104922386 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688104922387 2023.06.30 09:02:02)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 9798c49893c0c081c393d2ccc2909591c191c49097)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688104922403 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688104922404 2023.06.30 09:02:02)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code a7a8f6f0a5f0f4b1abf2b4fcf2a1a2a0a5a1a1a1ae)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000049 55 1129          1688105441424 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688105441425 2023.06.30 09:10:41)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 0f0f03095c595818080949555c090a095a090c0907)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688105441442 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688105441443 2023.06.30 09:10:41)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 1e1e161948484a081c110e444c191e181d191e181d)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688105441462 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688105441463 2023.06.30 09:10:41)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 3e3f3f3b3e6869293b6f2c656a383d393a38373868)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10228         1688105441484 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688105441485 2023.06.30 09:10:41)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 4d4d454e1b1a4f5b1d1e58161f4a4e4b1b4a4f4a4d)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 155(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 158(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 162(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 165(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_21_17)))
			((RW)(InstrT(d_16_12)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 168(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 171(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 174(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 177(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 180(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 183(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 186(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 192(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 195(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 198(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_sig(_int clk -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 149(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 150(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__189(_arch 1 0 189(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 203(_prcs(_wait_for)(_trgt(24)))))
			(stim_proc(_arch 3 0 212(_prcs(_wait_for)(_trgt(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688105441501 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688105441502 2023.06.30 09:10:41)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 5d5c545e0d0a0d4b595a4f02085b5c5b595b595b58)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688105441512 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688105441513 2023.06.30 09:10:41)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 6c6c666c3a3b3f7a30627f37396a696b6e6a6a6a65)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688105441537 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688105441538 2023.06.30 09:10:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8c8d85828cdadd9a8f8acfd7d88a8d8adf8b898a8d)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688105441555 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688105441556 2023.06.30 09:10:41)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 9b9a92949acdca8d9a9addc19f9c9f9c999dcd9dc8)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1688105441565 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688105441566 2023.06.30 09:10:41)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 9b9a9794c8cdcb8d999ddfc1cf9dcf9dcd9c999c92)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688105441573 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688105441574 2023.06.30 09:10:41)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code abaaf7fdfcfdf7b8a9fab3f4fbadffacaeaca3a8a9)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1688105441587 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688105441588 2023.06.30 09:10:41)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code bbbae7efe8ece6adedb8a8e1bcbdeebcbfbcb9bded)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1688105441608 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688105441609 2023.06.30 09:10:41)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code cacbc79e939c9adccecb8f909fcccfcdc8cccfcdc2)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688105441623 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688105441624 2023.06.30 09:10:41)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code dadb86898e8c86c9d8d8c2858adc8edddfddd2d9d9)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688105441636 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688105441637 2023.06.30 09:10:41)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code e9e8e3bbe2bebcffbdedfab3b0efe8efedefedefec)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688105441646 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688105441647 2023.06.30 09:10:41)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code e9e9e1bae3bebeffbdedacb2bceeebefbfefbaeee9)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688105441659 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688105441660 2023.06.30 09:10:41)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code f9f9f3a9f5aeaaeff5aceaa2acfffcfefbfffffff0)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000049 55 1129          1688105554832 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688105554833 2023.06.30 09:12:34)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 0d090a0b5c5b5a1a0a0b4b575e0b080b580b0e0b05)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688105554850 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688105554851 2023.06.30 09:12:34)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 2c282f287c7a783a2e233c767e2b2c2a2f2b2c2a2f)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688105554865 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688105554866 2023.06.30 09:12:34)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 2c2926282a7a7b3b297d3e77782a2f2b282a252a7a)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10228         1688105554881 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688105554882 2023.06.30 09:12:34)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 4b4f48481b1c495d1b185e10194c484d1d4c494c4b)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 155(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 158(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 162(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 165(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 168(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 171(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 174(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 177(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 180(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 183(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 186(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 192(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 195(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 198(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_sig(_int clk -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 149(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 150(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__189(_arch 1 0 189(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 203(_prcs(_wait_for)(_trgt(24)))))
			(stim_proc(_arch 3 0 212(_prcs(_wait_for)(_trgt(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688105554898 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688105554899 2023.06.30 09:12:34)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 4b4e49491d1c1b5d4f4c59141e4d4a4d4f4d4f4d4e)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688105554912 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688105554913 2023.06.30 09:12:34)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 5b5f5a580c0c084d075548000e5d5e5c595d5d5d52)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688105554931 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688105554932 2023.06.30 09:12:34)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7a7f787b782c2b6c797c39212e7c7b7c297d7f7c7b)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688105554942 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688105554943 2023.06.30 09:12:34)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 7a7f787b782c2b6c7b7b3c207e7d7e7d787c2c7c29)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1541          1688105554953 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688105554954 2023.06.30 09:12:34)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 8a8f8d84dadcda9c888cced0de8cde8cdc8d888d83)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688105554963 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688105554964 2023.06.30 09:12:34)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 9a9fcd94ceccc68998cb82c5ca9cce9d9f9d929998)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1688105554976 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688105554977 2023.06.30 09:12:34)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code a9acfefea1fef4bfffaabaf3aeaffcaeadaeabafff)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1688105554999 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688105555000 2023.06.30 09:12:34)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code b9bcbfecb8efe9afbdb8fce3ecbfbcbebbbfbcbeb1)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688105555018 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688105555019 2023.06.30 09:12:35)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code c8cd9f9cc59e94dbcacad09798ce9ccfcdcfc0cbcb)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688105555031 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688105555032 2023.06.30 09:12:35)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code d8ddd98bd28f8dce8cdccb8281ded9dedcdedcdedd)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688105555043 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688105555044 2023.06.30 09:12:35)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code e8ecebbbe3bfbffebcecadb3bdefeaeebeeebbefe8)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688105555057 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688105555058 2023.06.30 09:12:35)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code f7f3f6a7f5a0a4e1fba2e4aca2f1f2f0f5f1f1f1fe)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000049 55 1129          1688106069919 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688106069920 2023.06.30 09:21:09)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 23247127257574342425657970252625762520252b)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688106069937 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688106069938 2023.06.30 09:21:09)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 3235643733646624303d2268603532343135323431)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688106069954 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688106069955 2023.06.30 09:21:09)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 42441d4015141555471350191644414546444b4414)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10228         1688106069975 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688106069976 2023.06.30 09:21:09)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 61663760623663773132743a336662673766636661)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 118(_ent (_in))))
				(_port(_int Read -1 0 119(_ent (_in))))
				(_port(_int Write -1 0 120(_ent (_in))))
				(_port(_int Address 18 0 121(_ent (_in))))
				(_port(_int Data_in 18 0 122(_ent (_in))))
				(_port(_int Data_out 18 0 123(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 19 0 130(_ent (_in))))
				(_port(_int extend 19 0 131(_ent (_in))))
				(_port(_int branchTarget 19 0 132(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 20 0 138(_ent (_in))))
				(_port(_int ALUzero -1 0 139(_ent (_in))))
				(_port(_int Funct 21 0 140(_ent (_in))))
				(_port(_int PCSrc 20 0 141(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 155(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 158(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 162(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst RF_block 0 165(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 168(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 171(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 174(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 177(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 180(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 183(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 186(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 192(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 195(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 198(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 110(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 121(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1330 0 138(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1332 0 140(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 144(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 22 0 144(_arch(_uni))))
		(_sig(_int adder_in 22 0 144(_arch(_uni))))
		(_sig(_int addr32_pc_next 22 0 144(_arch(_uni))))
		(_sig(_int adder_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_out 22 0 144(_arch(_uni))))
		(_sig(_int pc_in 22 0 144(_arch(_uni))))
		(_sig(_int busAT 22 0 144(_arch(_uni))))
		(_sig(_int busBT 22 0 144(_arch(_uni))))
		(_sig(_int busWT 22 0 144(_arch(_uni))))
		(_sig(_int InstrT 22 0 144(_arch(_uni))))
		(_sig(_int ExtOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUINB 22 0 144(_arch(_uni))))
		(_sig(_int MemMuxOut 22 0 144(_arch(_uni))))
		(_sig(_int ALUOUT 22 0 144(_arch(_uni))))
		(_sig(_int DMemOut 22 0 144(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 145(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 23 0 145(_arch(_uni))))
		(_sig(_int RegWrT -1 0 146(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 146(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 146(_arch(_uni))))
		(_sig(_int MemRdT -1 0 146(_arch(_uni))))
		(_sig(_int MemWrT -1 0 146(_arch(_uni))))
		(_sig(_int WBdataT -1 0 146(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1338 0 147(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 24 0 147(_arch(_uni))))
		(_sig(_int clk -1 0 148(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 149(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 150(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__189(_arch 1 0 189(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 203(_prcs(_wait_for)(_trgt(24)))))
			(stim_proc(_arch 3 0 212(_prcs(_wait_for)(_trgt(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688106069996 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688106069997 2023.06.30 09:21:09)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 71772670742621677576632e247770777577757774)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688106070007 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688106070008 2023.06.30 09:21:10)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 8087d48e85d7d396dc8e93dbd58685878286868689)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688106070025 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688106070026 2023.06.30 09:21:10)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9096c79fc3c6c1869396d3cbc4969196c397959691)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688106070037 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688106070038 2023.06.30 09:21:10)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code a0a6f7f7f3f6f1b6a1a1e6faa4a7a4a7a2a6f6a6f3)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1449          1688106070049 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688106070050 2023.06.30 09:21:10)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code a0a6f2f7a1f6f0b6a3f3e4faf4a6f4a6f6a7a2a7a9)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 4096)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 1 -1)
)
I 000051 55 745           1688106070071 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688106070072 2023.06.30 09:21:10)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code bfb9bdeaece9e3acbdeea7e0efb9ebb8bab8b7bcbd)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2117          1688106070085 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688106070086 2023.06.30 09:21:10)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code cfc9cd9a989892d999ccdc95c8c99ac8cbc8cdc999)
	(_ent
		(_time 1687287143300)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(8))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(8(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(8(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(8(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(8(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(8(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(8(5))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (8(0))(8(1))(8(2))(8(3))(8(4))(8(5))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686019 514)
		(134744072 2056)
		(33751555 514)
		(33751811 514)
		(50528771 770)
		(33751554 515)
		(33686274 514)
		(33686018 514)
	)
	(_model . MainControl 7 -1)
)
I 000051 55 876           1688106070110 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688106070111 2023.06.30 09:21:10)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code ded88d8d83888ec8dadf9b848bd8dbd9dcd8dbd9d6)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688106070122 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688106070123 2023.06.30 09:21:10)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code eee8ecbcbeb8b2fdececf6b1bee8bae9ebe9e6eded)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688106070135 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688106070136 2023.06.30 09:21:10)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code fdfba9acabaaa8eba9f9eea7a4fbfcfbf9fbf9fbf8)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688106070144 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688106070145 2023.06.30 09:21:10)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code fdfaabadaaaaaaeba9f9b8a6a8fafffbabfbaefafd)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688106070156 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688106070157 2023.06.30 09:21:10)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 0d0b0f0b5c5a5e1b01581e56580b080a0f0b0b0b04)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000046 55 1542          1688106572461 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688106572462 2023.06.30 09:29:32)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 26727322217076302420627c72207220702124212f)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 717           1688108078062 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688108078063 2023.06.30 09:54:38)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 6f3b386e3c39337c6d3e77303f686d696a6968693b)
	(_ent
		(_time 1688108078060)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2304          1688108227392 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688108227393 2023.06.30 09:57:07)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code bfefbaebe8e8e2a9e9bcace5b8b9eab8bbb8bdb9e9)
	(_ent
		(_time 1688108219623)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(9))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(9(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(9(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(9(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(9(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(9(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(9(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(9(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686274 131586)
		(134744072 526344)
		(50463490 131586)
		(50529026 131586)
		(50463490 197123)
		(50463235 131842)
		(33751554 131586)
		(33686018 131586)
	)
	(_model . MainControl 8 -1)
)
I 000050 55 10955         1688108281902 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688108281903 2023.06.30 09:58:01)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code b3e7e5e6b2e4b1a5e4bca6e8e1b4b0b5e5b4b1b4b3)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 117(_ent (_in))))
				(_port(_int A 18 0 118(_ent (_in))))
				(_port(_int B 18 0 119(_ent (_in))))
				(_port(_int O 18 0 120(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
				(_port(_int RegSrc -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int Read -1 0 126(_ent (_in))))
				(_port(_int Write -1 0 127(_ent (_in))))
				(_port(_int Address 19 0 128(_ent (_in))))
				(_port(_int Data_in 19 0 129(_ent (_in))))
				(_port(_int Data_out 19 0 130(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 20 0 137(_ent (_in))))
				(_port(_int extend 20 0 138(_ent (_in))))
				(_port(_int branchTarget 20 0 139(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 21 0 145(_ent (_in))))
				(_port(_int ALUzero -1 0 146(_ent (_in))))
				(_port(_int Funct 22 0 147(_ent (_in))))
				(_port(_int PCSrc 21 0 148(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 163(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 166(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 170(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 173(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 176(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 179(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 182(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 185(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 188(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 191(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 194(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 197(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 203(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 206(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 209(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 110(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 118(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 128(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 137(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 145(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 147(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 151(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 23 0 151(_arch(_uni))))
		(_sig(_int adder_in 23 0 151(_arch(_uni))))
		(_sig(_int addr32_pc_next 23 0 151(_arch(_uni))))
		(_sig(_int adder_out 23 0 151(_arch(_uni))))
		(_sig(_int pc_out 23 0 151(_arch(_uni))))
		(_sig(_int pc_in 23 0 151(_arch(_uni))))
		(_sig(_int busAT 23 0 151(_arch(_uni))))
		(_sig(_int busBT 23 0 151(_arch(_uni))))
		(_sig(_int busWT 23 0 151(_arch(_uni))))
		(_sig(_int InstrT 23 0 151(_arch(_uni))))
		(_sig(_int ExtOut 23 0 151(_arch(_uni))))
		(_sig(_int ALUINB 23 0 151(_arch(_uni))))
		(_sig(_int MemMuxOut 23 0 151(_arch(_uni))))
		(_sig(_int ALUOUT 23 0 151(_arch(_uni))))
		(_sig(_int DMemOut 23 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 152(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1340 0 153(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 25 0 153(_arch(_uni))))
		(_sig(_int RegWrT -1 0 154(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 154(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 154(_arch(_uni))))
		(_sig(_int MemRdT -1 0 154(_arch(_uni))))
		(_sig(_int MemWrT -1 0 154(_arch(_uni))))
		(_sig(_int WBdataT -1 0 154(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 154(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 155(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 26 0 155(_arch(_uni))))
		(_sig(_int clk -1 0 156(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 157(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 158(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__200(_arch 1 0 200(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 214(_prcs(_wait_for)(_trgt(26)))))
			(stim_proc(_arch 3 0 223(_prcs(_wait_for)(_trgt(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000050 55 10955         1688108283670 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688108283671 2023.06.30 09:58:03)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 89da8f8682de8b9fde869cd2db8e8a8fdf8e8b8e89)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 117(_ent (_in))))
				(_port(_int A 18 0 118(_ent (_in))))
				(_port(_int B 18 0 119(_ent (_in))))
				(_port(_int O 18 0 120(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
				(_port(_int RegSrc -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int Read -1 0 126(_ent (_in))))
				(_port(_int Write -1 0 127(_ent (_in))))
				(_port(_int Address 19 0 128(_ent (_in))))
				(_port(_int Data_in 19 0 129(_ent (_in))))
				(_port(_int Data_out 19 0 130(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 20 0 137(_ent (_in))))
				(_port(_int extend 20 0 138(_ent (_in))))
				(_port(_int branchTarget 20 0 139(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 21 0 145(_ent (_in))))
				(_port(_int ALUzero -1 0 146(_ent (_in))))
				(_port(_int Funct 22 0 147(_ent (_in))))
				(_port(_int PCSrc 21 0 148(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 163(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 166(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 170(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 173(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 176(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 179(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 182(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 185(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 188(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 191(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 194(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 197(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 203(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 206(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 209(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 110(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 118(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 128(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 137(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 145(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 147(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 151(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 23 0 151(_arch(_uni))))
		(_sig(_int adder_in 23 0 151(_arch(_uni))))
		(_sig(_int addr32_pc_next 23 0 151(_arch(_uni))))
		(_sig(_int adder_out 23 0 151(_arch(_uni))))
		(_sig(_int pc_out 23 0 151(_arch(_uni))))
		(_sig(_int pc_in 23 0 151(_arch(_uni))))
		(_sig(_int busAT 23 0 151(_arch(_uni))))
		(_sig(_int busBT 23 0 151(_arch(_uni))))
		(_sig(_int busWT 23 0 151(_arch(_uni))))
		(_sig(_int InstrT 23 0 151(_arch(_uni))))
		(_sig(_int ExtOut 23 0 151(_arch(_uni))))
		(_sig(_int ALUINB 23 0 151(_arch(_uni))))
		(_sig(_int MemMuxOut 23 0 151(_arch(_uni))))
		(_sig(_int ALUOUT 23 0 151(_arch(_uni))))
		(_sig(_int DMemOut 23 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 152(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1340 0 153(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 25 0 153(_arch(_uni))))
		(_sig(_int RegWrT -1 0 154(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 154(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 154(_arch(_uni))))
		(_sig(_int MemRdT -1 0 154(_arch(_uni))))
		(_sig(_int MemWrT -1 0 154(_arch(_uni))))
		(_sig(_int WBdataT -1 0 154(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 154(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 155(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 26 0 155(_arch(_uni))))
		(_sig(_int clk -1 0 156(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 157(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 158(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__200(_arch 1 0 200(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 214(_prcs(_wait_for)(_trgt(26)))))
			(stim_proc(_arch 3 0 223(_prcs(_wait_for)(_trgt(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000049 55 1129          1688108292047 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688108292048 2023.06.30 09:58:12)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 40114342451617574746061a134645461546434648)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688108292068 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688108292069 2023.06.30 09:58:12)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 5f0e585c0a090b495d504f050d585f595c585f595c)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688108292097 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688108292098 2023.06.30 09:58:12)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 6f3f616f6c3938786a3e7d343b696c686b69666939)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10955         1688108292120 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688108292121 2023.06.30 09:58:12)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 9ecf9990c9c99c88c9918bc5cc999d98c8999c999e)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 117(_ent (_in))))
				(_port(_int A 18 0 118(_ent (_in))))
				(_port(_int B 18 0 119(_ent (_in))))
				(_port(_int O 18 0 120(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
				(_port(_int RegSrc -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int Read -1 0 126(_ent (_in))))
				(_port(_int Write -1 0 127(_ent (_in))))
				(_port(_int Address 19 0 128(_ent (_in))))
				(_port(_int Data_in 19 0 129(_ent (_in))))
				(_port(_int Data_out 19 0 130(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 20 0 137(_ent (_in))))
				(_port(_int extend 20 0 138(_ent (_in))))
				(_port(_int branchTarget 20 0 139(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 21 0 145(_ent (_in))))
				(_port(_int ALUzero -1 0 146(_ent (_in))))
				(_port(_int Funct 22 0 147(_ent (_in))))
				(_port(_int PCSrc 21 0 148(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 163(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 166(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 170(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 173(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 176(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(InstrT(d_16_12)))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 179(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 182(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 185(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 188(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 191(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 194(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 197(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 203(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 206(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 209(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 110(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 118(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 128(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 137(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 145(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 147(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 151(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 23 0 151(_arch(_uni))))
		(_sig(_int adder_in 23 0 151(_arch(_uni))))
		(_sig(_int addr32_pc_next 23 0 151(_arch(_uni))))
		(_sig(_int adder_out 23 0 151(_arch(_uni))))
		(_sig(_int pc_out 23 0 151(_arch(_uni))))
		(_sig(_int pc_in 23 0 151(_arch(_uni))))
		(_sig(_int busAT 23 0 151(_arch(_uni))))
		(_sig(_int busBT 23 0 151(_arch(_uni))))
		(_sig(_int busWT 23 0 151(_arch(_uni))))
		(_sig(_int InstrT 23 0 151(_arch(_uni))))
		(_sig(_int ExtOut 23 0 151(_arch(_uni))))
		(_sig(_int ALUINB 23 0 151(_arch(_uni))))
		(_sig(_int MemMuxOut 23 0 151(_arch(_uni))))
		(_sig(_int ALUOUT 23 0 151(_arch(_uni))))
		(_sig(_int DMemOut 23 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 152(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1340 0 153(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 25 0 153(_arch(_uni))))
		(_sig(_int RegWrT -1 0 154(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 154(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 154(_arch(_uni))))
		(_sig(_int MemRdT -1 0 154(_arch(_uni))))
		(_sig(_int MemWrT -1 0 154(_arch(_uni))))
		(_sig(_int WBdataT -1 0 154(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 154(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 155(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 26 0 155(_arch(_uni))))
		(_sig(_int clk -1 0 156(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 157(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 158(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__200(_arch 1 0 200(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 214(_prcs(_wait_for)(_trgt(26)))))
			(stim_proc(_arch 3 0 223(_prcs(_wait_for)(_trgt(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688108292139 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688108292140 2023.06.30 09:58:12)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code adfdabfafdfafdbba9aabff2f8abacaba9aba9aba8)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688108292150 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688108292151 2023.06.30 09:58:12)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code bdecb8e9eceaeeabe1b3aee6e8bbb8babfbbbbbbb4)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688108292171 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688108292172 2023.06.30 09:58:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cd9dcb98ca9b9cdbcecb8e9699cbcccb9ecac8cbcc)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688108292182 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688108292183 2023.06.30 09:58:12)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code dc8cda8edc8a8dcadddd9a86d8dbd8dbdeda8ada8f)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1542          1688108292192 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688108292193 2023.06.30 09:58:12)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code dc8cdf8e8e8a8ccadeda988688da88da8adbdedbd5)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688108292206 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688108292207 2023.06.30 09:58:12)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code ecbcbfbebabab0ffeebdf4b3bceab8ebe9ebe4efee)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2304          1688108292224 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688108292225 2023.06.30 09:58:12)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code fcacafacaeaba1eaaaffefa6fbfaa9fbf8fbfefaaa)
	(_ent
		(_time 1688108219623)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(9))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(9(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(9(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(9(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(9(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(9(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(9(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(9(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686274 131586)
		(134744072 526344)
		(50463490 131586)
		(50529026 131586)
		(50463490 197123)
		(50463235 131842)
		(33751554 131586)
		(33686018 131586)
	)
	(_model . MainControl 8 -1)
)
I 000051 55 876           1688108292247 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688108292248 2023.06.30 09:58:12)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 1b4b161d414d4b0d1f1a5e414e1d1e1c191d1e1c13)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688108292265 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688108292266 2023.06.30 09:58:12)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 2a7a762f7e7c7639282832757a2c7e2d2f2d222929)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688108292283 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688108292284 2023.06.30 09:58:12)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 3a6a303e696d6f2c6e3e2960633c3b3c3e3c3e3c3f)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688108292301 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688108292302 2023.06.30 09:58:12)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 4a1b4248181d1d5c1e4e0f111f4d484c1c4c194d4a)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688108292320 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688108292321 2023.06.30 09:58:12)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 69386369653e3a7f653c7a323c6f6c6e6b6f6f6f60)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688108292334 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688108292335 2023.06.30 09:58:12)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 69393568653f357a6b387136396e6b6f6c6f6e6f3d)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 1129          1688108496304 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688108496305 2023.06.30 10:01:36)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 393f383c356f6e2e3e3f7f636a3f3c3f6c3f3a3f31)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688108496319 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688108496320 2023.06.30 10:01:36)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 494f4c4b431f1d5f4b4659131b4e494f4a4e494f4a)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688108496339 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688108496340 2023.06.30 10:01:36)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 595e555a050f0e4e5c084b020d5f5a5e5d5f505f0f)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10944         1688108496359 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688108496360 2023.06.30 10:01:36)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 686e6d69623f6a7e3f677d333a6f6b6e3e6f6a6f68)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 117(_ent (_in))))
				(_port(_int A 18 0 118(_ent (_in))))
				(_port(_int B 18 0 119(_ent (_in))))
				(_port(_int O 18 0 120(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
				(_port(_int RegSrc -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int Read -1 0 126(_ent (_in))))
				(_port(_int Write -1 0 127(_ent (_in))))
				(_port(_int Address 19 0 128(_ent (_in))))
				(_port(_int Data_in 19 0 129(_ent (_in))))
				(_port(_int Data_out 19 0 130(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 20 0 137(_ent (_in))))
				(_port(_int extend 20 0 138(_ent (_in))))
				(_port(_int branchTarget 20 0 139(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 21 0 145(_ent (_in))))
				(_port(_int ALUzero -1 0 146(_ent (_in))))
				(_port(_int Funct 22 0 147(_ent (_in))))
				(_port(_int PCSrc 21 0 148(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 163(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 166(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 170(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 173(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 176(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 179(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 182(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 185(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 188(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 191(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 194(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 197(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 203(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 206(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 209(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 110(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 118(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 128(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 137(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 145(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 147(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 151(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 23 0 151(_arch(_uni))))
		(_sig(_int adder_in 23 0 151(_arch(_uni))))
		(_sig(_int addr32_pc_next 23 0 151(_arch(_uni))))
		(_sig(_int adder_out 23 0 151(_arch(_uni))))
		(_sig(_int pc_out 23 0 151(_arch(_uni))))
		(_sig(_int pc_in 23 0 151(_arch(_uni))))
		(_sig(_int busAT 23 0 151(_arch(_uni))))
		(_sig(_int busBT 23 0 151(_arch(_uni))))
		(_sig(_int busWT 23 0 151(_arch(_uni))))
		(_sig(_int InstrT 23 0 151(_arch(_uni))))
		(_sig(_int ExtOut 23 0 151(_arch(_uni))))
		(_sig(_int ALUINB 23 0 151(_arch(_uni))))
		(_sig(_int MemMuxOut 23 0 151(_arch(_uni))))
		(_sig(_int ALUOUT 23 0 151(_arch(_uni))))
		(_sig(_int DMemOut 23 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 152(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1340 0 153(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 25 0 153(_arch(_uni))))
		(_sig(_int RegWrT -1 0 154(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 154(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 154(_arch(_uni))))
		(_sig(_int MemRdT -1 0 154(_arch(_uni))))
		(_sig(_int MemWrT -1 0 154(_arch(_uni))))
		(_sig(_int WBdataT -1 0 154(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 154(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 155(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 26 0 155(_arch(_uni))))
		(_sig(_int clk -1 0 156(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 157(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 158(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__200(_arch 1 0 200(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 214(_prcs(_wait_for)(_trgt(26)))))
			(stim_proc(_arch 3 0 223(_prcs(_wait_for)(_trgt(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688108496376 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688108496377 2023.06.30 10:01:36)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 787f7c79742f286e7c7f6a272d7e797e7c7e7c7e7d)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688108496393 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688108496394 2023.06.30 10:01:36)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 8781808985d0d491db8994dcd2818280858181818e)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688108496407 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688108496408 2023.06.30 10:01:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 97909398c3c1c6819491d4ccc3919691c490929196)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688108496416 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688108496417 2023.06.30 10:01:36)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code a7a0a3f0f3f1f6b1a6a6e1fda3a0a3a0a5a1f1a1f4)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1542          1688108496428 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688108496429 2023.06.30 10:01:36)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code b6b1b7e2b1e0e6a0b4b0f2ece2b0e2b0e0b1b4b1bf)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688108496444 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688108496445 2023.06.30 10:01:36)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code c6c19792c5909ad5c497de9996c092c1c3c1cec5c4)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2304          1688108496459 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688108496460 2023.06.30 10:01:36)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code d6d18784d1818bc080d5c58cd1d083d1d2d1d4d080)
	(_ent
		(_time 1688108219623)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(9))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(9(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(9(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(9(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(9(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(9(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(9(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(9(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686274 131586)
		(134744072 526344)
		(50463490 131586)
		(50529026 131586)
		(50463490 197123)
		(50463235 131842)
		(33751554 131586)
		(33686018 131586)
	)
	(_model . MainControl 8 -1)
)
I 000051 55 876           1688108496476 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688108496477 2023.06.30 10:01:36)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code e5e2e5b7e8b3b5f3e1e4a0bfb0e3e0e2e7e3e0e2ed)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688108496495 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688108496496 2023.06.30 10:01:36)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code f5f2a4a4f5a3a9e6f7f7edaaa5f3a1f2f0f2fdf6f6)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688108496516 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688108496517 2023.06.30 10:01:36)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 04030003025351125000175e5d0205020002000201)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688108496526 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688108496527 2023.06.30 10:01:36)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 14121213134343024010514f411316124212471314)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688108496540 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688108496541 2023.06.30 10:01:36)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 24222020257377322871377f71222123262222222d)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688108496552 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688108496553 2023.06.30 10:01:36)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 242376212572783726753c7b742326222122232270)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 1129          1688108808737 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688108808738 2023.06.30 10:06:48)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 90c39d9f95c6c7879796d6cac3969596c596939698)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688108808755 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688108808756 2023.06.30 10:06:48)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code affca6f8faf9fbb9ada0bff5fda8afa9aca8afa9ac)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688108808775 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688108808776 2023.06.30 10:06:48)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code beecbeeabee8e9a9bbeface5eab8bdb9bab8b7b8e8)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10944         1688108808794 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688108808795 2023.06.30 10:06:48)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code de8dd78d8989dcc889d1cb858cd9ddd888d9dcd9de)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 117(_ent (_in))))
				(_port(_int A 18 0 118(_ent (_in))))
				(_port(_int B 18 0 119(_ent (_in))))
				(_port(_int O 18 0 120(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
				(_port(_int RegSrc -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int Read -1 0 126(_ent (_in))))
				(_port(_int Write -1 0 127(_ent (_in))))
				(_port(_int Address 19 0 128(_ent (_in))))
				(_port(_int Data_in 19 0 129(_ent (_in))))
				(_port(_int Data_out 19 0 130(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 20 0 137(_ent (_in))))
				(_port(_int extend 20 0 138(_ent (_in))))
				(_port(_int branchTarget 20 0 139(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 21 0 145(_ent (_in))))
				(_port(_int ALUzero -1 0 146(_ent (_in))))
				(_port(_int Funct 22 0 147(_ent (_in))))
				(_port(_int PCSrc 21 0 148(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 163(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 166(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 170(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 173(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 176(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 179(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 182(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 185(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 188(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 191(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 194(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 197(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 203(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 206(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 209(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 110(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 118(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 128(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 137(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 145(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 147(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 151(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 23 0 151(_arch(_uni))))
		(_sig(_int adder_in 23 0 151(_arch(_uni))))
		(_sig(_int addr32_pc_next 23 0 151(_arch(_uni))))
		(_sig(_int adder_out 23 0 151(_arch(_uni))))
		(_sig(_int pc_out 23 0 151(_arch(_uni))))
		(_sig(_int pc_in 23 0 151(_arch(_uni))))
		(_sig(_int busAT 23 0 151(_arch(_uni))))
		(_sig(_int busBT 23 0 151(_arch(_uni))))
		(_sig(_int busWT 23 0 151(_arch(_uni))))
		(_sig(_int InstrT 23 0 151(_arch(_uni))))
		(_sig(_int ExtOut 23 0 151(_arch(_uni))))
		(_sig(_int ALUINB 23 0 151(_arch(_uni))))
		(_sig(_int MemMuxOut 23 0 151(_arch(_uni))))
		(_sig(_int ALUOUT 23 0 151(_arch(_uni))))
		(_sig(_int DMemOut 23 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 152(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1340 0 153(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 25 0 153(_arch(_uni))))
		(_sig(_int RegWrT -1 0 154(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 154(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 154(_arch(_uni))))
		(_sig(_int MemRdT -1 0 154(_arch(_uni))))
		(_sig(_int MemWrT -1 0 154(_arch(_uni))))
		(_sig(_int WBdataT -1 0 154(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 154(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 155(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 26 0 155(_arch(_uni))))
		(_sig(_int clk -1 0 156(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 157(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 158(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__200(_arch 1 0 200(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 214(_prcs(_wait_for)(_trgt(26)))))
			(stim_proc(_arch 3 0 223(_prcs(_wait_for)(_trgt(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688108808807 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688108808808 2023.06.30 10:06:48)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code edbfe5bebdbabdfbe9eaffb2b8ebecebe9ebe9ebe8)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688108808819 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688108808820 2023.06.30 10:06:48)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code edbee6bebcbabefbb1e3feb6b8ebe8eaefebebebe4)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688108808836 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688108808837 2023.06.30 10:06:48)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0d5f5d0b0a5b5c1b0e0b4e56590b0c0b5e0a080b0c)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688108808845 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688108808846 2023.06.30 10:06:48)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 0d5f5d0b0a5b5c1b0c0c4b57090a090a0f0b5b0b5e)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1542          1688108808856 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688108808857 2023.06.30 10:06:48)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 1c4e491b4e4a4c0a1e1a5846481a481a4a1b1e1b15)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_trgt(6)(5))(_sens(0)(6)(1)(2)(3(d_15_0))(4))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688108808869 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688108808870 2023.06.30 10:06:48)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 2c7e29297a7a703f2e7d34737c2a782b292b242f2e)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2304          1688108808880 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688108808881 2023.06.30 10:06:48)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 2c7e29287e7b713a7a2f3f762b2a792b282b2e2a7a)
	(_ent
		(_time 1688108219623)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(9))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(9(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(9(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(9(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(9(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(9(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(9(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(9(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686274 131586)
		(134744072 526344)
		(50463490 131586)
		(50529026 131586)
		(50463490 197123)
		(50463235 131842)
		(33751554 131586)
		(33686018 131586)
	)
	(_model . MainControl 8 -1)
)
I 000051 55 876           1688108808897 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688108808898 2023.06.30 10:06:48)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 3b696f3f616d6b2d3f3a7e616e3d3e3c393d3e3c33)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688108808908 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688108808909 2023.06.30 10:06:48)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 4b194e481c1d1758494953141b4d1f4c4e4c434848)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688108808925 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688108808926 2023.06.30 10:06:48)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 5b0908590b0c0e4d0f5f4801025d5a5d5f5d5f5d5e)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688108808933 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688108808934 2023.06.30 10:06:48)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 6a393b6a383d3d7c3e6e2f313f6d686c3c6c396d6a)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688108808949 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688108808950 2023.06.30 10:06:48)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 7a29297b2e2d296c762f69212f7c7f7d787c7c7c73)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688108808958 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688108808959 2023.06.30 10:06:48)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 7a287f7a2e2c2669782b62252a7d787c7f7c7d7c2e)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 1129          1688109045671 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688109045672 2023.06.30 10:10:45)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 29292a2d257f7e3e2e2f6f737a2f2c2f7c2f2a2f21)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688109045689 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688109045690 2023.06.30 10:10:45)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 38383f3d336e6c2e3a3728626a3f383e3b3f383e3b)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688109045707 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688109045708 2023.06.30 10:10:45)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 4849464a151e1f5f4d195a131c4e4b4f4c4e414e1e)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10944         1688109045730 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688109045731 2023.06.30 10:10:45)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 67676066623065713068723c356064613160656067)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 117(_ent (_in))))
				(_port(_int A 18 0 118(_ent (_in))))
				(_port(_int B 18 0 119(_ent (_in))))
				(_port(_int O 18 0 120(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
				(_port(_int RegSrc -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int Read -1 0 126(_ent (_in))))
				(_port(_int Write -1 0 127(_ent (_in))))
				(_port(_int Address 19 0 128(_ent (_in))))
				(_port(_int Data_in 19 0 129(_ent (_in))))
				(_port(_int Data_out 19 0 130(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 20 0 137(_ent (_in))))
				(_port(_int extend 20 0 138(_ent (_in))))
				(_port(_int branchTarget 20 0 139(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 21 0 145(_ent (_in))))
				(_port(_int ALUzero -1 0 146(_ent (_in))))
				(_port(_int Funct 22 0 147(_ent (_in))))
				(_port(_int PCSrc 21 0 148(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 163(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 166(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 170(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 173(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 176(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 179(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 182(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 185(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 188(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 191(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 194(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 197(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 203(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 206(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 209(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 110(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 118(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 128(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 137(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 145(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 147(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 151(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 23 0 151(_arch(_uni))))
		(_sig(_int adder_in 23 0 151(_arch(_uni))))
		(_sig(_int addr32_pc_next 23 0 151(_arch(_uni))))
		(_sig(_int adder_out 23 0 151(_arch(_uni))))
		(_sig(_int pc_out 23 0 151(_arch(_uni))))
		(_sig(_int pc_in 23 0 151(_arch(_uni))))
		(_sig(_int busAT 23 0 151(_arch(_uni))))
		(_sig(_int busBT 23 0 151(_arch(_uni))))
		(_sig(_int busWT 23 0 151(_arch(_uni))))
		(_sig(_int InstrT 23 0 151(_arch(_uni))))
		(_sig(_int ExtOut 23 0 151(_arch(_uni))))
		(_sig(_int ALUINB 23 0 151(_arch(_uni))))
		(_sig(_int MemMuxOut 23 0 151(_arch(_uni))))
		(_sig(_int ALUOUT 23 0 151(_arch(_uni))))
		(_sig(_int DMemOut 23 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 152(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1340 0 153(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 25 0 153(_arch(_uni))))
		(_sig(_int RegWrT -1 0 154(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 154(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 154(_arch(_uni))))
		(_sig(_int MemRdT -1 0 154(_arch(_uni))))
		(_sig(_int MemWrT -1 0 154(_arch(_uni))))
		(_sig(_int WBdataT -1 0 154(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 154(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 155(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 26 0 155(_arch(_uni))))
		(_sig(_int clk -1 0 156(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 157(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 158(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__200(_arch 1 0 200(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 214(_prcs(_wait_for)(_trgt(26)))))
			(stim_proc(_arch 3 0 223(_prcs(_wait_for)(_trgt(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688109045746 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688109045747 2023.06.30 10:10:45)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 777671767420276173706528227176717371737172)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688109045757 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688109045758 2023.06.30 10:10:45)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 8686838885d1d590da8895ddd3808381848080808f)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688109045776 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688109045777 2023.06.30 10:10:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 96979099c3c0c7809590d5cdc2909790c591939097)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688109045787 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688109045788 2023.06.30 10:10:45)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 96979099c3c0c7809797d0cc929192919490c090c5)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1449          1688109045797 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688109045798 2023.06.30 10:10:45)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code a6a7a5f1a1f0f6b0a4a0e2fcf2a0f2a0f0a1a4a1af)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in))))
		(_port(_int Read -1 0 10(_ent(_in))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(6)(5))(_sens(0))(_mon)(_read(6)(1)(2)(3(d_15_0))(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . behav 1 -1)
)
I 000051 55 745           1688109045814 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688109045815 2023.06.30 10:10:45)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code b5b4e6e0b5e3e9a6b7e4adeae5b3e1b2b0b2bdb6b7)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2304          1688109045825 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688109045826 2023.06.30 10:10:45)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code c5c49690c19298d393c6d69fc2c390c2c1c2c7c393)
	(_ent
		(_time 1688108219623)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(9))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(9(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(9(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(9(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(9(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(9(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(9(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(9(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686274 131586)
		(134744072 526344)
		(50463490 131586)
		(50529026 131586)
		(50463490 197123)
		(50463235 131842)
		(33751554 131586)
		(33686018 131586)
	)
	(_model . MainControl 8 -1)
)
I 000051 55 876           1688109045842 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688109045843 2023.06.30 10:10:45)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code d5d4d786d88385c3d1d4908f80d3d0d2d7d3d0d2dd)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688109045861 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688109045862 2023.06.30 10:10:45)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code e4e5b7b6e5b2b8f7e6e6fcbbb4e2b0e3e1e3ece7e7)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688109045878 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688109045879 2023.06.30 10:10:45)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code f4f5f1a5f2a3a1e2a0f0e7aeadf2f5f2f0f2f0f2f1)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688109045886 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688109045887 2023.06.30 10:10:45)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 03030b050354541557074658560401055505500403)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688109045905 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688109045906 2023.06.30 10:10:45)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 13131914154440051f46004846151614111515151a)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688109045914 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688109045915 2023.06.30 10:10:45)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 23227f2625757f3021723b7c732421252625242577)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688109324390 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688109324391 2023.06.30 10:15:24)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code e7b3e4b4e1b1b7f1e5e2a3bdb3e1b3e1b1e0e5e0ee)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000049 55 1129          1688109332204 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688109332205 2023.06.30 10:15:32)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 6c3f6e6c3a3a3b7b6b6a2a363f6a696a396a6f6a64)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688109332220 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688109332221 2023.06.30 10:15:32)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 7c2f7a7d2c2a286a7e736c262e7b7c7a7f7b7c7a7f)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688109332249 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688109332250 2023.06.30 10:15:32)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 9bc994949ccdcc8c9eca89c0cf9d989c9f9d929dcd)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10944         1688109332268 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688109332269 2023.06.30 10:15:32)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code aaf9acfcf9fda8bcfda5bff1f8ada9acfcada8adaa)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 117(_ent (_in))))
				(_port(_int A 18 0 118(_ent (_in))))
				(_port(_int B 18 0 119(_ent (_in))))
				(_port(_int O 18 0 120(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
				(_port(_int RegSrc -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int Read -1 0 126(_ent (_in))))
				(_port(_int Write -1 0 127(_ent (_in))))
				(_port(_int Address 19 0 128(_ent (_in))))
				(_port(_int Data_in 19 0 129(_ent (_in))))
				(_port(_int Data_out 19 0 130(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 20 0 137(_ent (_in))))
				(_port(_int extend 20 0 138(_ent (_in))))
				(_port(_int branchTarget 20 0 139(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 21 0 145(_ent (_in))))
				(_port(_int ALUzero -1 0 146(_ent (_in))))
				(_port(_int Funct 22 0 147(_ent (_in))))
				(_port(_int PCSrc 21 0 148(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 163(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 166(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 170(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 173(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 176(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 179(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 182(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 185(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 188(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 191(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 194(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 197(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 203(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 206(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 209(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 110(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 118(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 128(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 137(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 145(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 147(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 151(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 23 0 151(_arch(_uni))))
		(_sig(_int adder_in 23 0 151(_arch(_uni))))
		(_sig(_int addr32_pc_next 23 0 151(_arch(_uni))))
		(_sig(_int adder_out 23 0 151(_arch(_uni))))
		(_sig(_int pc_out 23 0 151(_arch(_uni))))
		(_sig(_int pc_in 23 0 151(_arch(_uni))))
		(_sig(_int busAT 23 0 151(_arch(_uni))))
		(_sig(_int busBT 23 0 151(_arch(_uni))))
		(_sig(_int busWT 23 0 151(_arch(_uni))))
		(_sig(_int InstrT 23 0 151(_arch(_uni))))
		(_sig(_int ExtOut 23 0 151(_arch(_uni))))
		(_sig(_int ALUINB 23 0 151(_arch(_uni))))
		(_sig(_int MemMuxOut 23 0 151(_arch(_uni))))
		(_sig(_int ALUOUT 23 0 151(_arch(_uni))))
		(_sig(_int DMemOut 23 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 152(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1340 0 153(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 25 0 153(_arch(_uni))))
		(_sig(_int RegWrT -1 0 154(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 154(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 154(_arch(_uni))))
		(_sig(_int MemRdT -1 0 154(_arch(_uni))))
		(_sig(_int MemWrT -1 0 154(_arch(_uni))))
		(_sig(_int WBdataT -1 0 154(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 154(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 155(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 26 0 155(_arch(_uni))))
		(_sig(_int clk -1 0 156(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 157(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 158(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__200(_arch 1 0 200(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 214(_prcs(_wait_for)(_trgt(26)))))
			(stim_proc(_arch 3 0 223(_prcs(_wait_for)(_trgt(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688109332284 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688109332285 2023.06.30 10:15:32)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code bae8bdeeefedeaacbebda8e5efbcbbbcbebcbebcbf)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688109332296 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688109332297 2023.06.30 10:15:32)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code ca99ce9f9e9d99dc96c4d9919fcccfcdc8ccccccc3)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688109332317 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688109332318 2023.06.30 10:15:32)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d98bde8b838f88cfdadf9a828ddfd8df8adedcdfd8)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688109332326 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688109332327 2023.06.30 10:15:32)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code e9bbeebab3bfb8ffe8e8afb3edeeedeeebefbfefba)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688109332338 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688109332339 2023.06.30 10:15:32)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code f9abfba9f1afa9effbfcbda3adffadffaffefbfef0)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688109332353 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688109332354 2023.06.30 10:15:32)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 085a5b0f055e541b0a591057580e5c0f0d0f000b0a)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2304          1688109332362 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688109332363 2023.06.30 10:15:32)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 085a5b0e015f551e5e0b1b520f0e5d0f0c0f0a0e5e)
	(_ent
		(_time 1688108219623)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(9))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(9(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(9(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(9(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(9(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(9(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(9(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(9(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686274 131586)
		(134744072 526344)
		(50463490 131586)
		(50529026 131586)
		(50463490 197123)
		(50463235 131842)
		(33751554 131586)
		(33686018 131586)
	)
	(_model . MainControl 8 -1)
)
I 000051 55 876           1688109332381 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688109332382 2023.06.30 10:15:32)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 27752522287177312326627d72212220252122202f)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688109332396 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688109332397 2023.06.30 10:15:32)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 2775742225717b3425253f787721732022202f2424)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688109332410 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688109332411 2023.06.30 10:15:32)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 37653233326062216333246d6e3136313331333132)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688109332421 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688109332422 2023.06.30 10:15:32)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 47144045431010511343021c124045411141144047)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688109332430 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688109332431 2023.06.30 10:15:32)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 56055355550105405a03450d03505351545050505f)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688109332439 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688109332440 2023.06.30 10:15:32)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 5604055455000a4554074e09065154505350515002)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 1129          1688109642541 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688109642542 2023.06.30 10:20:42)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code a4aaa2f3a5f2f3b3a3a2e2fef7a2a1a2f1a2a7a2ac)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688109642557 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688109642558 2023.06.30 10:20:42)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code c3cdc196c39597d5c1ccd39991c4c3c5c0c4c3c5c0)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688109642583 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688109642584 2023.06.30 10:20:42)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code d3dcd881858584c4d682c18887d5d0d4d7d5dad585)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 10896         1688109642614 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688109642615 2023.06.30 10:20:42)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code f2fcf0a3f2a5f0e4a5fde7a9a0f5f1f4a4f5f0f5f2)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 109(_ent (_in))))
				(_port(_int A 17 0 110(_ent (_in))))
				(_port(_int B 17 0 111(_ent (_in))))
				(_port(_int O 17 0 112(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 10 0 88(_ent (_in))))
				(_port(_int Funct 11 0 89(_ent (_in))))
				(_port(_int ALUOP 12 0 90(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int ALUOP 9 0 80(_ent (_in))))
				(_port(_int zero -1 0 81(_ent (_out))))
				(_port(_int rslt 8 0 82(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 13 0 95(_ent (_in))))
				(_port(_int ExtOp -1 0 96(_ent (_in))))
				(_port(_int dout 14 0 97(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 117(_ent (_in))))
				(_port(_int A 18 0 118(_ent (_in))))
				(_port(_int B 18 0 119(_ent (_in))))
				(_port(_int O 18 0 120(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 15 0 102(_ent (_in))))
				(_port(_int Funct 16 0 103(_ent (_in))))
				(_port(_int RegWr -1 0 104(_ent (_out))))
				(_port(_int EXTOP -1 0 104(_ent (_out))))
				(_port(_int ALUSrc -1 0 104(_ent (_out))))
				(_port(_int MemRd -1 0 104(_ent (_out))))
				(_port(_int MemWr -1 0 104(_ent (_out))))
				(_port(_int WBdata -1 0 104(_ent (_out))))
				(_port(_int RegSrc -1 0 104(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 125(_ent (_in))))
				(_port(_int Read -1 0 126(_ent (_in))))
				(_port(_int Write -1 0 127(_ent (_in))))
				(_port(_int Address 19 0 128(_ent (_in))))
				(_port(_int Data_in 19 0 129(_ent (_in))))
				(_port(_int Data_out 19 0 130(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 20 0 137(_ent (_in))))
				(_port(_int extend 20 0 138(_ent (_in))))
				(_port(_int branchTarget 20 0 139(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 21 0 145(_ent (_in))))
				(_port(_int ALUzero -1 0 146(_ent (_in))))
				(_port(_int Funct 22 0 147(_ent (_in))))
				(_port(_int PCSrc 21 0 148(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 163(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 166(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 170(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 173(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 176(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 179(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 182(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 185(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 188(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 191(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 194(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 197(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 203(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 206(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 209(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 80(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 88(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 89(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1316 0 90(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 95(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1318 0 97(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1320 0 102(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 103(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 110(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1326 0 118(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 128(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 137(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1332 0 145(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 147(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 151(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 23 0 151(_arch(_uni))))
		(_sig(_int adder_in 23 0 151(_arch(_uni))))
		(_sig(_int addr32_pc_next 23 0 151(_arch(_uni))))
		(_sig(_int adder_out 23 0 151(_arch(_uni))))
		(_sig(_int pc_out 23 0 151(_arch(_uni))))
		(_sig(_int pc_in 23 0 151(_arch(_uni))))
		(_sig(_int busAT 23 0 151(_arch(_uni))))
		(_sig(_int busBT 23 0 151(_arch(_uni))))
		(_sig(_int busWT 23 0 151(_arch(_uni))))
		(_sig(_int InstrT 23 0 151(_arch(_uni))))
		(_sig(_int ExtOut 23 0 151(_arch(_uni))))
		(_sig(_int ALUINB 23 0 151(_arch(_uni))))
		(_sig(_int ALUOUT 23 0 151(_arch(_uni))))
		(_sig(_int DMemOut 23 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 152(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1340 0 153(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 25 0 153(_arch(_uni))))
		(_sig(_int RegWrT -1 0 154(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 154(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 154(_arch(_uni))))
		(_sig(_int MemRdT -1 0 154(_arch(_uni))))
		(_sig(_int MemWrT -1 0 154(_arch(_uni))))
		(_sig(_int WBdataT -1 0 154(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 154(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 154(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 155(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 26 0 155(_arch(_uni))))
		(_sig(_int clk -1 0 156(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 157(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 158(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__200(_arch 1 0 200(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 214(_prcs(_wait_for)(_trgt(25)))))
			(stim_proc(_arch 3 0 223(_prcs(_wait_for)(_trgt(26)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688109642635 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688109642636 2023.06.30 10:20:42)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 111e1316144641071516034e441710171517151714)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688109642646 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688109642647 2023.06.30 10:20:42)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 111f1016154642074d1f024a441714161317171718)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1351          1688109642661 Behavioral
(_unit VHDL(alu 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688109642662 2023.06.30 10:20:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 212e2325737770372227627a752720277226242720)
	(_ent
		(_time 1687248597503)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 1 0 8(_ent(_in))))
		(_port(_int zero -1 0 9(_ent(_out))))
		(_port(_int rslt 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 2 0 15(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__30(_arch 1 0 30(_assignment(_trgt(3))(_sens(5)))))
			(line__31(_arch 2 0 31(_assignment(_alias((rslt)(result)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(131586)
		(197122)
		(131842)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1013          1688109642674 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688109642675 2023.06.30 10:20:42)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 313e3334636760273030776b353635363337673762)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688109642684 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688109642685 2023.06.30 10:20:42)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 313e3634316761273334756b653765376736333638)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688109642694 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688109642695 2023.06.30 10:20:42)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 404f174345161c534211581f104614474547484342)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2304          1688109642710 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688109642711 2023.06.30 10:20:42)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 505f075351070d460653430a575605575457525606)
	(_ent
		(_time 1688108219623)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 15(_array -1((_dto i 6 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(9))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(9(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(9(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(9(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(9(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(9(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(9(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(9(6))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (9(0))(9(1))(9(2))(9(3))(9(4))(9(5))(9(6))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33686274 131586)
		(134744072 526344)
		(50463490 131586)
		(50529026 131586)
		(50463490 197123)
		(50463235 131842)
		(33751554 131586)
		(33686018 131586)
	)
	(_model . MainControl 8 -1)
)
I 000051 55 876           1688109642733 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688109642734 2023.06.30 10:20:42)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 606f6661683630766461253a356665676266656768)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688109642754 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688109642755 2023.06.30 10:20:42)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 7f70287f2c29236c7d7d67202f792b787a78777c7c)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688109642772 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688109642773 2023.06.30 10:20:42)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 8e818f81d9d9db98da8a9dd4d7888f888a888a888b)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688109642780 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688109642781 2023.06.30 10:20:42)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 8e808d80d8d9d998da8acbd5db898c88d888dd898e)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688109642789 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688109642790 2023.06.30 10:20:42)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 9e909f91cec9cd8892cb8dc5cb989b999c98989897)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688109642797 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688109642798 2023.06.30 10:20:42)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 9e91c990cec8c28d9ccf86c1ce999c989b989998ca)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 1129          1688112390837 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688112390838 2023.06.30 11:06:30)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 3d323b386c6b6a2a3a3b7b676e3b383b683b3e3b35)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688112390854 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688112390855 2023.06.30 11:06:30)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 4c434e4e1c1a185a4e435c161e4b4c4a4f4b4c4a4f)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688112390870 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688112390871 2023.06.30 11:06:30)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 5c52575f5a0a0b4b590d4e07085a5f5b585a555a0a)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 11748         1688112390893 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688112390894 2023.06.30 11:06:30)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 6b64696a3b3c697d3c397e30396c686d3d6c696c6b)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 18 0 111(_ent (_in))))
				(_port(_int B 18 0 112(_ent (_in))))
				(_port(_int O 18 0 113(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 89(_ent (_in))))
				(_port(_int Funct 12 0 90(_ent (_in))))
				(_port(_int ALUOP 13 0 91(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int SHAMT 9 0 80(_ent (_in))))
				(_port(_int ALUOP 10 0 81(_ent (_in))))
				(_port(_int zero -1 0 82(_ent (_out))))
				(_port(_int rslt 8 0 83(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 96(_ent (_in))))
				(_port(_int ExtOp -1 0 97(_ent (_in))))
				(_port(_int dout 15 0 98(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 118(_ent (_in))))
				(_port(_int A 19 0 119(_ent (_in))))
				(_port(_int B 19 0 120(_ent (_in))))
				(_port(_int O 19 0 121(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 103(_ent (_in))))
				(_port(_int Funct 17 0 104(_ent (_in))))
				(_port(_int RegWr -1 0 105(_ent (_out))))
				(_port(_int EXTOP -1 0 105(_ent (_out))))
				(_port(_int ALUSrc -1 0 105(_ent (_out))))
				(_port(_int MemRd -1 0 105(_ent (_out))))
				(_port(_int MemWr -1 0 105(_ent (_out))))
				(_port(_int WBdata -1 0 105(_ent (_out))))
				(_port(_int RegSrc -1 0 105(_ent (_out))))
				(_port(_int SHFTSrc -1 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 126(_ent (_in))))
				(_port(_int Read -1 0 127(_ent (_in))))
				(_port(_int Write -1 0 128(_ent (_in))))
				(_port(_int Address 20 0 129(_ent (_in))))
				(_port(_int Data_in 20 0 130(_ent (_in))))
				(_port(_int Data_out 20 0 131(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 138(_ent (_in))))
				(_port(_int extend 21 0 139(_ent (_in))))
				(_port(_int branchTarget 21 0 140(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 146(_ent (_in))))
				(_port(_int ALUzero -1 0 147(_ent (_in))))
				(_port(_int Funct 23 0 148(_ent (_in))))
				(_port(_int PCSrc 22 0 149(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 164(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 167(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 171(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 174(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 177(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(SReg))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 180(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 183(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 186(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_implicit)
			(_port
				((a)(a))
				((b)(b))
				((SHAMT)(SHAMT))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
			)
		)
	)
	(_inst Extender_block 0 189(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 192(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 195(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
		)
		(_use(_implicit)
			(_port
				((TypeCode)(TypeCode))
				((Funct)(Funct))
				((RegWr)(RegWr))
				((EXTOP)(EXTOP))
				((ALUSrc)(ALUSrc))
				((MemRd)(MemRd))
				((MemWr)(MemWr))
				((WBdata)(WBdata))
				((RegSrc)(RegSrc))
				((SHFTSrc)(SHFTSrc))
			)
		)
	)
	(_inst DataMem_block 0 198(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 201(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 207(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 210(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 213(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 91(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 96(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 146(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 24 0 152(_arch(_uni))))
		(_sig(_int adder_in 24 0 152(_arch(_uni))))
		(_sig(_int addr32_pc_next 24 0 152(_arch(_uni))))
		(_sig(_int adder_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_in 24 0 152(_arch(_uni))))
		(_sig(_int busAT 24 0 152(_arch(_uni))))
		(_sig(_int busBT 24 0 152(_arch(_uni))))
		(_sig(_int busWT 24 0 152(_arch(_uni))))
		(_sig(_int InstrT 24 0 152(_arch(_uni))))
		(_sig(_int ExtOut 24 0 152(_arch(_uni))))
		(_sig(_int ALUINB 24 0 152(_arch(_uni))))
		(_sig(_int ALUOUT 24 0 152(_arch(_uni))))
		(_sig(_int DMemOut 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 153(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 25 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 154(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 26 0 154(_arch(_uni))))
		(_sig(_int SHFTCount 26 0 154(_arch(_uni))))
		(_sig(_int RegWrT -1 0 155(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 155(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 155(_arch(_uni))))
		(_sig(_int MemRdT -1 0 155(_arch(_uni))))
		(_sig(_int MemWrT -1 0 155(_arch(_uni))))
		(_sig(_int WBdataT -1 0 155(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 155(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 155(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1344 0 156(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 27 0 156(_arch(_uni))))
		(_sig(_int clk -1 0 157(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 158(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 159(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__204(_arch 1 0 204(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 218(_prcs(_wait_for)(_trgt(27)))))
			(stim_proc(_arch 3 0 227(_prcs(_wait_for)(_trgt(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688112390921 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688112390922 2023.06.30 11:06:30)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 8b858885dddcdb9d8f8c99d4de8d8a8d8f8d8f8d8e)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688112390939 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688112390940 2023.06.30 11:06:30)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 9a959a95cecdc98cc69489c1cf9c9f9d989c9c9c93)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1046          1688112390988 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688112390989 2023.06.30 11:06:30)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code c9c7ca9c939f98dfc8998f93cdcecdcecbcf9fcf9a)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688112391010 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688112391011 2023.06.30 11:06:31)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code e8e6eebbe1beb8feeaedacb2bceebceebeefeaefe1)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688112391032 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688112391033 2023.06.30 11:06:31)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code f8f6aea9f5aea4ebfaa9e0a7a8feacfffdfff0fbfa)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 876           1688112391070 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688112391071 2023.06.30 11:06:31)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 27292122287177312326627d72212220252122202f)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688112391090 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688112391091 2023.06.30 11:06:31)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 3739603335616b2435352f686731633032303f3434)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688112391111 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688112391112 2023.06.30 11:06:31)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 46484745421113501242551c1f4047404240424043)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688112391127 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688112391128 2023.06.30 11:06:31)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 56595555530101400252130d035154500050055156)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688112391146 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688112391147 2023.06.30 11:06:31)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 656a6465653236736930763e30636062676363636c)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688112391167 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688112391168 2023.06.30 11:06:31)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 858bd28a85d3d99687d49ddad582878380838283d1)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1654          1688112438142 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688112438143 2023.06.30 11:07:18)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fdf8adadfaabacebfefdbea6a9fbfcfbaefaf8fbfc)
	(_ent
		(_time 1688112438138)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(6))(_sens(0)(1)(3))(_mon)(_read(2)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(4))(_sens(6)))))
			(line__37(_arch 2 0 37(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000052 55 2550          1688112463396 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688112463397 2023.06.30 11:07:43)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code afa0aff8f8f8f2b9f9afbcf5a8a9faa8aba8ada9f9)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463240 33686018)
		(33686024 33686018)
		(33751554 33687560)
		(33751555 33687560)
	)
	(_model . MainControl 9 -1)
)
I 000049 55 1129          1688112466745 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688112466746 2023.06.30 11:07:46)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code bfe9eaebece9e8a8b8b9f9e5ecb9bab9eab9bcb9b7)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688112466760 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688112466761 2023.06.30 11:07:46)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code ce989f9b98989ad8ccc1de949cc9cec8cdc9cec8cd)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688112466774 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688112466775 2023.06.30 11:07:46)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code de89868cde8889c9db8fcc858ad8ddd9dad8d7d888)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 11629         1688112466792 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688112466793 2023.06.30 11:07:46)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code eeb8bfbcb9b9ecf8b9bcfbb5bce9ede8b8e9ece9ee)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 18 0 111(_ent (_in))))
				(_port(_int B 18 0 112(_ent (_in))))
				(_port(_int O 18 0 113(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 89(_ent (_in))))
				(_port(_int Funct 12 0 90(_ent (_in))))
				(_port(_int ALUOP 13 0 91(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int SHAMT 9 0 80(_ent (_in))))
				(_port(_int ALUOP 10 0 81(_ent (_in))))
				(_port(_int zero -1 0 82(_ent (_out))))
				(_port(_int rslt 8 0 83(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 96(_ent (_in))))
				(_port(_int ExtOp -1 0 97(_ent (_in))))
				(_port(_int dout 15 0 98(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 118(_ent (_in))))
				(_port(_int A 19 0 119(_ent (_in))))
				(_port(_int B 19 0 120(_ent (_in))))
				(_port(_int O 19 0 121(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 103(_ent (_in))))
				(_port(_int Funct 17 0 104(_ent (_in))))
				(_port(_int RegWr -1 0 105(_ent (_out))))
				(_port(_int EXTOP -1 0 105(_ent (_out))))
				(_port(_int ALUSrc -1 0 105(_ent (_out))))
				(_port(_int MemRd -1 0 105(_ent (_out))))
				(_port(_int MemWr -1 0 105(_ent (_out))))
				(_port(_int WBdata -1 0 105(_ent (_out))))
				(_port(_int RegSrc -1 0 105(_ent (_out))))
				(_port(_int SHFTSrc -1 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 126(_ent (_in))))
				(_port(_int Read -1 0 127(_ent (_in))))
				(_port(_int Write -1 0 128(_ent (_in))))
				(_port(_int Address 20 0 129(_ent (_in))))
				(_port(_int Data_in 20 0 130(_ent (_in))))
				(_port(_int Data_out 20 0 131(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 138(_ent (_in))))
				(_port(_int extend 21 0 139(_ent (_in))))
				(_port(_int branchTarget 21 0 140(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 146(_ent (_in))))
				(_port(_int ALUzero -1 0 147(_ent (_in))))
				(_port(_int Funct 23 0 148(_ent (_in))))
				(_port(_int PCSrc 22 0 149(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 164(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 167(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 171(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 174(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 177(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(SReg))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 180(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 183(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 186(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 189(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 192(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 195(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
		)
		(_use(_ent . MainControl)
			(_port
				((TypeCode)(TypeCode))
				((Funct)(Funct))
				((RegWr)(RegWr))
				((EXTOP)(EXTOP))
				((ALUSrc)(ALUSrc))
				((MemRd)(MemRd))
				((MemWr)(MemWr))
				((WBdata)(WBdata))
				((RegSrc)(RegSrc))
				((SHFTSrc)(SHFTSrc))
			)
		)
	)
	(_inst DataMem_block 0 198(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 201(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 207(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 210(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 213(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 91(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 96(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 146(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 24 0 152(_arch(_uni))))
		(_sig(_int adder_in 24 0 152(_arch(_uni))))
		(_sig(_int addr32_pc_next 24 0 152(_arch(_uni))))
		(_sig(_int adder_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_in 24 0 152(_arch(_uni))))
		(_sig(_int busAT 24 0 152(_arch(_uni))))
		(_sig(_int busBT 24 0 152(_arch(_uni))))
		(_sig(_int busWT 24 0 152(_arch(_uni))))
		(_sig(_int InstrT 24 0 152(_arch(_uni))))
		(_sig(_int ExtOut 24 0 152(_arch(_uni))))
		(_sig(_int ALUINB 24 0 152(_arch(_uni))))
		(_sig(_int ALUOUT 24 0 152(_arch(_uni))))
		(_sig(_int DMemOut 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 153(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 25 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 154(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 26 0 154(_arch(_uni))))
		(_sig(_int SHFTCount 26 0 154(_arch(_uni))))
		(_sig(_int RegWrT -1 0 155(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 155(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 155(_arch(_uni))))
		(_sig(_int MemRdT -1 0 155(_arch(_uni))))
		(_sig(_int MemWrT -1 0 155(_arch(_uni))))
		(_sig(_int WBdataT -1 0 155(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 155(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 155(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1344 0 156(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 27 0 156(_arch(_uni))))
		(_sig(_int clk -1 0 157(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 158(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 159(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__204(_arch 1 0 204(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 218(_prcs(_wait_for)(_trgt(27)))))
			(stim_proc(_arch 3 0 227(_prcs(_wait_for)(_trgt(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688112466809 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688112466810 2023.06.30 11:07:46)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code fdaaadadadaaadebf9faefa2a8fbfcfbf9fbf9fbf8)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688112466821 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688112466822 2023.06.30 11:07:46)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 0d5b5d0b5c5a5e1b51031e56580b080a0f0b0b0b04)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1654          1688112466839 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688112466840 2023.06.30 11:07:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1d4a4e1a1a4b4c0b1e1d5e46491b1c1b4e1a181b1c)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(6))(_sens(0)(1)(3))(_mon)(_read(2)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(4))(_sens(6)))))
			(line__37(_arch 2 0 37(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688112466855 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688112466856 2023.06.30 11:07:46)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 2c7b7f282c7a7d3a2d7c6a76282b282b2e2a7a2a7f)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688112466865 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688112466866 2023.06.30 11:07:46)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 3c6b6a396e6a6c2a3e397866683a683a6a3b3e3b35)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688112466886 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688112466887 2023.06.30 11:07:46)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 4b1c4d481c1d1758491a53141b4d1f4c4e4c434849)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688112466900 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688112466901 2023.06.30 11:07:46)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 5b0c5d58080c064d0d5b48015c5d0e5c5f5c595d0d)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463240 33686018)
		(33686024 33686018)
		(33751554 33687560)
		(33751555 33687560)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688112466922 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688112466923 2023.06.30 11:07:46)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 6b3c3c6a313d3b7d6f6a2e313e6d6e6c696d6e6c63)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688112466946 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688112466947 2023.06.30 11:07:46)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 8add8c85dedcd699888892d5da8cde8d8f8d828989)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688112466966 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688112466967 2023.06.30 11:07:46)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 9acdca94c9cdcf8cce9e89c0c39c9b9c9e9c9e9c9f)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688112466980 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688112466981 2023.06.30 11:07:46)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code a9fffbfea3fefebffdadecf2fcaeabafffaffaaea9)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688112466994 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688112466995 2023.06.30 11:07:46)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code b9efe9edb5eeeaafb5ecaae2ecbfbcbebbbfbfbfb0)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688112467015 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688112467016 2023.06.30 11:07:47)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code c89fce9cc59e94dbca99d09798cfcacecdcecfce9c)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688112846010 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688112846011 2023.06.30 11:14:06)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 40414d42151617574511521b144643474446494616)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000010001000000000010000110"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000101"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 11402         1688113105032 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688113105033 2023.06.30 11:18:25)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 0809000f025f0a1e5f5a1d535a0f0b0e5e0f0a0f08)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 18 0 111(_ent (_in))))
				(_port(_int B 18 0 112(_ent (_in))))
				(_port(_int O 18 0 113(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 89(_ent (_in))))
				(_port(_int Funct 12 0 90(_ent (_in))))
				(_port(_int ALUOP 13 0 91(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int SHAMT 9 0 80(_ent (_in))))
				(_port(_int ALUOP 10 0 81(_ent (_in))))
				(_port(_int zero -1 0 82(_ent (_out))))
				(_port(_int rslt 8 0 83(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 96(_ent (_in))))
				(_port(_int ExtOp -1 0 97(_ent (_in))))
				(_port(_int dout 15 0 98(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 118(_ent (_in))))
				(_port(_int A 19 0 119(_ent (_in))))
				(_port(_int B 19 0 120(_ent (_in))))
				(_port(_int O 19 0 121(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 103(_ent (_in))))
				(_port(_int Funct 17 0 104(_ent (_in))))
				(_port(_int RegWr -1 0 105(_ent (_out))))
				(_port(_int EXTOP -1 0 105(_ent (_out))))
				(_port(_int ALUSrc -1 0 105(_ent (_out))))
				(_port(_int MemRd -1 0 105(_ent (_out))))
				(_port(_int MemWr -1 0 105(_ent (_out))))
				(_port(_int WBdata -1 0 105(_ent (_out))))
				(_port(_int RegSrc -1 0 105(_ent (_out))))
				(_port(_int SHFTSrc -1 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 126(_ent (_in))))
				(_port(_int Read -1 0 127(_ent (_in))))
				(_port(_int Write -1 0 128(_ent (_in))))
				(_port(_int Address 20 0 129(_ent (_in))))
				(_port(_int Data_in 20 0 130(_ent (_in))))
				(_port(_int Data_out 20 0 131(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 138(_ent (_in))))
				(_port(_int extend 21 0 139(_ent (_in))))
				(_port(_int branchTarget 21 0 140(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 146(_ent (_in))))
				(_port(_int ALUzero -1 0 147(_ent (_in))))
				(_port(_int Funct 23 0 148(_ent (_in))))
				(_port(_int PCSrc 22 0 149(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 164(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 167(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 171(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 174(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 177(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(SReg))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 180(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 183(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 186(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 189(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 192(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 195(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 198(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 201(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 207(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 210(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 213(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 91(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 96(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 146(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 24 0 152(_arch(_uni))))
		(_sig(_int adder_in 24 0 152(_arch(_uni))))
		(_sig(_int addr32_pc_next 24 0 152(_arch(_uni))))
		(_sig(_int adder_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_in 24 0 152(_arch(_uni))))
		(_sig(_int busAT 24 0 152(_arch(_uni))))
		(_sig(_int busBT 24 0 152(_arch(_uni))))
		(_sig(_int busWT 24 0 152(_arch(_uni))))
		(_sig(_int InstrT 24 0 152(_arch(_uni))))
		(_sig(_int ExtOut 24 0 152(_arch(_uni))))
		(_sig(_int ALUINB 24 0 152(_arch(_uni))))
		(_sig(_int ALUOUT 24 0 152(_arch(_uni))))
		(_sig(_int DMemOut 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 153(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 25 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 154(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 26 0 154(_arch(_uni))))
		(_sig(_int SHFTCount 26 0 154(_arch(_uni))))
		(_sig(_int RegWrT -1 0 155(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 155(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 155(_arch(_uni))))
		(_sig(_int MemRdT -1 0 155(_arch(_uni))))
		(_sig(_int MemWrT -1 0 155(_arch(_uni))))
		(_sig(_int WBdataT -1 0 155(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 155(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 155(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1344 0 156(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 27 0 156(_arch(_uni))))
		(_sig(_int clk -1 0 157(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 158(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 159(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__204(_arch 1 0 204(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 218(_prcs(_wait_for)(_trgt(27)))))
			(stim_proc(_arch 3 0 227(_prcs(_wait_for)(_trgt(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 1654          1688113628713 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688113628714 2023.06.30 11:27:08)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a0a0a4f7f3f6f1b6a3a0e3fbf4a6a1a6f3a7a5a6a1)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(6))(_sens(0)(1)(3))(_mon)(_read(2)))))
			(line__36(_arch 1 0 36(_assignment(_trgt(4))(_sens(6)))))
			(line__37(_arch 2 0 37(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000049 55 2065          1688113786445 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688113786446 2023.06.30 11:29:46)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code c6939393939097d393c7d29c95c0c7c095c1c3c390)
	(_ent
		(_time 1688113786443)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1647          1688114262001 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688114262002 2023.06.30 11:37:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 71772670232720677271322a257770772276747770)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__36(_arch 1 0 36(_assignment(_trgt(4))(_sens(6)))))
			(line__37(_arch 2 0 37(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000049 55 1129          1688121312664 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688121312665 2023.06.30 13:35:12)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 21772025257776362627677b722724277427222729)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688121312688 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688121312689 2023.06.30 13:35:12)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 3066353533666426323f206a623730363337303633)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1311          1688121312712 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688121312713 2023.06.30 13:35:12)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 50075c53050607475501420b045653575456595606)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000010001000010000010000110"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 11402         1688121312736 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688121312737 2023.06.30 13:35:12)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 5f095a5d0b085d49080d4a040d585c5909585d585f)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 18 0 111(_ent (_in))))
				(_port(_int B 18 0 112(_ent (_in))))
				(_port(_int O 18 0 113(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 89(_ent (_in))))
				(_port(_int Funct 12 0 90(_ent (_in))))
				(_port(_int ALUOP 13 0 91(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int SHAMT 9 0 80(_ent (_in))))
				(_port(_int ALUOP 10 0 81(_ent (_in))))
				(_port(_int zero -1 0 82(_ent (_out))))
				(_port(_int rslt 8 0 83(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 96(_ent (_in))))
				(_port(_int ExtOp -1 0 97(_ent (_in))))
				(_port(_int dout 15 0 98(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 118(_ent (_in))))
				(_port(_int A 19 0 119(_ent (_in))))
				(_port(_int B 19 0 120(_ent (_in))))
				(_port(_int O 19 0 121(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 103(_ent (_in))))
				(_port(_int Funct 17 0 104(_ent (_in))))
				(_port(_int RegWr -1 0 105(_ent (_out))))
				(_port(_int EXTOP -1 0 105(_ent (_out))))
				(_port(_int ALUSrc -1 0 105(_ent (_out))))
				(_port(_int MemRd -1 0 105(_ent (_out))))
				(_port(_int MemWr -1 0 105(_ent (_out))))
				(_port(_int WBdata -1 0 105(_ent (_out))))
				(_port(_int RegSrc -1 0 105(_ent (_out))))
				(_port(_int SHFTSrc -1 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 126(_ent (_in))))
				(_port(_int Read -1 0 127(_ent (_in))))
				(_port(_int Write -1 0 128(_ent (_in))))
				(_port(_int Address 20 0 129(_ent (_in))))
				(_port(_int Data_in 20 0 130(_ent (_in))))
				(_port(_int Data_out 20 0 131(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 138(_ent (_in))))
				(_port(_int extend 21 0 139(_ent (_in))))
				(_port(_int branchTarget 21 0 140(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 146(_ent (_in))))
				(_port(_int ALUzero -1 0 147(_ent (_in))))
				(_port(_int Funct 23 0 148(_ent (_in))))
				(_port(_int PCSrc 22 0 149(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 164(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 167(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 171(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 174(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 177(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(SReg))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 180(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 183(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 186(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 189(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 192(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 195(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 198(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 201(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 207(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 210(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 213(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 91(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 96(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 146(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 24 0 152(_arch(_uni))))
		(_sig(_int adder_in 24 0 152(_arch(_uni))))
		(_sig(_int addr32_pc_next 24 0 152(_arch(_uni))))
		(_sig(_int adder_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_in 24 0 152(_arch(_uni))))
		(_sig(_int busAT 24 0 152(_arch(_uni))))
		(_sig(_int busBT 24 0 152(_arch(_uni))))
		(_sig(_int busWT 24 0 152(_arch(_uni))))
		(_sig(_int InstrT 24 0 152(_arch(_uni))))
		(_sig(_int ExtOut 24 0 152(_arch(_uni))))
		(_sig(_int ALUINB 24 0 152(_arch(_uni))))
		(_sig(_int ALUOUT 24 0 152(_arch(_uni))))
		(_sig(_int DMemOut 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 153(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 25 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 154(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 26 0 154(_arch(_uni))))
		(_sig(_int SHFTCount 26 0 154(_arch(_uni))))
		(_sig(_int RegWrT -1 0 155(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 155(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 155(_arch(_uni))))
		(_sig(_int MemRdT -1 0 155(_arch(_uni))))
		(_sig(_int MemWrT -1 0 155(_arch(_uni))))
		(_sig(_int WBdataT -1 0 155(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 155(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 155(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1344 0 156(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 27 0 156(_arch(_uni))))
		(_sig(_int clk -1 0 157(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 158(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 159(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__204(_arch 1 0 204(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 218(_prcs(_wait_for)(_trgt(27)))))
			(stim_proc(_arch 3 0 227(_prcs(_wait_for)(_trgt(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688121312767 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688121312768 2023.06.30 13:35:12)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 7e297a7f2f292e687a796c212b787f787a787a787b)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688121312789 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688121312790 2023.06.30 13:35:12)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 9ec89991cec9cd88c2908dc5cb989b999c98989897)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1647          1688121312817 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688121312818 2023.06.30 13:35:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bdeab9e9baebecabbebdfee6e9bbbcbbeebab8bbbc)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__36(_arch 1 0 36(_assignment(_trgt(4))(_sens(6)))))
			(line__37(_arch 2 0 37(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688121312845 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688121312846 2023.06.30 13:35:12)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code cd9ac998ca9b9cdbcc9d8b97c9cac9cacfcb9bcb9e)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688121312874 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688121312875 2023.06.30 13:35:12)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code ecbbedbfbebabcfaeee9a8b6b8eab8eabaebeeebe5)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688121312904 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688121312905 2023.06.30 13:35:12)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 0b5c590c5c5d5718095a13545b0d5f0c0e0c030809)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688121312929 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688121312930 2023.06.30 13:35:12)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 2a7d782e7a7d773c7c2a39702d2c7f2d2e2d282c7c)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463240 33686018)
		(33686024 33686018)
		(33751554 33687560)
		(33751555 33687560)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688121312961 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688121312962 2023.06.30 13:35:12)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 4a1d4949131c1a5c4e4b0f101f4c4f4d484c4f4d42)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688121312989 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688121312990 2023.06.30 13:35:12)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 693e3b68653f357a6b6b7136396f3d6e6c6e616a6a)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688121313019 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688121313020 2023.06.30 13:35:13)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 782f7c78722f2d6e2c7c6b22217e797e7c7e7c7e7d)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688121313044 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688121313045 2023.06.30 13:35:13)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 98ce9e9793cfcf8ecc9cddc3cd9f9a9ece9ecb9f98)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688121313071 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688121313072 2023.06.30 13:35:13)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code b7e1b3e3b5e0e4a1bbe2a4ece2b1b2b0b5b1b1b1be)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688121313092 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688121313093 2023.06.30 13:35:13)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code c7909593c5919bd4c596df9897c0c5c1c2c1c0c193)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688121313116 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688121313117 2023.06.30 13:35:13)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code e6b1e1b5b3b0b7f3b3e7f2bcb5e0e7e0b5e1e3e3b0)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000050 55 11410         1688121853307 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688121853308 2023.06.30 13:44:13)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 01530406025603175653145a530602075706030601)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 18 0 111(_ent (_in))))
				(_port(_int B 18 0 112(_ent (_in))))
				(_port(_int O 18 0 113(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 89(_ent (_in))))
				(_port(_int Funct 12 0 90(_ent (_in))))
				(_port(_int ALUOP 13 0 91(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int SHAMT 9 0 80(_ent (_in))))
				(_port(_int ALUOP 10 0 81(_ent (_in))))
				(_port(_int zero -1 0 82(_ent (_out))))
				(_port(_int rslt 8 0 83(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 96(_ent (_in))))
				(_port(_int ExtOp -1 0 97(_ent (_in))))
				(_port(_int dout 15 0 98(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 118(_ent (_in))))
				(_port(_int A 19 0 119(_ent (_in))))
				(_port(_int B 19 0 120(_ent (_in))))
				(_port(_int O 19 0 121(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 103(_ent (_in))))
				(_port(_int Funct 17 0 104(_ent (_in))))
				(_port(_int RegWr -1 0 105(_ent (_out))))
				(_port(_int EXTOP -1 0 105(_ent (_out))))
				(_port(_int ALUSrc -1 0 105(_ent (_out))))
				(_port(_int MemRd -1 0 105(_ent (_out))))
				(_port(_int MemWr -1 0 105(_ent (_out))))
				(_port(_int WBdata -1 0 105(_ent (_out))))
				(_port(_int RegSrc -1 0 105(_ent (_out))))
				(_port(_int SHFTSrc -1 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 126(_ent (_in))))
				(_port(_int Read -1 0 127(_ent (_in))))
				(_port(_int Write -1 0 128(_ent (_in))))
				(_port(_int Address 20 0 129(_ent (_in))))
				(_port(_int Data_in 20 0 130(_ent (_in))))
				(_port(_int Data_out 20 0 131(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 138(_ent (_in))))
				(_port(_int extend 21 0 139(_ent (_in))))
				(_port(_int branchTarget 21 0 140(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 146(_ent (_in))))
				(_port(_int ALUzero -1 0 147(_ent (_in))))
				(_port(_int Funct 23 0 148(_ent (_in))))
				(_port(_int PCSrc 22 0 149(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 164(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 167(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 171(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 174(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 177(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(busBT(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 180(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 183(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 186(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 189(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 192(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 195(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 198(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 201(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 207(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 210(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 213(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 91(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 96(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 146(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 24 0 152(_arch(_uni))))
		(_sig(_int adder_in 24 0 152(_arch(_uni))))
		(_sig(_int addr32_pc_next 24 0 152(_arch(_uni))))
		(_sig(_int adder_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_in 24 0 152(_arch(_uni))))
		(_sig(_int busAT 24 0 152(_arch(_uni))))
		(_sig(_int busBT 24 0 152(_arch(_uni))))
		(_sig(_int busWT 24 0 152(_arch(_uni))))
		(_sig(_int InstrT 24 0 152(_arch(_uni))))
		(_sig(_int ExtOut 24 0 152(_arch(_uni))))
		(_sig(_int ALUINB 24 0 152(_arch(_uni))))
		(_sig(_int ALUOUT 24 0 152(_arch(_uni))))
		(_sig(_int DMemOut 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 153(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 25 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 154(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 26 0 154(_arch(_uni))))
		(_sig(_int SHFTCount 26 0 154(_arch(_uni))))
		(_sig(_int RegWrT -1 0 155(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 155(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 155(_arch(_uni))))
		(_sig(_int MemRdT -1 0 155(_arch(_uni))))
		(_sig(_int MemWrT -1 0 155(_arch(_uni))))
		(_sig(_int WBdataT -1 0 155(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 155(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 155(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1344 0 156(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 27 0 156(_arch(_uni))))
		(_sig(_int clk -1 0 157(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 158(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 159(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__204(_arch 1 0 204(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 218(_prcs(_wait_for)(_trgt(27)))))
			(stim_proc(_arch 3 0 227(_prcs(_wait_for)(_trgt(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000049 55 1129          1688122762532 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688122762533 2023.06.30 13:59:22)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code a4f0a4f3a5f2f3b3a3a2e2fef7a2a1a2f1a2a7a2ac)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688122762547 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688122762548 2023.06.30 13:59:22)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code b4e0b0e0b3e2e0a2b6bba4eee6b3b4b2b7b3b4b2b7)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1311          1688122762558 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688122762559 2023.06.30 13:59:22)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code c396ce96959594d4c692d19897c5c0c4c7c5cac595)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000010001000010000010000110"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 11411         1688122762572 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688122762573 2023.06.30 13:59:22)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code d387d780d284d1c58481c68881d4d0d585d4d1d4d3)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 18 0 111(_ent (_in))))
				(_port(_int B 18 0 112(_ent (_in))))
				(_port(_int O 18 0 113(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 89(_ent (_in))))
				(_port(_int Funct 12 0 90(_ent (_in))))
				(_port(_int ALUOP 13 0 91(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int SHAMT 9 0 80(_ent (_in))))
				(_port(_int ALUOP 10 0 81(_ent (_in))))
				(_port(_int zero -1 0 82(_ent (_out))))
				(_port(_int rslt 8 0 83(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 96(_ent (_in))))
				(_port(_int ExtOp -1 0 97(_ent (_in))))
				(_port(_int dout 15 0 98(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 118(_ent (_in))))
				(_port(_int A 19 0 119(_ent (_in))))
				(_port(_int B 19 0 120(_ent (_in))))
				(_port(_int O 19 0 121(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 103(_ent (_in))))
				(_port(_int Funct 17 0 104(_ent (_in))))
				(_port(_int RegWr -1 0 105(_ent (_out))))
				(_port(_int EXTOP -1 0 105(_ent (_out))))
				(_port(_int ALUSrc -1 0 105(_ent (_out))))
				(_port(_int MemRd -1 0 105(_ent (_out))))
				(_port(_int MemWr -1 0 105(_ent (_out))))
				(_port(_int WBdata -1 0 105(_ent (_out))))
				(_port(_int RegSrc -1 0 105(_ent (_out))))
				(_port(_int SHFTSrc -1 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 126(_ent (_in))))
				(_port(_int Read -1 0 127(_ent (_in))))
				(_port(_int Write -1 0 128(_ent (_in))))
				(_port(_int Address 20 0 129(_ent (_in))))
				(_port(_int Data_in 20 0 130(_ent (_in))))
				(_port(_int Data_out 20 0 131(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 138(_ent (_in))))
				(_port(_int extend 21 0 139(_ent (_in))))
				(_port(_int branchTarget 21 0 140(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 146(_ent (_in))))
				(_port(_int ALUzero -1 0 147(_ent (_in))))
				(_port(_int Funct 23 0 148(_ent (_in))))
				(_port(_int PCSrc 22 0 149(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 164(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 167(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 171(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 174(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 177(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 180(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 183(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 186(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 189(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 192(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 195(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 198(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 201(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 207(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 210(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 213(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 91(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 96(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 146(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 24 0 152(_arch(_uni))))
		(_sig(_int adder_in 24 0 152(_arch(_uni))))
		(_sig(_int addr32_pc_next 24 0 152(_arch(_uni))))
		(_sig(_int adder_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_in 24 0 152(_arch(_uni))))
		(_sig(_int busAT 24 0 152(_arch(_uni))))
		(_sig(_int busBT 24 0 152(_arch(_uni))))
		(_sig(_int busWT 24 0 152(_arch(_uni))))
		(_sig(_int InstrT 24 0 152(_arch(_uni))))
		(_sig(_int ExtOut 24 0 152(_arch(_uni))))
		(_sig(_int ALUINB 24 0 152(_arch(_uni))))
		(_sig(_int ALUOUT 24 0 152(_arch(_uni))))
		(_sig(_int DMemOut 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 153(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 25 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 154(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 26 0 154(_arch(_uni))))
		(_sig(_int SHFTCount 26 0 154(_arch(_uni))))
		(_sig(_int RegWrT -1 0 155(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 155(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 155(_arch(_uni))))
		(_sig(_int MemRdT -1 0 155(_arch(_uni))))
		(_sig(_int MemWrT -1 0 155(_arch(_uni))))
		(_sig(_int WBdataT -1 0 155(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 155(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 155(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1344 0 156(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 27 0 156(_arch(_uni))))
		(_sig(_int clk -1 0 157(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 158(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 159(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__204(_arch 1 0 204(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 218(_prcs(_wait_for)(_trgt(27)))))
			(stim_proc(_arch 3 0 227(_prcs(_wait_for)(_trgt(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688122762588 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688122762589 2023.06.30 13:59:22)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code e3b6e6b0e4b4b3f5e7e4f1bcb6e5e2e5e7e5e7e5e6)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688122762600 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688122762601 2023.06.30 13:59:22)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code f2a6f4a2f5a5a1e4aefce1a9a7f4f7f5f0f4f4f4fb)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1647          1688122762619 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688122762620 2023.06.30 13:59:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 025706045354531401024159560403045105070403)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__36(_arch 1 0 36(_assignment(_trgt(4))(_sens(6)))))
			(line__37(_arch 2 0 37(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688122762629 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688122762630 2023.06.30 13:59:22)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 025706045354531403524458060506050004540451)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688122762639 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688122762640 2023.06.30 13:59:22)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 11441016114741071314554b451745174716131618)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688122762659 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688122762660 2023.06.30 13:59:22)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 2174702425777d322370397e712775262426292223)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688122762673 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688122762674 2023.06.30 13:59:22)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 3164603431666c276731226b363764363536333767)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463240 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688122762691 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688122762692 2023.06.30 13:59:22)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 40154043481610564441051a154645474246454748)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688122762700 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688122762701 2023.06.30 13:59:22)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 5005015255060c435252480f005604575557585353)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688122762714 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688122762715 2023.06.30 13:59:22)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 60356761623735763464733a396661666466646665)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688122762723 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688122762724 2023.06.30 13:59:22)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 60346560633737763464253b356762663666336760)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688122762737 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688122762738 2023.06.30 13:59:22)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 6f3b686f3c383c79633a7c343a696a686d69696966)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688122762748 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688122762749 2023.06.30 13:59:22)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 7f2a2e7f2c29236c7d2e67202f787d797a7978792b)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688122762757 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688122762758 2023.06.30 13:59:22)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 8edb8a8088d8df9bdb8f9ad4dd888f88dd898b8bd8)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000049 55 1129          1688125517251 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688125517252 2023.06.30 14:45:17)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 43171341451514544445051910454645164540454b)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688125517272 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688125517273 2023.06.30 14:45:17)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 6236366263343674606d7238306562646165626461)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1311          1688125517281 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688125517282 2023.06.30 14:45:17)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 62373f6235343575673370393664616566646b6434)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000010001000010000010000110"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 11411         1688125517291 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688125517292 2023.06.30 14:45:17)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 722626727225706425206729207571742475707572)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 18 0 111(_ent (_in))))
				(_port(_int B 18 0 112(_ent (_in))))
				(_port(_int O 18 0 113(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 89(_ent (_in))))
				(_port(_int Funct 12 0 90(_ent (_in))))
				(_port(_int ALUOP 13 0 91(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int SHAMT 9 0 80(_ent (_in))))
				(_port(_int ALUOP 10 0 81(_ent (_in))))
				(_port(_int zero -1 0 82(_ent (_out))))
				(_port(_int rslt 8 0 83(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 96(_ent (_in))))
				(_port(_int ExtOp -1 0 97(_ent (_in))))
				(_port(_int dout 15 0 98(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 118(_ent (_in))))
				(_port(_int A 19 0 119(_ent (_in))))
				(_port(_int B 19 0 120(_ent (_in))))
				(_port(_int O 19 0 121(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 103(_ent (_in))))
				(_port(_int Funct 17 0 104(_ent (_in))))
				(_port(_int RegWr -1 0 105(_ent (_out))))
				(_port(_int EXTOP -1 0 105(_ent (_out))))
				(_port(_int ALUSrc -1 0 105(_ent (_out))))
				(_port(_int MemRd -1 0 105(_ent (_out))))
				(_port(_int MemWr -1 0 105(_ent (_out))))
				(_port(_int WBdata -1 0 105(_ent (_out))))
				(_port(_int RegSrc -1 0 105(_ent (_out))))
				(_port(_int SHFTSrc -1 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 126(_ent (_in))))
				(_port(_int Read -1 0 127(_ent (_in))))
				(_port(_int Write -1 0 128(_ent (_in))))
				(_port(_int Address 20 0 129(_ent (_in))))
				(_port(_int Data_in 20 0 130(_ent (_in))))
				(_port(_int Data_out 20 0 131(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 138(_ent (_in))))
				(_port(_int extend 21 0 139(_ent (_in))))
				(_port(_int branchTarget 21 0 140(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 146(_ent (_in))))
				(_port(_int ALUzero -1 0 147(_ent (_in))))
				(_port(_int Funct 23 0 148(_ent (_in))))
				(_port(_int PCSrc 22 0 149(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 164(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 167(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 171(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 174(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 177(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 180(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 183(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 186(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 189(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 192(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 195(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 198(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 201(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 207(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 210(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 213(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 91(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 96(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 146(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 24 0 152(_arch(_uni))))
		(_sig(_int adder_in 24 0 152(_arch(_uni))))
		(_sig(_int addr32_pc_next 24 0 152(_arch(_uni))))
		(_sig(_int adder_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_in 24 0 152(_arch(_uni))))
		(_sig(_int busAT 24 0 152(_arch(_uni))))
		(_sig(_int busBT 24 0 152(_arch(_uni))))
		(_sig(_int busWT 24 0 152(_arch(_uni))))
		(_sig(_int InstrT 24 0 152(_arch(_uni))))
		(_sig(_int ExtOut 24 0 152(_arch(_uni))))
		(_sig(_int ALUINB 24 0 152(_arch(_uni))))
		(_sig(_int ALUOUT 24 0 152(_arch(_uni))))
		(_sig(_int DMemOut 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 153(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 25 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 154(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 26 0 154(_arch(_uni))))
		(_sig(_int SHFTCount 26 0 154(_arch(_uni))))
		(_sig(_int RegWrT -1 0 155(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 155(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 155(_arch(_uni))))
		(_sig(_int MemRdT -1 0 155(_arch(_uni))))
		(_sig(_int MemWrT -1 0 155(_arch(_uni))))
		(_sig(_int WBdataT -1 0 155(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 155(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 155(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1344 0 156(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 27 0 156(_arch(_uni))))
		(_sig(_int clk -1 0 157(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 158(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 159(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__204(_arch 1 0 204(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 218(_prcs(_wait_for)(_trgt(27)))))
			(stim_proc(_arch 3 0 227(_prcs(_wait_for)(_trgt(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688125517306 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688125517307 2023.06.30 14:45:17)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 81d4d48f84d6d197858693ded48780878587858784)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688125517322 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688125517323 2023.06.30 14:45:17)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 91c5c79e95c6c287cd9f82cac49794969397979798)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1647          1688125517347 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688125517348 2023.06.30 14:45:17)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a1f4f4f6f3f7f0b7a2a1e2faf5a7a0a7f2a6a4a7a0)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__36(_arch 1 0 36(_assignment(_trgt(4))(_sens(6)))))
			(line__37(_arch 2 0 37(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688125517358 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688125517359 2023.06.30 14:45:17)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code b0e5e5e4e3e6e1a6b1e0f6eab4b7b4b7b2b6e6b6e3)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688125517368 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688125517369 2023.06.30 14:45:17)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code c0959095c19690d6c2c5849a94c694c696c7c2c7c9)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688125517378 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688125517379 2023.06.30 14:45:17)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code c095c094c5969cd3c291d89f90c694c7c5c7c8c3c2)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688125517391 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688125517392 2023.06.30 14:45:17)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code cf9acf9a989892d999cfdc95c8c99ac8cbc8cdc999)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463240 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688125517404 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688125517405 2023.06.30 14:45:17)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code df8a8e8c81898fc9dbde9a858ad9dad8ddd9dad8d7)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688125517417 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688125517418 2023.06.30 14:45:17)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code efbaefbdbcb9b3fcededf7b0bfe9bbe8eae8e7ecec)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688125517438 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688125517439 2023.06.30 14:45:17)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code feaba8afa9a9abe8aafaeda4a7f8fff8faf8faf8fb)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688125517448 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688125517449 2023.06.30 14:45:17)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 0e5a5b08585959185a0a4b555b090c0858085d090e)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688125517472 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688125517473 2023.06.30 14:45:17)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 1e4a49194e494d08124b0d454b181b191c18181817)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688125517482 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688125517483 2023.06.30 14:45:17)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 2d782c287c7b713e2f7c35727d2a2f2b282b2a2b79)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688125517494 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688125517495 2023.06.30 14:45:17)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 3d6869383a6b6c28683c29676e3b3c3b6e3a38386b)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000049 55 1129          1688126470393 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688126470394 2023.06.30 15:01:10)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 77757b76752120607071312d24717271227174717f)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688126470409 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688126470410 2023.06.30 15:01:10)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 87858f8983d1d391858897ddd58087818480878184)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688126470422 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688126470423 2023.06.30 15:01:10)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 97949698c5c1c080919085ccc391949093919e91c1)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00010000010001000010000010000110"\))((_string \"00010000010001000010000010000110"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 11411         1688126470439 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688126470440 2023.06.30 15:01:10)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code a6a4aef0a2f1a4b0f1f4b3fdf4a1a5a0f0a1a4a1a6)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 18 0 111(_ent (_in))))
				(_port(_int B 18 0 112(_ent (_in))))
				(_port(_int O 18 0 113(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 89(_ent (_in))))
				(_port(_int Funct 12 0 90(_ent (_in))))
				(_port(_int ALUOP 13 0 91(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int SHAMT 9 0 80(_ent (_in))))
				(_port(_int ALUOP 10 0 81(_ent (_in))))
				(_port(_int zero -1 0 82(_ent (_out))))
				(_port(_int rslt 8 0 83(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 96(_ent (_in))))
				(_port(_int ExtOp -1 0 97(_ent (_in))))
				(_port(_int dout 15 0 98(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 118(_ent (_in))))
				(_port(_int A 19 0 119(_ent (_in))))
				(_port(_int B 19 0 120(_ent (_in))))
				(_port(_int O 19 0 121(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 103(_ent (_in))))
				(_port(_int Funct 17 0 104(_ent (_in))))
				(_port(_int RegWr -1 0 105(_ent (_out))))
				(_port(_int EXTOP -1 0 105(_ent (_out))))
				(_port(_int ALUSrc -1 0 105(_ent (_out))))
				(_port(_int MemRd -1 0 105(_ent (_out))))
				(_port(_int MemWr -1 0 105(_ent (_out))))
				(_port(_int WBdata -1 0 105(_ent (_out))))
				(_port(_int RegSrc -1 0 105(_ent (_out))))
				(_port(_int SHFTSrc -1 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 126(_ent (_in))))
				(_port(_int Read -1 0 127(_ent (_in))))
				(_port(_int Write -1 0 128(_ent (_in))))
				(_port(_int Address 20 0 129(_ent (_in))))
				(_port(_int Data_in 20 0 130(_ent (_in))))
				(_port(_int Data_out 20 0 131(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 138(_ent (_in))))
				(_port(_int extend 21 0 139(_ent (_in))))
				(_port(_int branchTarget 21 0 140(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 146(_ent (_in))))
				(_port(_int ALUzero -1 0 147(_ent (_in))))
				(_port(_int Funct 23 0 148(_ent (_in))))
				(_port(_int PCSrc 22 0 149(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 164(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 167(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 171(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 174(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 177(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 180(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 183(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 186(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 189(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 192(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 195(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 198(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 201(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 207(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 210(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 213(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 91(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 96(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 146(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 24 0 152(_arch(_uni))))
		(_sig(_int adder_in 24 0 152(_arch(_uni))))
		(_sig(_int addr32_pc_next 24 0 152(_arch(_uni))))
		(_sig(_int adder_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_in 24 0 152(_arch(_uni))))
		(_sig(_int busAT 24 0 152(_arch(_uni))))
		(_sig(_int busBT 24 0 152(_arch(_uni))))
		(_sig(_int busWT 24 0 152(_arch(_uni))))
		(_sig(_int InstrT 24 0 152(_arch(_uni))))
		(_sig(_int ExtOut 24 0 152(_arch(_uni))))
		(_sig(_int ALUINB 24 0 152(_arch(_uni))))
		(_sig(_int ALUOUT 24 0 152(_arch(_uni))))
		(_sig(_int DMemOut 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 153(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 25 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 154(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 26 0 154(_arch(_uni))))
		(_sig(_int SHFTCount 26 0 154(_arch(_uni))))
		(_sig(_int RegWrT -1 0 155(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 155(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 155(_arch(_uni))))
		(_sig(_int MemRdT -1 0 155(_arch(_uni))))
		(_sig(_int MemWrT -1 0 155(_arch(_uni))))
		(_sig(_int WBdataT -1 0 155(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 155(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 155(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1344 0 156(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 27 0 156(_arch(_uni))))
		(_sig(_int clk -1 0 157(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 158(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 159(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__204(_arch 1 0 204(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 218(_prcs(_wait_for)(_trgt(27)))))
			(stim_proc(_arch 3 0 227(_prcs(_wait_for)(_trgt(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688126470452 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688126470453 2023.06.30 15:01:10)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code b6b5bfe2b4e1e6a0b2b1a4e9e3b0b7b0b2b0b2b0b3)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688126470460 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688126470461 2023.06.30 15:01:10)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code c6c4cc93c59195d09ac8d59d93c0c3c1c4c0c0c0cf)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1647          1688126470476 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688126470477 2023.06.30 15:01:10)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d5d6dc87838384c3d6d5968e81d3d4d386d2d0d3d4)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__36(_arch 1 0 36(_assignment(_trgt(4))(_sens(6)))))
			(line__37(_arch 2 0 37(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688126470486 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688126470487 2023.06.30 15:01:10)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code d5d6dc87838384c3d485938fd1d2d1d2d7d383d386)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688126470495 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688126470496 2023.06.30 15:01:10)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code e5e6e9b6e1b3b5f3e7e0a1bfb1e3b1e3b3e2e7e2ec)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688126470505 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688126470506 2023.06.30 15:01:10)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code e5e6b9b7e5b3b9f6e7b4fdbab5e3b1e2e0e2ede6e7)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688126470519 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688126470520 2023.06.30 15:01:10)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code f4f7a8a4f1a3a9e2a2f4e7aef3f2a1f3f0f3f6f2a2)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463240 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688126470536 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688126470537 2023.06.30 15:01:10)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 04070803085254120005415e51020103060201030c)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688126470545 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688126470546 2023.06.30 15:01:10)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 141749121542480716160c4b4412401311131c1717)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688126470559 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688126470560 2023.06.30 15:01:10)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 2320282622747635772730797a2522252725272526)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688126470567 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688126470568 2023.06.30 15:01:10)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 23212a272374743577276678762421257525702423)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688126470584 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688126470585 2023.06.30 15:01:10)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 43414841451410554f16501816454644414545454a)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688126470598 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688126470599 2023.06.30 15:01:10)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 43401e4045151f5041125b1c134441454645444517)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688126470610 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688126470611 2023.06.30 15:01:10)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 52515a510304034707534608015453540155575704)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000049 55 1129          1688126510897 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688126510898 2023.06.30 15:01:50)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code bbeab9efecedecacbcbdfde1e8bdbebdeebdb8bdb3)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688126510914 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688126510915 2023.06.30 15:01:50)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code cb9acd9e9a9d9fddc9c4db9199cccbcdc8cccbcdc8)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1359          1688126510924 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688126510925 2023.06.30 15:01:50)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code cb9bc49ecc9d9cdccdccd9909fcdc8cccfcdc2cd9d)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00001000000001000000000000010100"\))((_string \"00010000010001000010000010000110"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 11411         1688126510936 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688126510937 2023.06.30 15:01:50)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code da8bdc89898dd8cc8d88cf8188ddd9dc8cddd8ddda)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 18 0 111(_ent (_in))))
				(_port(_int B 18 0 112(_ent (_in))))
				(_port(_int O 18 0 113(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 89(_ent (_in))))
				(_port(_int Funct 12 0 90(_ent (_in))))
				(_port(_int ALUOP 13 0 91(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int SHAMT 9 0 80(_ent (_in))))
				(_port(_int ALUOP 10 0 81(_ent (_in))))
				(_port(_int zero -1 0 82(_ent (_out))))
				(_port(_int rslt 8 0 83(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 96(_ent (_in))))
				(_port(_int ExtOp -1 0 97(_ent (_in))))
				(_port(_int dout 15 0 98(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 118(_ent (_in))))
				(_port(_int A 19 0 119(_ent (_in))))
				(_port(_int B 19 0 120(_ent (_in))))
				(_port(_int O 19 0 121(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 103(_ent (_in))))
				(_port(_int Funct 17 0 104(_ent (_in))))
				(_port(_int RegWr -1 0 105(_ent (_out))))
				(_port(_int EXTOP -1 0 105(_ent (_out))))
				(_port(_int ALUSrc -1 0 105(_ent (_out))))
				(_port(_int MemRd -1 0 105(_ent (_out))))
				(_port(_int MemWr -1 0 105(_ent (_out))))
				(_port(_int WBdata -1 0 105(_ent (_out))))
				(_port(_int RegSrc -1 0 105(_ent (_out))))
				(_port(_int SHFTSrc -1 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 126(_ent (_in))))
				(_port(_int Read -1 0 127(_ent (_in))))
				(_port(_int Write -1 0 128(_ent (_in))))
				(_port(_int Address 20 0 129(_ent (_in))))
				(_port(_int Data_in 20 0 130(_ent (_in))))
				(_port(_int Data_out 20 0 131(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 138(_ent (_in))))
				(_port(_int extend 21 0 139(_ent (_in))))
				(_port(_int branchTarget 21 0 140(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 146(_ent (_in))))
				(_port(_int ALUzero -1 0 147(_ent (_in))))
				(_port(_int Funct 23 0 148(_ent (_in))))
				(_port(_int PCSrc 22 0 149(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 164(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 167(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 171(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 174(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 177(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 180(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 183(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 186(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 189(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 192(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 195(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 198(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 201(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 207(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 210(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 213(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 91(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 96(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 146(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 24 0 152(_arch(_uni))))
		(_sig(_int adder_in 24 0 152(_arch(_uni))))
		(_sig(_int addr32_pc_next 24 0 152(_arch(_uni))))
		(_sig(_int adder_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_in 24 0 152(_arch(_uni))))
		(_sig(_int busAT 24 0 152(_arch(_uni))))
		(_sig(_int busBT 24 0 152(_arch(_uni))))
		(_sig(_int busWT 24 0 152(_arch(_uni))))
		(_sig(_int InstrT 24 0 152(_arch(_uni))))
		(_sig(_int ExtOut 24 0 152(_arch(_uni))))
		(_sig(_int ALUINB 24 0 152(_arch(_uni))))
		(_sig(_int ALUOUT 24 0 152(_arch(_uni))))
		(_sig(_int DMemOut 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 153(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 25 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 154(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 26 0 154(_arch(_uni))))
		(_sig(_int SHFTCount 26 0 154(_arch(_uni))))
		(_sig(_int RegWrT -1 0 155(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 155(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 155(_arch(_uni))))
		(_sig(_int MemRdT -1 0 155(_arch(_uni))))
		(_sig(_int MemWrT -1 0 155(_arch(_uni))))
		(_sig(_int WBdataT -1 0 155(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 155(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 155(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1344 0 156(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 27 0 156(_arch(_uni))))
		(_sig(_int clk -1 0 157(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 158(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 159(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__204(_arch 1 0 204(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 218(_prcs(_wait_for)(_trgt(27)))))
			(stim_proc(_arch 3 0 227(_prcs(_wait_for)(_trgt(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688126510951 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688126510952 2023.06.30 15:01:50)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code eabaedb9bfbdbafceeedf8b5bfecebeceeeceeecef)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688126510960 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688126510961 2023.06.30 15:01:50)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code faabfeaaaeada9eca6f4e9a1affcfffdf8fcfcfcf3)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1647          1688126510979 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688126510980 2023.06.30 15:01:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 09590f0f535f581f0a094a525d0f080f5a0e0c0f08)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__36(_arch 1 0 36(_assignment(_trgt(4))(_sens(6)))))
			(line__37(_arch 2 0 37(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688126510990 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688126510991 2023.06.30 15:01:50)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 09590f0f535f581f08594f530d0e0d0e0b0f5f0f5a)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688126511001 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688126511002 2023.06.30 15:01:50)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 19491a1e114f490f1b1c5d434d1f4d1f4f1e1b1e10)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688126511015 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688126511016 2023.06.30 15:01:51)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 28787b2d257e743b2a793077782e7c2f2d2f202b2a)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688126511032 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688126511033 2023.06.30 15:01:51)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 38686b3d316f652e6e382b623f3e6d3f3c3f3a3e6e)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463240 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688126511052 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688126511053 2023.06.30 15:01:51)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 48184a4b481e185e4c490d121d4e4d4f4a4e4d4f40)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688126511061 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688126511062 2023.06.30 15:01:51)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 5707045555010b4455554f080751035052505f5454)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688126511077 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688126511078 2023.06.30 15:01:51)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 67376266623032713363743d3e6166616361636162)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688126511088 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688126511089 2023.06.30 15:01:51)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 77267076732020612373322c227075712171247077)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688126511099 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688126511100 2023.06.30 15:01:51)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 86d7838885d1d5908ad395ddd3808381848080808f)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688126511110 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688126511111 2023.06.30 15:01:51)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 86d6d58985d0da9584d79ed9d681848083808180d2)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688126511121 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688126511122 2023.06.30 15:01:51)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 96c69099c3c0c783c39782ccc5909790c5919393c0)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000049 55 1129          1688127078473 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688127078474 2023.06.30 15:11:18)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code c6c89493c59091d1c1c0809c95c0c3c093c0c5c0ce)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688127078492 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688127078493 2023.06.30 15:11:18)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code e5ebb3b6e3b3b1f3e7eaf5bfb7e2e5e3e6e2e5e3e6)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688127078503 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688127078504 2023.06.30 15:11:18)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code e5eabab6b5b3b2f2e3e2f7beb1e3e6e2e1e3ece3b3)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00011000000000100000000000000100"\))((_string \"00010000000000100000000000000100"\))((_string \"00000000010001000000000010000110"\))((_string \"00001000000001000000000000010100"\))((_string \"00010000010001000010000010000110"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 11411         1688127078514 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688127078515 2023.06.30 15:11:18)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code f4faa2a5f2a3f6e2a3a6e1afa6f3f7f2a2f3f6f3f4)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 18 0 111(_ent (_in))))
				(_port(_int B 18 0 112(_ent (_in))))
				(_port(_int O 18 0 113(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 89(_ent (_in))))
				(_port(_int Funct 12 0 90(_ent (_in))))
				(_port(_int ALUOP 13 0 91(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int SHAMT 9 0 80(_ent (_in))))
				(_port(_int ALUOP 10 0 81(_ent (_in))))
				(_port(_int zero -1 0 82(_ent (_out))))
				(_port(_int rslt 8 0 83(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 96(_ent (_in))))
				(_port(_int ExtOp -1 0 97(_ent (_in))))
				(_port(_int dout 15 0 98(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 118(_ent (_in))))
				(_port(_int A 19 0 119(_ent (_in))))
				(_port(_int B 19 0 120(_ent (_in))))
				(_port(_int O 19 0 121(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 103(_ent (_in))))
				(_port(_int Funct 17 0 104(_ent (_in))))
				(_port(_int RegWr -1 0 105(_ent (_out))))
				(_port(_int EXTOP -1 0 105(_ent (_out))))
				(_port(_int ALUSrc -1 0 105(_ent (_out))))
				(_port(_int MemRd -1 0 105(_ent (_out))))
				(_port(_int MemWr -1 0 105(_ent (_out))))
				(_port(_int WBdata -1 0 105(_ent (_out))))
				(_port(_int RegSrc -1 0 105(_ent (_out))))
				(_port(_int SHFTSrc -1 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 126(_ent (_in))))
				(_port(_int Read -1 0 127(_ent (_in))))
				(_port(_int Write -1 0 128(_ent (_in))))
				(_port(_int Address 20 0 129(_ent (_in))))
				(_port(_int Data_in 20 0 130(_ent (_in))))
				(_port(_int Data_out 20 0 131(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 138(_ent (_in))))
				(_port(_int extend 21 0 139(_ent (_in))))
				(_port(_int branchTarget 21 0 140(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 146(_ent (_in))))
				(_port(_int ALUzero -1 0 147(_ent (_in))))
				(_port(_int Funct 23 0 148(_ent (_in))))
				(_port(_int PCSrc 22 0 149(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 164(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 167(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 171(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 174(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 177(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 180(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 183(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 186(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 189(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 192(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 195(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 198(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 201(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 207(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 210(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 213(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 91(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 96(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 146(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 24 0 152(_arch(_uni))))
		(_sig(_int adder_in 24 0 152(_arch(_uni))))
		(_sig(_int addr32_pc_next 24 0 152(_arch(_uni))))
		(_sig(_int adder_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_in 24 0 152(_arch(_uni))))
		(_sig(_int busAT 24 0 152(_arch(_uni))))
		(_sig(_int busBT 24 0 152(_arch(_uni))))
		(_sig(_int busWT 24 0 152(_arch(_uni))))
		(_sig(_int InstrT 24 0 152(_arch(_uni))))
		(_sig(_int ExtOut 24 0 152(_arch(_uni))))
		(_sig(_int ALUINB 24 0 152(_arch(_uni))))
		(_sig(_int ALUOUT 24 0 152(_arch(_uni))))
		(_sig(_int DMemOut 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 153(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 25 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 154(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 26 0 154(_arch(_uni))))
		(_sig(_int SHFTCount 26 0 154(_arch(_uni))))
		(_sig(_int RegWrT -1 0 155(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 155(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 155(_arch(_uni))))
		(_sig(_int MemRdT -1 0 155(_arch(_uni))))
		(_sig(_int MemWrT -1 0 155(_arch(_uni))))
		(_sig(_int WBdataT -1 0 155(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 155(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 155(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1344 0 156(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 27 0 156(_arch(_uni))))
		(_sig(_int clk -1 0 157(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 158(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 159(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__204(_arch 1 0 204(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 218(_prcs(_wait_for)(_trgt(27)))))
			(stim_proc(_arch 3 0 227(_prcs(_wait_for)(_trgt(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688127078527 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688127078528 2023.06.30 15:11:18)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code f4fba3a4f4a3a4e2f0f3e6aba1f2f5f2f0f2f0f2f1)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688127078540 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688127078541 2023.06.30 15:11:18)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 0452060205535712580a175f51020103060202020d)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1647          1688127078556 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688127078557 2023.06.30 15:11:18)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 237422277375723520236078772522257024262522)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__36(_arch 1 0 36(_assignment(_trgt(4))(_sens(6)))))
			(line__37(_arch 2 0 37(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688127078566 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688127078567 2023.06.30 15:11:18)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 237422277375723522736579272427242125752570)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688127078579 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688127078580 2023.06.30 15:11:18)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 23742727217573352126677977257725752421242a)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688127078589 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688127078590 2023.06.30 15:11:18)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 3364673735656f2031622b6c6335673436343b3031)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688127078600 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688127078601 2023.06.30 15:11:18)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 4314174141141e5515435019444516444744414515)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463240 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688127078619 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688127078620 2023.06.30 15:11:18)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 52055750580402445653170807545755505457555a)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688127078628 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688127078629 2023.06.30 15:11:18)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 5205065055040e4150504a0d0254065557555a5151)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688127078643 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688127078644 2023.06.30 15:11:18)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 71267371722624672575622b287770777577757774)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688127078653 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688127078654 2023.06.30 15:11:18)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 81d7818f83d6d697d585c4dad4868387d787d28681)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688127078669 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688127078670 2023.06.30 15:11:18)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 91c7939e95c6c2879dc482cac49794969397979798)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688127078681 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688127078682 2023.06.30 15:11:18)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code a0f7f4f6a5f6fcb3a2f1b8fff0a7a2a6a5a6a7a6f4)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688127078690 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688127078691 2023.06.30 15:11:18)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code a0f7a1f7f3f6f1b5f5a1b4faf3a6a1a6f3a7a5a5f6)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1667          1688129431227 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688129431228 2023.06.30 15:50:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 343a3331636265223761776f603235326733313235)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__43(_arch 2 0 43(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000049 55 1129          1688129613197 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688129613198 2023.06.30 15:53:33)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 14174413154243031312524e47121112411217121c)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688129613221 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688129613222 2023.06.30 15:53:33)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 2427702023727032262b347e762324222723242227)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688129613246 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688129613247 2023.06.30 15:53:33)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 43411e4115151454454451181745404447454a4515)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000010000000010000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 11411         1688129613281 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688129613282 2023.06.30 15:53:33)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 626136636235607435307739306561643465606562)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 18 0 111(_ent (_in))))
				(_port(_int B 18 0 112(_ent (_in))))
				(_port(_int O 18 0 113(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 89(_ent (_in))))
				(_port(_int Funct 12 0 90(_ent (_in))))
				(_port(_int ALUOP 13 0 91(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int SHAMT 9 0 80(_ent (_in))))
				(_port(_int ALUOP 10 0 81(_ent (_in))))
				(_port(_int zero -1 0 82(_ent (_out))))
				(_port(_int rslt 8 0 83(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 96(_ent (_in))))
				(_port(_int ExtOp -1 0 97(_ent (_in))))
				(_port(_int dout 15 0 98(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 118(_ent (_in))))
				(_port(_int A 19 0 119(_ent (_in))))
				(_port(_int B 19 0 120(_ent (_in))))
				(_port(_int O 19 0 121(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 103(_ent (_in))))
				(_port(_int Funct 17 0 104(_ent (_in))))
				(_port(_int RegWr -1 0 105(_ent (_out))))
				(_port(_int EXTOP -1 0 105(_ent (_out))))
				(_port(_int ALUSrc -1 0 105(_ent (_out))))
				(_port(_int MemRd -1 0 105(_ent (_out))))
				(_port(_int MemWr -1 0 105(_ent (_out))))
				(_port(_int WBdata -1 0 105(_ent (_out))))
				(_port(_int RegSrc -1 0 105(_ent (_out))))
				(_port(_int SHFTSrc -1 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 126(_ent (_in))))
				(_port(_int Read -1 0 127(_ent (_in))))
				(_port(_int Write -1 0 128(_ent (_in))))
				(_port(_int Address 20 0 129(_ent (_in))))
				(_port(_int Data_in 20 0 130(_ent (_in))))
				(_port(_int Data_out 20 0 131(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 138(_ent (_in))))
				(_port(_int extend 21 0 139(_ent (_in))))
				(_port(_int branchTarget 21 0 140(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 146(_ent (_in))))
				(_port(_int ALUzero -1 0 147(_ent (_in))))
				(_port(_int Funct 23 0 148(_ent (_in))))
				(_port(_int PCSrc 22 0 149(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 164(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 167(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 171(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 174(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 177(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 180(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 183(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 186(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 189(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 192(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 195(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 198(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 201(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 207(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 210(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 213(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 91(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 96(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 146(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 24 0 152(_arch(_uni))))
		(_sig(_int adder_in 24 0 152(_arch(_uni))))
		(_sig(_int addr32_pc_next 24 0 152(_arch(_uni))))
		(_sig(_int adder_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_in 24 0 152(_arch(_uni))))
		(_sig(_int busAT 24 0 152(_arch(_uni))))
		(_sig(_int busBT 24 0 152(_arch(_uni))))
		(_sig(_int busWT 24 0 152(_arch(_uni))))
		(_sig(_int InstrT 24 0 152(_arch(_uni))))
		(_sig(_int ExtOut 24 0 152(_arch(_uni))))
		(_sig(_int ALUINB 24 0 152(_arch(_uni))))
		(_sig(_int ALUOUT 24 0 152(_arch(_uni))))
		(_sig(_int DMemOut 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 153(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 25 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 154(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 26 0 154(_arch(_uni))))
		(_sig(_int SHFTCount 26 0 154(_arch(_uni))))
		(_sig(_int RegWrT -1 0 155(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 155(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 155(_arch(_uni))))
		(_sig(_int MemRdT -1 0 155(_arch(_uni))))
		(_sig(_int MemWrT -1 0 155(_arch(_uni))))
		(_sig(_int WBdataT -1 0 155(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 155(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 155(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1344 0 156(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 27 0 156(_arch(_uni))))
		(_sig(_int clk -1 0 157(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 158(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 159(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__204(_arch 1 0 204(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 218(_prcs(_wait_for)(_trgt(27)))))
			(stim_proc(_arch 3 0 227(_prcs(_wait_for)(_trgt(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688129613305 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688129613306 2023.06.30 15:53:33)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 8183d48f84d6d197858693ded48780878587858784)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688129613338 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688129613339 2023.06.30 15:53:33)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code a1a2f7f6a5f6f2b7fdafb2faf4a7a4a6a3a7a7a7a8)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688129613365 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688129613366 2023.06.30 15:53:33)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c0c29595939691d6c395839b94c6c1c693c7c5c6c1)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__43(_arch 2 0 43(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688129613394 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688129613395 2023.06.30 15:53:33)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code cfcd9a9aca999ed9ce9f8995cbc8cbc8cdc999c99c)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688129613421 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688129613422 2023.06.30 15:53:33)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code efedbfbcb8b9bff9edeaabb5bbe9bbe9b9e8ede8e6)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688129613448 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688129613449 2023.06.30 15:53:33)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 0e0c0f095e58521d0c5f16515e085a090b09060d0c)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688129613476 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688129613477 2023.06.30 15:53:33)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 2d2f2c29787a703b7b2d3e772a2b782a292a2f2b7b)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463240 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688129613513 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688129613514 2023.06.30 15:53:33)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 4c4e1c4f171a1c5a484d0916194a494b4e4a494b44)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688129613532 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688129613533 2023.06.30 15:53:33)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 5c5e5d5e0a0a004f5e5e44030c5a085b595b545f5f)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688129613554 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688129613555 2023.06.30 15:53:33)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 7b792c7b2b2c2e6d2f7f6821227d7a7d7f7d7f7d7e)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688129613574 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688129613575 2023.06.30 15:53:33)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 8b88de85dadcdc9ddf8fced0de8c898ddd8dd88c8b)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688129613598 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688129613599 2023.06.30 15:53:33)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code aaa9fdfdfefdf9bca6ffb9f1ffacafada8acacaca3)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688129613626 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688129613627 2023.06.30 15:53:33)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code bab8bbefeeece6a9b8eba2e5eabdb8bcbfbcbdbcee)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688129613657 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688129613658 2023.06.30 15:53:33)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code d9db8d8b838f88cc8cd8cd838adfd8df8adedcdc8f)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000049 55 1129          1688129686486 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688129686487 2023.06.30 15:54:46)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 55540356550302425253130f06535053005356535d)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688129686506 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688129686507 2023.06.30 15:54:46)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 7475267573222062767b642e267374727773747277)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688129686518 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688129686519 2023.06.30 15:54:46)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 74742f75252223637273662f2072777370727d7222)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000001000000000000001100"\))((_string \"00001000000000100000000000011100"\))((_string \"00011000010000000010000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 11411         1688129686527 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688129686528 2023.06.30 15:54:46)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 8485d68b82d38692d3d691dfd6838782d283868384)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 18 0 111(_ent (_in))))
				(_port(_int B 18 0 112(_ent (_in))))
				(_port(_int O 18 0 113(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 89(_ent (_in))))
				(_port(_int Funct 12 0 90(_ent (_in))))
				(_port(_int ALUOP 13 0 91(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int SHAMT 9 0 80(_ent (_in))))
				(_port(_int ALUOP 10 0 81(_ent (_in))))
				(_port(_int zero -1 0 82(_ent (_out))))
				(_port(_int rslt 8 0 83(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 96(_ent (_in))))
				(_port(_int ExtOp -1 0 97(_ent (_in))))
				(_port(_int dout 15 0 98(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 118(_ent (_in))))
				(_port(_int A 19 0 119(_ent (_in))))
				(_port(_int B 19 0 120(_ent (_in))))
				(_port(_int O 19 0 121(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 103(_ent (_in))))
				(_port(_int Funct 17 0 104(_ent (_in))))
				(_port(_int RegWr -1 0 105(_ent (_out))))
				(_port(_int EXTOP -1 0 105(_ent (_out))))
				(_port(_int ALUSrc -1 0 105(_ent (_out))))
				(_port(_int MemRd -1 0 105(_ent (_out))))
				(_port(_int MemWr -1 0 105(_ent (_out))))
				(_port(_int WBdata -1 0 105(_ent (_out))))
				(_port(_int RegSrc -1 0 105(_ent (_out))))
				(_port(_int SHFTSrc -1 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 126(_ent (_in))))
				(_port(_int Read -1 0 127(_ent (_in))))
				(_port(_int Write -1 0 128(_ent (_in))))
				(_port(_int Address 20 0 129(_ent (_in))))
				(_port(_int Data_in 20 0 130(_ent (_in))))
				(_port(_int Data_out 20 0 131(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 138(_ent (_in))))
				(_port(_int extend 21 0 139(_ent (_in))))
				(_port(_int branchTarget 21 0 140(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 146(_ent (_in))))
				(_port(_int ALUzero -1 0 147(_ent (_in))))
				(_port(_int Funct 23 0 148(_ent (_in))))
				(_port(_int PCSrc 22 0 149(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 164(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 167(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 171(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 174(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 177(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 180(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 183(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 186(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 189(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 192(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 195(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 198(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 201(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 207(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 210(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 213(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 91(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 96(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 146(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 24 0 152(_arch(_uni))))
		(_sig(_int adder_in 24 0 152(_arch(_uni))))
		(_sig(_int addr32_pc_next 24 0 152(_arch(_uni))))
		(_sig(_int adder_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_in 24 0 152(_arch(_uni))))
		(_sig(_int busAT 24 0 152(_arch(_uni))))
		(_sig(_int busBT 24 0 152(_arch(_uni))))
		(_sig(_int busWT 24 0 152(_arch(_uni))))
		(_sig(_int InstrT 24 0 152(_arch(_uni))))
		(_sig(_int ExtOut 24 0 152(_arch(_uni))))
		(_sig(_int ALUINB 24 0 152(_arch(_uni))))
		(_sig(_int ALUOUT 24 0 152(_arch(_uni))))
		(_sig(_int DMemOut 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 153(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 25 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 154(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 26 0 154(_arch(_uni))))
		(_sig(_int SHFTCount 26 0 154(_arch(_uni))))
		(_sig(_int RegWrT -1 0 155(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 155(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 155(_arch(_uni))))
		(_sig(_int MemRdT -1 0 155(_arch(_uni))))
		(_sig(_int MemWrT -1 0 155(_arch(_uni))))
		(_sig(_int WBdataT -1 0 155(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 155(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 155(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1344 0 156(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 27 0 156(_arch(_uni))))
		(_sig(_int clk -1 0 157(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 158(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 159(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__204(_arch 1 0 204(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 218(_prcs(_wait_for)(_trgt(27)))))
			(stim_proc(_arch 3 0 227(_prcs(_wait_for)(_trgt(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688129686540 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688129686541 2023.06.30 15:54:46)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 9494c79b94c3c482909386cbc19295929092909291)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688129686553 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688129686554 2023.06.30 15:54:46)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code a3a2f3f4a5f4f0b5ffadb0f8f6a5a6a4a1a5a5a5aa)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688129686575 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688129686576 2023.06.30 15:54:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b3b3e0e7e3e5e2a5b0e6f0e8e7b5b2b5e0b4b6b5b2)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__43(_arch 2 0 43(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688129686587 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688129686588 2023.06.30 15:54:46)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code c3c39096939592d5c2938599c7c4c7c4c1c595c590)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688129686607 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688129686608 2023.06.30 15:54:46)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code d2d28480d18482c4d0d7968886d486d484d5d0d5db)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688129686624 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688129686625 2023.06.30 15:54:46)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code e2e2e4b0e5b4bef1e0b3fabdb2e4b6e5e7e5eae1e0)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688129686636 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688129686637 2023.06.30 15:54:46)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code f1f1f7a1f1a6ace7a7f1e2abf6f7a4f6f5f6f3f7a7)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463240 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688129686660 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688129686661 2023.06.30 15:54:46)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 01015706085751170500445b540704060307040609)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688129686670 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688129686671 2023.06.30 15:54:46)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 1111161715474d021313094e411745161416191212)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688129686684 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688129686685 2023.06.30 15:54:46)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 20207125227775367424337a792621262426242625)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688129686696 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688129686697 2023.06.30 15:54:46)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 30316335336767266434756b653732366636633730)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688129686709 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688129686710 2023.06.30 15:54:46)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 40411142451713564c15531b154645474246464649)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688129686719 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688129686720 2023.06.30 15:54:46)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 4040474345161c534211581f104742464546474614)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688129686736 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688129686737 2023.06.30 15:54:46)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 4f4f1d4d4a191e5a1a4e5b151c494e491c484a4a19)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1667          1688129829392 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688129829393 2023.06.30 15:57:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8f8087818ad9de998cddccd4db898e89dc888a898e)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__44(_arch 2 0 44(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1667          1688129860778 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688129860779 2023.06.30 15:57:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2e292b2a28787f382d7c6d757a282f287d292b282f)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__44(_arch 2 0 44(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1744          1688129906697 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688129906698 2023.06.30 15:58:26)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 90c5969fc3c6c18693c2d3cbc4969196c397959691)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__44(_arch 2 0 44(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1744          1688129927966 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688129927967 2023.06.30 15:58:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a2a5f2f5f3f4f3b4a1f0e1f9f6a4a3a4f1a5a7a4a3)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__44(_arch 2 0 44(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000049 55 1129          1688129934151 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688129934152 2023.06.30 15:58:54)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code cdc9cb989c9b9adacacb8b979ecbc8cb98cbcecbc5)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688129934162 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688129934163 2023.06.30 15:58:54)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code ddd9df8f8a8b89cbdfd2cd878fdadddbdedadddbde)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688129934175 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688129934176 2023.06.30 15:58:54)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code ddd8d68fdc8b8acadbdacf8689dbdedad9dbd4db8b)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000001000000000000001100"\))((_string \"00001000000000100000000000011100"\))((_string \"00011000010000000010000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 11411         1688129934185 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688129934186 2023.06.30 15:58:54)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code ece8eebebdbbeefabbbef9b7beebefeabaebeeebec)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 18 0 111(_ent (_in))))
				(_port(_int B 18 0 112(_ent (_in))))
				(_port(_int O 18 0 113(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 89(_ent (_in))))
				(_port(_int Funct 12 0 90(_ent (_in))))
				(_port(_int ALUOP 13 0 91(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int SHAMT 9 0 80(_ent (_in))))
				(_port(_int ALUOP 10 0 81(_ent (_in))))
				(_port(_int zero -1 0 82(_ent (_out))))
				(_port(_int rslt 8 0 83(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 96(_ent (_in))))
				(_port(_int ExtOp -1 0 97(_ent (_in))))
				(_port(_int dout 15 0 98(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 118(_ent (_in))))
				(_port(_int A 19 0 119(_ent (_in))))
				(_port(_int B 19 0 120(_ent (_in))))
				(_port(_int O 19 0 121(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 103(_ent (_in))))
				(_port(_int Funct 17 0 104(_ent (_in))))
				(_port(_int RegWr -1 0 105(_ent (_out))))
				(_port(_int EXTOP -1 0 105(_ent (_out))))
				(_port(_int ALUSrc -1 0 105(_ent (_out))))
				(_port(_int MemRd -1 0 105(_ent (_out))))
				(_port(_int MemWr -1 0 105(_ent (_out))))
				(_port(_int WBdata -1 0 105(_ent (_out))))
				(_port(_int RegSrc -1 0 105(_ent (_out))))
				(_port(_int SHFTSrc -1 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 126(_ent (_in))))
				(_port(_int Read -1 0 127(_ent (_in))))
				(_port(_int Write -1 0 128(_ent (_in))))
				(_port(_int Address 20 0 129(_ent (_in))))
				(_port(_int Data_in 20 0 130(_ent (_in))))
				(_port(_int Data_out 20 0 131(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 138(_ent (_in))))
				(_port(_int extend 21 0 139(_ent (_in))))
				(_port(_int branchTarget 21 0 140(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 146(_ent (_in))))
				(_port(_int ALUzero -1 0 147(_ent (_in))))
				(_port(_int Funct 23 0 148(_ent (_in))))
				(_port(_int PCSrc 22 0 149(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 164(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 167(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 171(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 174(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 177(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 180(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 183(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 186(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 189(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 192(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 195(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 198(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 201(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 207(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 210(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 213(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 91(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 96(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 146(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 24 0 152(_arch(_uni))))
		(_sig(_int adder_in 24 0 152(_arch(_uni))))
		(_sig(_int addr32_pc_next 24 0 152(_arch(_uni))))
		(_sig(_int adder_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_in 24 0 152(_arch(_uni))))
		(_sig(_int busAT 24 0 152(_arch(_uni))))
		(_sig(_int busBT 24 0 152(_arch(_uni))))
		(_sig(_int busWT 24 0 152(_arch(_uni))))
		(_sig(_int InstrT 24 0 152(_arch(_uni))))
		(_sig(_int ExtOut 24 0 152(_arch(_uni))))
		(_sig(_int ALUINB 24 0 152(_arch(_uni))))
		(_sig(_int ALUOUT 24 0 152(_arch(_uni))))
		(_sig(_int DMemOut 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 153(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 25 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 154(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 26 0 154(_arch(_uni))))
		(_sig(_int SHFTCount 26 0 154(_arch(_uni))))
		(_sig(_int RegWrT -1 0 155(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 155(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 155(_arch(_uni))))
		(_sig(_int MemRdT -1 0 155(_arch(_uni))))
		(_sig(_int MemWrT -1 0 155(_arch(_uni))))
		(_sig(_int WBdataT -1 0 155(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 155(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 155(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1344 0 156(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 27 0 156(_arch(_uni))))
		(_sig(_int clk -1 0 157(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 158(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 159(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__204(_arch 1 0 204(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 218(_prcs(_wait_for)(_trgt(27)))))
			(stim_proc(_arch 3 0 227(_prcs(_wait_for)(_trgt(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688129934203 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688129934204 2023.06.30 15:58:54)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code fcf9ffacababaceaf8fbeea3a9fafdfaf8faf8faf9)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688129934218 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688129934219 2023.06.30 15:58:54)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 0c080d0a5a5b5f1a50021f57590a090b0e0a0a0a05)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1744          1688129934240 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688129934241 2023.06.30 15:58:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1b1e191c1a4d4a0d184958404f1d1a1d481c1e1d1a)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__43(_arch 1 0 43(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__44(_arch 2 0 44(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50463234 50463234 50463234 50463234 50463234 50463234 50463234 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688129934260 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688129934261 2023.06.30 15:58:54)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 3a3f383f386c6b2c3b6a7c603e3d3e3d383c6c3c69)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688129934277 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688129934278 2023.06.30 15:58:54)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 4a4f4d481a1c1a5c484f0e101e4c1e4c1c4d484d43)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688129934288 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688129934289 2023.06.30 15:58:54)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 5a5f0d580e0c0649580b42050a5c0e5d5f5d525958)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688129934296 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688129934297 2023.06.30 15:58:54)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 5a5f0d590a0d074c0c5a49005d5c0f5d5e5d585c0c)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463240 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688129934314 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688129934315 2023.06.30 15:58:54)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 696c6f68683f397f6d682c333c6f6c6e6b6f6c6e61)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688129934326 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688129934327 2023.06.30 15:58:54)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 797c2e79752f256a7b7b6126297f2d7e7c7e717a7a)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688129934336 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688129934337 2023.06.30 15:58:54)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 898c888682dedc9fdd8d9ad3d08f888f8d8f8d8f8c)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688129934347 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688129934348 2023.06.30 15:58:54)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 898d8a8783dede9fdd8dccd2dc8e8b8fdf8fda8e89)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688129934367 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688129934368 2023.06.30 15:58:54)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code a8aca9ffa5fffbbea4fdbbf3fdaeadafaaaeaeaea1)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688129934379 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688129934380 2023.06.30 15:58:54)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code a8adfffea5fef4bbaaf9b0f7f8afaaaeadaeafaefc)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688129934396 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688129934397 2023.06.30 15:58:54)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code b7b2b5e3e3e1e6a2e2b6a3ede4b1b6b1e4b0b2b2e1)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000049 55 1129          1688130221123 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688130221124 2023.06.30 16:03:41)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code c6c8c193c59091d1c1c0809c95c0c3c093c0c5c0ce)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688130221138 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688130221139 2023.06.30 16:03:41)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code d5dbd687d38381c3d7dac58f87d2d5d3d6d2d5d3d6)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688130221162 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688130221163 2023.06.30 16:03:41)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code e5eaefb6b5b3b2f2e3e2f7beb1e3e6e2e1e3ece3b3)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000001000000000000001100"\))((_string \"00001000000000100000000000011100"\))((_string \"00011000010000000010000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 11411         1688130221179 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688130221180 2023.06.30 16:03:41)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 040a0003025306125356115f560307025203060304)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 18 0 111(_ent (_in))))
				(_port(_int B 18 0 112(_ent (_in))))
				(_port(_int O 18 0 113(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 89(_ent (_in))))
				(_port(_int Funct 12 0 90(_ent (_in))))
				(_port(_int ALUOP 13 0 91(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int SHAMT 9 0 80(_ent (_in))))
				(_port(_int ALUOP 10 0 81(_ent (_in))))
				(_port(_int zero -1 0 82(_ent (_out))))
				(_port(_int rslt 8 0 83(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 96(_ent (_in))))
				(_port(_int ExtOp -1 0 97(_ent (_in))))
				(_port(_int dout 15 0 98(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 118(_ent (_in))))
				(_port(_int A 19 0 119(_ent (_in))))
				(_port(_int B 19 0 120(_ent (_in))))
				(_port(_int O 19 0 121(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 103(_ent (_in))))
				(_port(_int Funct 17 0 104(_ent (_in))))
				(_port(_int RegWr -1 0 105(_ent (_out))))
				(_port(_int EXTOP -1 0 105(_ent (_out))))
				(_port(_int ALUSrc -1 0 105(_ent (_out))))
				(_port(_int MemRd -1 0 105(_ent (_out))))
				(_port(_int MemWr -1 0 105(_ent (_out))))
				(_port(_int WBdata -1 0 105(_ent (_out))))
				(_port(_int RegSrc -1 0 105(_ent (_out))))
				(_port(_int SHFTSrc -1 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 126(_ent (_in))))
				(_port(_int Read -1 0 127(_ent (_in))))
				(_port(_int Write -1 0 128(_ent (_in))))
				(_port(_int Address 20 0 129(_ent (_in))))
				(_port(_int Data_in 20 0 130(_ent (_in))))
				(_port(_int Data_out 20 0 131(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 138(_ent (_in))))
				(_port(_int extend 21 0 139(_ent (_in))))
				(_port(_int branchTarget 21 0 140(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 146(_ent (_in))))
				(_port(_int ALUzero -1 0 147(_ent (_in))))
				(_port(_int Funct 23 0 148(_ent (_in))))
				(_port(_int PCSrc 22 0 149(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 164(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 167(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 171(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 174(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 177(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 180(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 183(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 186(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 189(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 192(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 195(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 198(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 201(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 207(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 210(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 213(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 91(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 96(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 146(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 24 0 152(_arch(_uni))))
		(_sig(_int adder_in 24 0 152(_arch(_uni))))
		(_sig(_int addr32_pc_next 24 0 152(_arch(_uni))))
		(_sig(_int adder_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_in 24 0 152(_arch(_uni))))
		(_sig(_int busAT 24 0 152(_arch(_uni))))
		(_sig(_int busBT 24 0 152(_arch(_uni))))
		(_sig(_int busWT 24 0 152(_arch(_uni))))
		(_sig(_int InstrT 24 0 152(_arch(_uni))))
		(_sig(_int ExtOut 24 0 152(_arch(_uni))))
		(_sig(_int ALUINB 24 0 152(_arch(_uni))))
		(_sig(_int ALUOUT 24 0 152(_arch(_uni))))
		(_sig(_int DMemOut 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 153(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 25 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 154(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 26 0 154(_arch(_uni))))
		(_sig(_int SHFTCount 26 0 154(_arch(_uni))))
		(_sig(_int RegWrT -1 0 155(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 155(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 155(_arch(_uni))))
		(_sig(_int MemRdT -1 0 155(_arch(_uni))))
		(_sig(_int MemWrT -1 0 155(_arch(_uni))))
		(_sig(_int WBdataT -1 0 155(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 155(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 155(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1344 0 156(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 27 0 156(_arch(_uni))))
		(_sig(_int clk -1 0 157(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 158(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 159(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__204(_arch 1 0 204(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 218(_prcs(_wait_for)(_trgt(27)))))
			(stim_proc(_arch 3 0 227(_prcs(_wait_for)(_trgt(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688130221195 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688130221196 2023.06.30 16:03:41)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 141b1113144344021013064b411215121012101211)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688130221212 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688130221213 2023.06.30 16:03:41)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 242a222025737732782a377f71222123262222222d)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688130221229 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688130221230 2023.06.30 16:03:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 333c36366365622530607068673532356034363532)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688130221246 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688130221247 2023.06.30 16:03:41)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 333c36366365622532637569373437343135653560)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688130221261 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688130221262 2023.06.30 16:03:41)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 525d5251510402445057160806540654045550555b)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688130221273 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688130221274 2023.06.30 16:03:41)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 525d025055040e4150034a0d0254065557555a5150)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688130221281 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688130221282 2023.06.30 16:03:41)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 626d326261353f7434627138656437656665606434)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463240 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688130221300 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688130221301 2023.06.30 16:03:41)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 727d7372782422647673372827747775707477757a)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688130221314 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688130221315 2023.06.30 16:03:41)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 818ed18e85d7dd92838399ded187d5868486898282)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688130221330 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688130221331 2023.06.30 16:03:41)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 919e979f92c6c487c59582cbc89790979597959794)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688130221344 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688130221345 2023.06.30 16:03:41)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code a1afa5f6a3f6f6b7f5a5e4faf4a6a3a7f7a7f2a6a1)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688130221363 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688130221364 2023.06.30 16:03:41)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code b0beb6e4b5e7e3a6bce5a3ebe5b6b5b7b2b6b6b6b9)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688130221376 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688130221377 2023.06.30 16:03:41)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code c0cf9094c5969cd3c291d89f90c7c2c6c5c6c7c694)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688130221404 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688130221405 2023.06.30 16:03:41)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code dfd0da8dda898eca8adecb858cd9ded98cd8dada89)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000049 55 1129          1688130277787 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688130277788 2023.06.30 16:04:37)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 26262322257071312120607c75202320732025202e)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688130277802 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688130277803 2023.06.30 16:04:37)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 26262722237072302429367c742126202521262025)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688130277823 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688130277824 2023.06.30 16:04:37)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 45444d47151312524342571e1143464241434c4313)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000010000000010000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 11411         1688130277842 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688130277843 2023.06.30 16:04:37)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 55555457520257430207400e075256530352575255)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 18 0 111(_ent (_in))))
				(_port(_int B 18 0 112(_ent (_in))))
				(_port(_int O 18 0 113(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 89(_ent (_in))))
				(_port(_int Funct 12 0 90(_ent (_in))))
				(_port(_int ALUOP 13 0 91(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int SHAMT 9 0 80(_ent (_in))))
				(_port(_int ALUOP 10 0 81(_ent (_in))))
				(_port(_int zero -1 0 82(_ent (_out))))
				(_port(_int rslt 8 0 83(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 96(_ent (_in))))
				(_port(_int ExtOp -1 0 97(_ent (_in))))
				(_port(_int dout 15 0 98(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 118(_ent (_in))))
				(_port(_int A 19 0 119(_ent (_in))))
				(_port(_int B 19 0 120(_ent (_in))))
				(_port(_int O 19 0 121(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 103(_ent (_in))))
				(_port(_int Funct 17 0 104(_ent (_in))))
				(_port(_int RegWr -1 0 105(_ent (_out))))
				(_port(_int EXTOP -1 0 105(_ent (_out))))
				(_port(_int ALUSrc -1 0 105(_ent (_out))))
				(_port(_int MemRd -1 0 105(_ent (_out))))
				(_port(_int MemWr -1 0 105(_ent (_out))))
				(_port(_int WBdata -1 0 105(_ent (_out))))
				(_port(_int RegSrc -1 0 105(_ent (_out))))
				(_port(_int SHFTSrc -1 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 126(_ent (_in))))
				(_port(_int Read -1 0 127(_ent (_in))))
				(_port(_int Write -1 0 128(_ent (_in))))
				(_port(_int Address 20 0 129(_ent (_in))))
				(_port(_int Data_in 20 0 130(_ent (_in))))
				(_port(_int Data_out 20 0 131(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 138(_ent (_in))))
				(_port(_int extend 21 0 139(_ent (_in))))
				(_port(_int branchTarget 21 0 140(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 146(_ent (_in))))
				(_port(_int ALUzero -1 0 147(_ent (_in))))
				(_port(_int Funct 23 0 148(_ent (_in))))
				(_port(_int PCSrc 22 0 149(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 164(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 167(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 171(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 174(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 177(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 180(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 183(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 186(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 189(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 192(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 195(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 198(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 201(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 207(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 210(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 213(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 91(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 96(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 146(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 24 0 152(_arch(_uni))))
		(_sig(_int adder_in 24 0 152(_arch(_uni))))
		(_sig(_int addr32_pc_next 24 0 152(_arch(_uni))))
		(_sig(_int adder_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_in 24 0 152(_arch(_uni))))
		(_sig(_int busAT 24 0 152(_arch(_uni))))
		(_sig(_int busBT 24 0 152(_arch(_uni))))
		(_sig(_int busWT 24 0 152(_arch(_uni))))
		(_sig(_int InstrT 24 0 152(_arch(_uni))))
		(_sig(_int ExtOut 24 0 152(_arch(_uni))))
		(_sig(_int ALUINB 24 0 152(_arch(_uni))))
		(_sig(_int ALUOUT 24 0 152(_arch(_uni))))
		(_sig(_int DMemOut 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 153(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 25 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 154(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 26 0 154(_arch(_uni))))
		(_sig(_int SHFTCount 26 0 154(_arch(_uni))))
		(_sig(_int RegWrT -1 0 155(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 155(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 155(_arch(_uni))))
		(_sig(_int MemRdT -1 0 155(_arch(_uni))))
		(_sig(_int MemWrT -1 0 155(_arch(_uni))))
		(_sig(_int WBdataT -1 0 155(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 155(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 155(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1344 0 156(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 27 0 156(_arch(_uni))))
		(_sig(_int clk -1 0 157(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 158(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 159(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__204(_arch 1 0 204(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 218(_prcs(_wait_for)(_trgt(27)))))
			(stim_proc(_arch 3 0 227(_prcs(_wait_for)(_trgt(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688130277856 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688130277857 2023.06.30 16:04:37)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 64656464643334726063763b316265626062606261)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688130277873 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688130277874 2023.06.30 16:04:37)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 7474777575232762287a672f21727173767272727d)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688130277888 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688130277889 2023.06.30 16:04:37)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8382838dd3d5d29580d0c0d8d7858285d084868582)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688130277904 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688130277905 2023.06.30 16:04:37)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 9392939cc3c5c28592c3d5c9979497949195c595c0)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688130277920 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688130277921 2023.06.30 16:04:37)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code a3a2a6f4a1f5f3b5a1a6e7f9f7a5f7a5f5a4a1a4aa)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688130277933 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688130277934 2023.06.30 16:04:37)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code b2b3e7e7b5e4eea1b0e3aaede2b4e6b5b7b5bab1b0)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688130277944 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688130277945 2023.06.30 16:04:37)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code c2c39797c1959fd494c2d198c5c497c5c6c5c0c494)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463240 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688130277972 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688130277973 2023.06.30 16:04:37)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code d2d3d681d88482c4d6d3978887d4d7d5d0d4d7d5da)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 881           1688130277989 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688130277990 2023.06.30 16:04:37)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code e1e0b4b3e5b7bdf2e3e3f9beb1e7b5e6e4e6e9e2e2)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688130278001 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688130278002 2023.06.30 16:04:37)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code f1f0f2a0f2a6a4e7a5f5e2aba8f7f0f7f5f7f5f7f4)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688130278012 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688130278013 2023.06.30 16:04:38)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 00000206035757165404455b550702065606530700)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688130278024 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688130278025 2023.06.30 16:04:38)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 10101017154743061c45034b451615171216161619)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688130278038 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688130278039 2023.06.30 16:04:38)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 2021762525767c332271387f702722262526272674)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688130278057 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688130278058 2023.06.30 16:04:38)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 2f2e2c2b2a797e3a7a2e3b757c292e297c282a2a79)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000049 55 1129          1688130450178 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688130450179 2023.06.30 16:07:30)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 8c8a8a82dadadb9b8b8acad6df8a898ad98a8f8a84)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688130450196 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688130450197 2023.06.30 16:07:30)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 9c9a9e93cccac88a9e938cc6ce9b9c9a9f9b9c9a9f)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688130450208 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688130450209 2023.06.30 16:07:30)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 9c9b97939acacb8b9a9b8ec7c89a9f9b989a959aca)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 11411         1688130450221 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688130450222 2023.06.30 16:07:30)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code acaaaefafdfbaebafbfeb9f7feabafaafaabaeabac)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int reset -1 0 48(_ent (_in))))
				(_port(_int data_in 4 0 49(_ent (_in))))
				(_port(_int data_out 4 0 50(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 56(_ent (_in))))
				(_port(_int Instr 5 0 57(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 110(_ent (_in))))
				(_port(_int A 18 0 111(_ent (_in))))
				(_port(_int B 18 0 112(_ent (_in))))
				(_port(_int O 18 0 113(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 64(_ent (_in))))
				(_port(_int RegWr -1 0 65(_ent (_in))))
				(_port(_int RA 6 0 66(_ent (_in))))
				(_port(_int RB 6 0 67(_ent (_in))))
				(_port(_int RW 6 0 68(_ent (_in))))
				(_port(_int BUSA 7 0 69(_ent (_out))))
				(_port(_int BUSB 7 0 70(_ent (_out))))
				(_port(_int BUSW 7 0 71(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 89(_ent (_in))))
				(_port(_int Funct 12 0 90(_ent (_in))))
				(_port(_int ALUOP 13 0 91(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 78(_ent (_in))))
				(_port(_int b 8 0 79(_ent (_in))))
				(_port(_int SHAMT 9 0 80(_ent (_in))))
				(_port(_int ALUOP 10 0 81(_ent (_in))))
				(_port(_int zero -1 0 82(_ent (_out))))
				(_port(_int rslt 8 0 83(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 96(_ent (_in))))
				(_port(_int ExtOp -1 0 97(_ent (_in))))
				(_port(_int dout 15 0 98(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 118(_ent (_in))))
				(_port(_int A 19 0 119(_ent (_in))))
				(_port(_int B 19 0 120(_ent (_in))))
				(_port(_int O 19 0 121(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 103(_ent (_in))))
				(_port(_int Funct 17 0 104(_ent (_in))))
				(_port(_int RegWr -1 0 105(_ent (_out))))
				(_port(_int EXTOP -1 0 105(_ent (_out))))
				(_port(_int ALUSrc -1 0 105(_ent (_out))))
				(_port(_int MemRd -1 0 105(_ent (_out))))
				(_port(_int MemWr -1 0 105(_ent (_out))))
				(_port(_int WBdata -1 0 105(_ent (_out))))
				(_port(_int RegSrc -1 0 105(_ent (_out))))
				(_port(_int SHFTSrc -1 0 105(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 126(_ent (_in))))
				(_port(_int Read -1 0 127(_ent (_in))))
				(_port(_int Write -1 0 128(_ent (_in))))
				(_port(_int Address 20 0 129(_ent (_in))))
				(_port(_int Data_in 20 0 130(_ent (_in))))
				(_port(_int Data_out 20 0 131(_ent (_out))))
			)
		)
		(MUX3x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int O 3 0 40(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 138(_ent (_in))))
				(_port(_int extend 21 0 139(_ent (_in))))
				(_port(_int branchTarget 21 0 140(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 146(_ent (_in))))
				(_port(_int ALUzero -1 0 147(_ent (_in))))
				(_port(_int Funct 23 0 148(_ent (_in))))
				(_port(_int PCSrc 22 0 149(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 164(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 167(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 171(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 174(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 177(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 180(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 183(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 186(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 189(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 192(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 195(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 198(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 201(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MUX3x1_block 0 207(_comp MUX3x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((O)(pc_in))
		)
		(_use(_ent . MUX3x1)
		)
	)
	(_inst BranchAdder_block 0 210(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 213(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 56(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 69(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 78(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 80(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 81(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 89(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 91(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 96(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 98(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 103(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 104(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 111(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 129(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 138(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 146(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 148(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 152(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 24 0 152(_arch(_uni))))
		(_sig(_int adder_in 24 0 152(_arch(_uni))))
		(_sig(_int addr32_pc_next 24 0 152(_arch(_uni))))
		(_sig(_int adder_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_out 24 0 152(_arch(_uni))))
		(_sig(_int pc_in 24 0 152(_arch(_uni))))
		(_sig(_int busAT 24 0 152(_arch(_uni))))
		(_sig(_int busBT 24 0 152(_arch(_uni))))
		(_sig(_int busWT 24 0 152(_arch(_uni))))
		(_sig(_int InstrT 24 0 152(_arch(_uni))))
		(_sig(_int ExtOut 24 0 152(_arch(_uni))))
		(_sig(_int ALUINB 24 0 152(_arch(_uni))))
		(_sig(_int ALUOUT 24 0 152(_arch(_uni))))
		(_sig(_int DMemOut 24 0 152(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 153(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 25 0 153(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1342 0 154(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 26 0 154(_arch(_uni))))
		(_sig(_int SHFTCount 26 0 154(_arch(_uni))))
		(_sig(_int RegWrT -1 0 155(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 155(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 155(_arch(_uni))))
		(_sig(_int MemRdT -1 0 155(_arch(_uni))))
		(_sig(_int MemWrT -1 0 155(_arch(_uni))))
		(_sig(_int WBdataT -1 0 155(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 155(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 155(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 155(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1344 0 156(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 27 0 156(_arch(_uni))))
		(_sig(_int clk -1 0 157(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 158(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 159(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__204(_arch 1 0 204(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 218(_prcs(_wait_for)(_trgt(27)))))
			(stim_proc(_arch 3 0 227(_prcs(_wait_for)(_trgt(28)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688130450233 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688130450234 2023.06.30 16:07:30)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code bbbcb8efedecebadbfbca9e4eebdbabdbfbdbfbdbe)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688130450250 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688130450251 2023.06.30 16:07:30)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code cbcdcb9e9c9c98dd97c5d8909ecdceccc9cdcdcdc2)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688130450266 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688130450267 2023.06.30 16:07:30)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code daddd988d88c8bccd98999818edcdbdc89dddfdcdb)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688130450281 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688130450282 2023.06.30 16:07:30)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code eaede9b9e8bcbbfcebbaacb0eeedeeede8ecbcecb9)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688130450295 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688130450296 2023.06.30 16:07:30)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code fafdfcaaaaacaaecf8ffbea0aefcaefcacfdf8fdf3)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688130450310 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688130450311 2023.06.30 16:07:30)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 090e5e0e055f551a0b581156590f5d0e0c0e010a0b)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688130450318 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688130450319 2023.06.30 16:07:30)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 090e5e0f015e541f5f091a530e0f5c0e0d0e0b0f5f)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463240 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688130450337 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688130450338 2023.06.30 16:07:30)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 292e2f2c287f793f2d286c737c2f2c2e2b2f2c2e21)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 881           1688130450347 Behavioral
(_unit VHDL(mux3x1 0 4(behavioral 0 12))
	(_version vef)
	(_time 1688130450348 2023.06.30 16:07:30)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code 292e7e2c257f753a2b2b3176792f7d2e2c2e212a2a)
	(_ent
		(_time 1687271826736)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int O 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688130450360 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688130450361 2023.06.30 16:07:30)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 383f393c326f6d2e6c3c2b62613e393e3c3e3c3e3d)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1023          1688130450368 Beh
(_unit VHDL(pccontrol 0 4(beh 0 12))
	(_version vef)
	(_time 1688130450369 2023.06.30 16:07:30)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 484e4b4a431f1f5e1c4c0d131d4f4a4e1e4e1b4f48)
	(_ent
		(_time 1687286585301)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int PCSrc 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688130450380 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688130450381 2023.06.30 16:07:30)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 57515654550004415b02440c02515250555151515e)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688130450401 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688130450402 2023.06.30 16:07:30)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 6760306665313b7465367f38376065616261606133)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688130450420 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688130450421 2023.06.30 16:07:30)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 77707576232126622276632d247176712470727221)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 934           1688133014573 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 0 13))
	(_version vef)
	(_time 1688133014574 2023.06.30 16:50:14)
	(_source(\../src/MUX3x1.vhd\))
	(_parameters tan)
	(_code b3b6e4e6b5e5efa0b6b3abece3b5e7b4b6b4bbb0b7)
	(_ent
		(_time 1688133014571)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1041          1688134964284 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688134964285 2023.06.30 17:22:44)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code baebbaefebecedadbbefa9e1ebbdb9bdbabdb9bdba)
	(_ent
		(_time 1688134964282)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int stack_pointer 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1117          1688135423330 Beh
(_unit VHDL(pccontrol 0 4(beh 0 13))
	(_version vef)
	(_time 1688135423331 2023.06.30 17:30:23)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code e1b0e5b2e3b6b6f7b5e2a4bab4e6e3e7b7e7b2e6e1)
	(_ent
		(_time 1688135404434)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int stackWr -1 0 8(_ent(_out))))
		(_port(_int stackRd -1 0 8(_ent(_out))))
		(_port(_int PCSrc 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000044 55 1117          1688135424326 Beh
(_unit VHDL(pccontrol 0 4(beh 0 13))
	(_version vef)
	(_time 1688135424327 2023.06.30 17:30:24)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code c998c19cc39e9edf9dca8c929ccecbcf9fcf9acec9)
	(_ent
		(_time 1688135404434)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int ALUzero -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 7(_ent(_in))))
		(_port(_int stackWr -1 0 8(_ent(_out))))
		(_port(_int stackRd -1 0 8(_ent(_out))))
		(_port(_int PCSrc 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 1 -1)
)
I 000044 55 1170          1688135899636 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688135899637 2023.06.30 17:38:19)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 797d7078732e2e6f2d2e3c222c7e7b7f2f7f2a7e79)
	(_ent
		(_time 1688135899634)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int stop -1 0 6(_ent(_in))))
		(_port(_int ALUzero -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 8(_ent(_in))))
		(_port(_int stackWr -1 0 9(_ent(_out))))
		(_port(_int stackRd -1 0 9(_ent(_out))))
		(_port(_int PCSrc 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
		(771)
	)
	(_model . Beh 1 -1)
)
I 000044 55 1170          1688135902599 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688135902600 2023.06.30 17:38:22)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 030006050354541557544658560401055505500403)
	(_ent
		(_time 1688135899633)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int stop -1 0 6(_ent(_in))))
		(_port(_int ALUzero -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 8(_ent(_in))))
		(_port(_int stackWr -1 0 9(_ent(_out))))
		(_port(_int stackRd -1 0 9(_ent(_out))))
		(_port(_int PCSrc 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
		(771)
	)
	(_model . Beh 1 -1)
)
I 000050 55 12392         1688136030070 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688136030071 2023.06.30 17:40:30)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code efebe9bdbbb8edf9b9b8fab4bde8ece9b9e8ede8ef)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 156(_ent (_in))))
				(_port(_int write -1 0 157(_ent (_in))))
				(_port(_int read -1 0 157(_ent (_in))))
				(_port(_int data_in 24 0 158(_ent (_in))))
				(_port(_int data_out 24 0 159(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 147(_ent (_in))))
				(_port(_int stop -1 0 148(_ent (_in))))
				(_port(_int ALUzero -1 0 149(_ent (_in))))
				(_port(_int Funct 23 0 150(_ent (_in))))
				(_port(_int stackWr -1 0 151(_ent (_out))))
				(_port(_int stackRd -1 0 151(_ent (_out))))
				(_port(_int PCSrc 22 0 152(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 174(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 177(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 181(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 184(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 190(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 193(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 196(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 199(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 202(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 205(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 208(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 211(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 217(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 220(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 223(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 226(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 147(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 150(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 158(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 162(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 162(_arch(_uni))))
		(_sig(_int adder_in 25 0 162(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 162(_arch(_uni))))
		(_sig(_int adder_out 25 0 162(_arch(_uni))))
		(_sig(_int pc_out 25 0 162(_arch(_uni))))
		(_sig(_int pc_in 25 0 162(_arch(_uni))))
		(_sig(_int busAT 25 0 162(_arch(_uni))))
		(_sig(_int busBT 25 0 162(_arch(_uni))))
		(_sig(_int busWT 25 0 162(_arch(_uni))))
		(_sig(_int InstrT 25 0 162(_arch(_uni))))
		(_sig(_int ExtOut 25 0 162(_arch(_uni))))
		(_sig(_int ALUINB 25 0 162(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 162(_arch(_uni))))
		(_sig(_int DMemOut 25 0 162(_arch(_uni))))
		(_sig(_int topOfStack 25 0 162(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 163(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 164(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 164(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 164(_arch(_uni))))
		(_sig(_int RegWrT -1 0 165(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 165(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 165(_arch(_uni))))
		(_sig(_int MemRdT -1 0 165(_arch(_uni))))
		(_sig(_int MemWrT -1 0 165(_arch(_uni))))
		(_sig(_int WBdataT -1 0 165(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 165(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 165(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 165(_arch(_uni))))
		(_sig(_int stackWrT -1 0 165(_arch(_uni))))
		(_sig(_int stackRdT -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 166(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 166(_arch(_uni))))
		(_sig(_int clk -1 0 167(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 168(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 169(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__178(_arch 0 0 178(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__214(_arch 1 0 214(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 231(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 240(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000049 55 1129          1688136249557 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688136249558 2023.06.30 17:44:09)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 5b555f580c0d0c4c5c5d1d01085d5e5d0e5d585d53)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688136249573 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688136249574 2023.06.30 17:44:09)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 6b656b6b3a3d3f7d69647b31396c6b6d686c6b6d68)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688136249594 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688136249595 2023.06.30 17:44:09)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 7b74727a7c2d2c6c7d7c69202f7d787c7f7d727d2d)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000000010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12392         1688136249603 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688136249604 2023.06.30 17:44:09)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 8a848a85d9dd889cdcdd9fd1d88d898cdc8d888d8a)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 156(_ent (_in))))
				(_port(_int write -1 0 157(_ent (_in))))
				(_port(_int read -1 0 157(_ent (_in))))
				(_port(_int data_in 24 0 158(_ent (_in))))
				(_port(_int data_out 24 0 159(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 147(_ent (_in))))
				(_port(_int stop -1 0 148(_ent (_in))))
				(_port(_int ALUzero -1 0 149(_ent (_in))))
				(_port(_int Funct 23 0 150(_ent (_in))))
				(_port(_int stackWr -1 0 151(_ent (_out))))
				(_port(_int stackRd -1 0 151(_ent (_out))))
				(_port(_int PCSrc 22 0 152(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 174(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 177(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 181(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 184(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 190(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 193(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 196(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 199(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 202(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 205(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 208(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 211(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 217(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 220(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 223(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 226(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 147(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 150(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 158(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 162(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 162(_arch(_uni))))
		(_sig(_int adder_in 25 0 162(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 162(_arch(_uni))))
		(_sig(_int adder_out 25 0 162(_arch(_uni))))
		(_sig(_int pc_out 25 0 162(_arch(_uni))))
		(_sig(_int pc_in 25 0 162(_arch(_uni))))
		(_sig(_int busAT 25 0 162(_arch(_uni))))
		(_sig(_int busBT 25 0 162(_arch(_uni))))
		(_sig(_int busWT 25 0 162(_arch(_uni))))
		(_sig(_int InstrT 25 0 162(_arch(_uni))))
		(_sig(_int ExtOut 25 0 162(_arch(_uni))))
		(_sig(_int ALUINB 25 0 162(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 162(_arch(_uni))))
		(_sig(_int DMemOut 25 0 162(_arch(_uni))))
		(_sig(_int topOfStack 25 0 162(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 163(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 164(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 164(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 164(_arch(_uni))))
		(_sig(_int RegWrT -1 0 165(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 165(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 165(_arch(_uni))))
		(_sig(_int MemRdT -1 0 165(_arch(_uni))))
		(_sig(_int MemWrT -1 0 165(_arch(_uni))))
		(_sig(_int WBdataT -1 0 165(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 165(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 165(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 165(_arch(_uni))))
		(_sig(_int stackWrT -1 0 165(_arch(_uni))))
		(_sig(_int stackRdT -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 166(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 166(_arch(_uni))))
		(_sig(_int clk -1 0 167(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 168(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 169(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__178(_arch 0 0 178(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__214(_arch 1 0 214(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 231(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 240(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688136249618 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688136249619 2023.06.30 17:44:09)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 9a959b95cfcdca8c9e9d88c5cf9c9b9c9e9c9e9c9f)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688136249629 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688136249630 2023.06.30 17:44:09)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 9a949895cecdc98cc69489c1cf9c9f9d989c9c9c93)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688136249653 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688136249654 2023.06.30 17:44:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b9b6b8ede3efe8afbaeafae2edbfb8bfeabebcbfb8)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688136249673 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688136249674 2023.06.30 17:44:09)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code c9c6c89c939f98dfc8998f93cdcecdcecbcf9fcf9a)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688136249695 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688136249696 2023.06.30 17:44:09)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code e8e7ecbbe1beb8feeaedacb2bceebceebeefeaefe1)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688136249718 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688136249719 2023.06.30 17:44:09)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code f8f7aca9f5aea4ebfaa9e0a7a8feacfffdfff0fbfa)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688136249736 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688136249737 2023.06.30 17:44:09)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 0708520101505a115107145d000152000300050151)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688136249776 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688136249777 2023.06.30 17:44:09)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 36393232386066203237736c63303331343033313e)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688136249799 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688136249800 2023.06.30 17:44:09)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code 4649134545101a5543465e191640124143414e4542)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688136249830 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688136249831 2023.06.30 17:44:09)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 656a6664623230733161763f3c6364636163616360)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1170          1688136249847 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688136249848 2023.06.30 17:44:09)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 757b7474732222632122302e207277732373267275)
	(_ent
		(_time 1688135899633)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int stop -1 0 6(_ent(_in))))
		(_port(_int ALUzero -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 8(_ent(_in))))
		(_port(_int stackWr -1 0 9(_ent(_out))))
		(_port(_int stackRd -1 0 9(_ent(_out))))
		(_port(_int PCSrc 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
		(771)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688136249875 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688136249876 2023.06.30 17:44:09)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 949a979b95c3c78298c187cfc1929193969292929d)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688136249894 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688136249895 2023.06.30 17:44:09)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code a3acf6f5a5f5ffb0a1f2bbfcf3a4a1a5a6a5a4a5f7)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688136249921 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688136249922 2023.06.30 17:44:09)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code c3ccc396939592d696c2d79990c5c2c590c4c6c695)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1041          1688136249939 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688136249940 2023.06.30 17:44:09)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code d2dcd081d08485c5d387c18983d5d1d5d2d5d1d5d2)
	(_ent
		(_time 1688134964281)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int stack_pointer 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000049 55 1129          1688136267658 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688136267659 2023.06.30 17:44:27)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 095a0a0f055f5e1e0e0f4f535a0f0c0f5c0f0a0f01)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688136267675 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688136267676 2023.06.30 17:44:27)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 194a1e1e134f4d0f1b1609434b1e191f1a1e191f1a)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688136267688 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688136267689 2023.06.30 17:44:27)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 287a262c757e7f3f2e2f3a737c2e2b2f2c2e212e7e)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000000010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12392         1688136267700 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688136267701 2023.06.30 17:44:27)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 386b3f3c326f3a2e6e6f2d636a3f3b3e6e3f3a3f38)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 156(_ent (_in))))
				(_port(_int write -1 0 157(_ent (_in))))
				(_port(_int read -1 0 157(_ent (_in))))
				(_port(_int data_in 24 0 158(_ent (_in))))
				(_port(_int data_out 24 0 159(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int TypeCode 22 0 147(_ent (_in))))
				(_port(_int stop -1 0 148(_ent (_in))))
				(_port(_int ALUzero -1 0 149(_ent (_in))))
				(_port(_int Funct 23 0 150(_ent (_in))))
				(_port(_int stackWr -1 0 151(_ent (_out))))
				(_port(_int stackRd -1 0 151(_ent (_out))))
				(_port(_int PCSrc 22 0 152(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 174(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 177(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 181(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 184(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 190(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 193(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 196(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 199(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 202(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 205(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 208(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 211(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 217(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 220(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 223(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 226(_comp PCControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 147(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 150(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 158(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 162(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 162(_arch(_uni))))
		(_sig(_int adder_in 25 0 162(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 162(_arch(_uni))))
		(_sig(_int adder_out 25 0 162(_arch(_uni))))
		(_sig(_int pc_out 25 0 162(_arch(_uni))))
		(_sig(_int pc_in 25 0 162(_arch(_uni))))
		(_sig(_int busAT 25 0 162(_arch(_uni))))
		(_sig(_int busBT 25 0 162(_arch(_uni))))
		(_sig(_int busWT 25 0 162(_arch(_uni))))
		(_sig(_int InstrT 25 0 162(_arch(_uni))))
		(_sig(_int ExtOut 25 0 162(_arch(_uni))))
		(_sig(_int ALUINB 25 0 162(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 162(_arch(_uni))))
		(_sig(_int DMemOut 25 0 162(_arch(_uni))))
		(_sig(_int topOfStack 25 0 162(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 163(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 164(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 164(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 164(_arch(_uni))))
		(_sig(_int RegWrT -1 0 165(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 165(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 165(_arch(_uni))))
		(_sig(_int MemRdT -1 0 165(_arch(_uni))))
		(_sig(_int MemWrT -1 0 165(_arch(_uni))))
		(_sig(_int WBdataT -1 0 165(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 165(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 165(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 165(_arch(_uni))))
		(_sig(_int stackWrT -1 0 165(_arch(_uni))))
		(_sig(_int stackRdT -1 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 166(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 166(_arch(_uni))))
		(_sig(_int clk -1 0 167(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 168(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 169(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__178(_arch 0 0 178(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__214(_arch 1 0 214(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 231(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 240(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688136267712 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688136267713 2023.06.30 17:44:27)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 481a4e4a441f185e4c4f5a171d4e494e4c4e4c4e4d)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688136267724 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688136267725 2023.06.30 17:44:27)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 481b4d4a451f1b5e14465b131d4e4d4f4a4e4e4e41)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688136267742 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688136267743 2023.06.30 17:44:27)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 67356167333136716434243c336166613460626166)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688136267761 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688136267762 2023.06.30 17:44:27)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 76247077232027607726302c727172717470207025)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688136267777 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688136267778 2023.06.30 17:44:27)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 86d4858881d0d6908483c2dcd280d280d08184818f)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688136267793 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688136267794 2023.06.30 17:44:27)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 96c4c59895c0ca8594c78ec9c690c29193919e9594)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688136267804 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688136267805 2023.06.30 17:44:27)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code a5f7f6f2a1f2f8b3f3a5b6ffa2a3f0a2a1a2a7a3f3)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688136267820 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688136267821 2023.06.30 17:44:27)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code b5e7b7e0b8e3e5a3b1b4f0efe0b3b0b2b7b3b0b2bd)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688136267830 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688136267831 2023.06.30 17:44:27)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code b5e7e6e0b5e3e9a6b0b5adeae5b3e1b2b0b2bdb6b1)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688136267841 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688136267842 2023.06.30 17:44:27)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code c597c091c29290d391c1d69f9cc3c4c3c1c3c1c3c0)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1170          1688136267853 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688136267854 2023.06.30 17:44:27)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code d487d386d38383c28083918f81d3d6d282d287d3d4)
	(_ent
		(_time 1688135899633)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int stop -1 0 6(_ent(_in))))
		(_port(_int ALUzero -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 8(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 8(_ent(_in))))
		(_port(_int stackWr -1 0 9(_ent(_out))))
		(_port(_int stackRd -1 0 9(_ent(_out))))
		(_port(_int PCSrc 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
		(771)
	)
	(_model . Beh 1 -1)
)
I 000049 55 2392          1688136267863 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688136267864 2023.06.30 17:44:27)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code d487d186d58387c2d881c78f81d2d1d3d6d2d2d2dd)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688136267881 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688136267882 2023.06.30 17:44:27)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code f3a1a0a2f5a5afe0f1a2ebaca3f4f1f5f6f5f4f5a7)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688136267897 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688136267898 2023.06.30 17:44:27)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 03510a055355521656021759500502055004060655)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1041          1688136267912 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688136267913 2023.06.30 17:44:27)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code 035008040055541402561058520400040304000403)
	(_ent
		(_time 1688134964281)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int stack_pointer 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1411          1688137716491 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688137716492 2023.06.30 18:08:36)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 95c4979a93c2c283c096d0cec0929793c393c69295)
	(_ent
		(_time 1688137716489)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int stop -1 0 6(_ent(_in))))
		(_port(_int ALUzero -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(3)(1))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(2)(4)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
		(771)
	)
	(_model . Beh 2 -1)
)
I 000044 55 1411          1688137717793 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688137717794 2023.06.30 18:08:37)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code a6f7a1f1a3f1f1b0f3a5e3fdf3a1a4a0f0a0f5a1a6)
	(_ent
		(_time 1688137716488)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int stop -1 0 6(_ent(_in))))
		(_port(_int ALUzero -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(3)(1))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(2)(4)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
		(771)
	)
	(_model . Beh 2 -1)
)
I 000049 55 1129          1688137721459 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688137721460 2023.06.30 18:08:41)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code fef9ffaeaea8a9e9f9f8b8a4adf8fbf8abf8fdf8f6)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688137721475 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688137721476 2023.06.30 18:08:41)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 0d0a0b0b5a5b591b0f021d575f0a0d0b0e0a0d0b0e)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688137721485 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688137721486 2023.06.30 18:08:41)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 0d0b020b0c5b5a1a0b0a1f56590b0e0a090b040b5b)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000000010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 900           1688137721516 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688137721517 2023.06.30 18:08:41)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 2c2a2b287b7b7c3a282b3e73792a2d2a282a282a29)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688137721537 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688137721538 2023.06.30 18:08:41)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 4c4b484e1a1b1f5a10425f17194a494b4e4a4a4a45)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688137721559 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688137721560 2023.06.30 18:08:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5b5d5c585a0d0a4d580818000f5d5a5d085c5e5d5a)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688137721587 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688137721588 2023.06.30 18:08:41)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 7b7d7c7a7a2d2a6d7a2b3d217f7c7f7c797d2d7d28)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688137721607 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688137721608 2023.06.30 18:08:41)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 8a8c8884dadcda9c888fced0de8cde8cdc8d888d83)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688137721630 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688137721631 2023.06.30 18:08:41)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code a9affbffa5fff5baabf8b1f6f9affdaeacaea1aaab)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688137721649 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688137721650 2023.06.30 18:08:41)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code b9bfebedb1eee4afefb9aae3bebfecbebdbebbbfef)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688137721679 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688137721680 2023.06.30 18:08:41)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code d8dedb8bd88e88cedcd99d828ddedddfdadedddfd0)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688137721699 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688137721700 2023.06.30 18:08:41)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code e8eebabae5beb4fbede8f0b7b8eebcefedefe0ebec)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688137721723 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688137721724 2023.06.30 18:08:41)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code f8fefca9f2afadeeacfceba2a1fef9fefcfefcfefd)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1411          1688137721744 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688137721745 2023.06.30 18:08:41)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 17101010134040014214524c421015114111441017)
	(_ent
		(_time 1688137716488)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_port(_int stop -1 0 6(_ent(_in))))
		(_port(_int ALUzero -1 0 7(_ent(_in))))
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(3)(1))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(2)(4)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
		(771)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688137721764 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688137721765 2023.06.30 18:08:41)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 26212322257175302a73357d73202321242020202f)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688137721784 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688137721785 2023.06.30 18:08:41)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 3630653235606a2534672e69663134303330313062)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688137721806 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688137721807 2023.06.30 18:08:41)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 55535356030304400054410f065354530652505003)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1041          1688137721827 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688137721828 2023.06.30 18:08:41)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code 65626164603332726430763e346266626562666265)
	(_ent
		(_time 1688134964281)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int stack_pointer 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1411          1688137810388 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688137810389 2023.06.30 18:10:10)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 57565654530000410254120c025055510151045057)
	(_ent
		(_time 1688137810386)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
		(771)
	)
	(_model . Beh 2 -1)
)
I 000044 55 1411          1688137813021 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688137813022 2023.06.30 18:10:13)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code a8a9faffa3ffffbefdabedf3fdafaaaefeaefbafa8)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(1)(3)(4)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
		(771)
	)
	(_model . Beh 2 -1)
)
I 000044 55 1411          1688137820972 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688137820973 2023.06.30 18:10:20)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code aaa5fbfdf8fdfdbcffa9eff1ffada8acfcacf9adaa)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(1)(3)(4)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
		(771)
	)
	(_model . Beh 2 -1)
)
I 000050 55 12453         1688137857182 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688137857183 2023.06.30 18:10:57)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 24222c21227326327270317f762327227223262324)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 157(_ent (_in))))
				(_port(_int write -1 0 158(_ent (_in))))
				(_port(_int read -1 0 158(_ent (_in))))
				(_port(_int data_in 24 0 159(_ent (_in))))
				(_port(_int data_out 24 0 160(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int TypeCode 22 0 148(_ent (_in))))
				(_port(_int stop -1 0 149(_ent (_in))))
				(_port(_int ALUzero -1 0 150(_ent (_in))))
				(_port(_int Funct 23 0 151(_ent (_in))))
				(_port(_int stackWr -1 0 152(_ent (_out))))
				(_port(_int stackRd -1 0 152(_ent (_out))))
				(_port(_int PCSrc 22 0 153(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 175(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 178(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 182(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 185(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 188(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 191(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 194(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 197(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 200(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 203(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 206(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 209(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 212(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 218(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 221(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 224(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 227(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 148(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 151(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 163(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 163(_arch(_uni))))
		(_sig(_int adder_in 25 0 163(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 163(_arch(_uni))))
		(_sig(_int adder_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_in 25 0 163(_arch(_uni))))
		(_sig(_int busAT 25 0 163(_arch(_uni))))
		(_sig(_int busBT 25 0 163(_arch(_uni))))
		(_sig(_int busWT 25 0 163(_arch(_uni))))
		(_sig(_int InstrT 25 0 163(_arch(_uni))))
		(_sig(_int ExtOut 25 0 163(_arch(_uni))))
		(_sig(_int ALUINB 25 0 163(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 163(_arch(_uni))))
		(_sig(_int DMemOut 25 0 163(_arch(_uni))))
		(_sig(_int topOfStack 25 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 164(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 165(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 165(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 165(_arch(_uni))))
		(_sig(_int RegWrT -1 0 166(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 166(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 166(_arch(_uni))))
		(_sig(_int MemRdT -1 0 166(_arch(_uni))))
		(_sig(_int MemWrT -1 0 166(_arch(_uni))))
		(_sig(_int WBdataT -1 0 166(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 166(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 166(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 166(_arch(_uni))))
		(_sig(_int stackWrT -1 0 166(_arch(_uni))))
		(_sig(_int stackRdT -1 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 167(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 167(_arch(_uni))))
		(_sig(_int clk -1 0 168(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 169(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 170(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__179(_arch 0 0 179(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__215(_arch 1 0 215(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 232(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 241(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000049 55 1129          1688137979415 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688137979416 2023.06.30 18:12:59)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 9fce9e90ccc9c8889899d9c5cc999a99ca999c9997)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688137979429 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688137979430 2023.06.30 18:12:59)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code aeffabf9f8f8fab8aca1bef4fca9aea8ada9aea8ad)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688137979453 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688137979454 2023.06.30 18:12:59)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code beeeb2eabee8e9a9b8b9ace5eab8bdb9bab8b7b8e8)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000000010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12453         1688137979469 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688137979470 2023.06.30 18:12:59)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code ce9fcb9a9999ccd8989adb959cc9cdc898c9ccc9ce)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 157(_ent (_in))))
				(_port(_int write -1 0 158(_ent (_in))))
				(_port(_int read -1 0 158(_ent (_in))))
				(_port(_int data_in 24 0 159(_ent (_in))))
				(_port(_int data_out 24 0 160(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int TypeCode 22 0 148(_ent (_in))))
				(_port(_int stop -1 0 149(_ent (_in))))
				(_port(_int ALUzero -1 0 150(_ent (_in))))
				(_port(_int Funct 23 0 151(_ent (_in))))
				(_port(_int stackWr -1 0 152(_ent (_out))))
				(_port(_int stackRd -1 0 152(_ent (_out))))
				(_port(_int PCSrc 22 0 153(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 175(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 178(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 182(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 185(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 188(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 191(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 194(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 197(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 200(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 203(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 206(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 209(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 212(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 218(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 221(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 224(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 227(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 148(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 151(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 163(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 163(_arch(_uni))))
		(_sig(_int adder_in 25 0 163(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 163(_arch(_uni))))
		(_sig(_int adder_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_in 25 0 163(_arch(_uni))))
		(_sig(_int busAT 25 0 163(_arch(_uni))))
		(_sig(_int busBT 25 0 163(_arch(_uni))))
		(_sig(_int busWT 25 0 163(_arch(_uni))))
		(_sig(_int InstrT 25 0 163(_arch(_uni))))
		(_sig(_int ExtOut 25 0 163(_arch(_uni))))
		(_sig(_int ALUINB 25 0 163(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 163(_arch(_uni))))
		(_sig(_int DMemOut 25 0 163(_arch(_uni))))
		(_sig(_int topOfStack 25 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 164(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 165(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 165(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 165(_arch(_uni))))
		(_sig(_int RegWrT -1 0 166(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 166(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 166(_arch(_uni))))
		(_sig(_int MemRdT -1 0 166(_arch(_uni))))
		(_sig(_int MemWrT -1 0 166(_arch(_uni))))
		(_sig(_int WBdataT -1 0 166(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 166(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 166(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 166(_arch(_uni))))
		(_sig(_int stackWrT -1 0 166(_arch(_uni))))
		(_sig(_int stackRdT -1 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 167(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 167(_arch(_uni))))
		(_sig(_int clk -1 0 168(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 169(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 170(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__179(_arch 0 0 179(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__215(_arch 1 0 215(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 232(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 241(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688137979481 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688137979482 2023.06.30 18:12:59)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code dd8dd98f8d8a8dcbd9dacf8288dbdcdbd9dbd9dbd8)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688137979490 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688137979491 2023.06.30 18:12:59)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code edbceabebcbabefbb1e3feb6b8ebe8eaefebebebe4)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688137979507 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688137979508 2023.06.30 18:12:59)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fcacf8acfcaaadeaffafbfa7a8fafdfaaffbf9fafd)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688137979535 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688137979536 2023.06.30 18:12:59)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 0c5c0b0a0c5a5d1a0d5c4a56080b080b0e0a5a0a5f)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688137979553 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688137979554 2023.06.30 18:12:59)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 1c4c1e1b4e4a4c0a1e195846481a481a4a1b1e1b15)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688137979568 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688137979569 2023.06.30 18:12:59)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 3b6b693f6c6d6728396a23646b3d6f3c3e3c333839)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688137979578 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688137979579 2023.06.30 18:12:59)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 3b6b693e686c662d6d3b28613c3d6e3c3f3c393d6d)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688137979594 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688137979595 2023.06.30 18:12:59)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 4b1b4848111d1b5d4f4a0e111e4d4e4c494d4e4c43)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688137979606 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688137979607 2023.06.30 18:12:59)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code 5a0a08580e0c06495f5a42050a5c0e5d5f5d52595e)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688137979617 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688137979618 2023.06.30 18:12:59)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 6a3a6e6b393d3f7c3e6e7930336c6b6c6e6c6e6c6f)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1411          1688137979635 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688137979636 2023.06.30 18:12:59)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 79287f78732e2e6f2c7a3c222c7e7b7f2f7f2a7e79)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(1)(3)(4)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
		(771)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688137979653 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688137979654 2023.06.30 18:12:59)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 89d88d8785deda9f85dc9ad2dc8f8c8e8b8f8f8f80)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688137979673 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688137979674 2023.06.30 18:12:59)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 99c9cb9795cfc58a9bc881c6c99e9b9f9c9f9e9fcd)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688137979693 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688137979694 2023.06.30 18:12:59)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code b8e8bfece3eee9adedb9ace2ebbeb9beebbfbdbdee)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1041          1688137979704 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688137979705 2023.06.30 18:12:59)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code b8e9bdedb0eeefafb9edabe3e9bfbbbfb8bfbbbfb8)
	(_ent
		(_time 1688134964281)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int stack_pointer 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1414          1688138136880 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688138136881 2023.06.30 18:15:36)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code acaefffbfcfbfbbaf9afe9f7f9abaeaafaaaffabac)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(3)(4)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
		(771)
	)
	(_model . Beh 2 -1)
)
I 000049 55 1129          1688138140313 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688138140314 2023.06.30 18:15:40)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 19184c1e154f4e0e1e1f5f434a1f1c1f4c1f1a1f11)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688138140328 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688138140329 2023.06.30 18:15:40)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 2928782d237f7d3f2b2639737b2e292f2a2e292f2a)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688138140350 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688138140351 2023.06.30 18:15:40)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 4848104a151e1f5f4e4f5a131c4e4b4f4c4e414e1e)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000000010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12453         1688138140361 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688138140362 2023.06.30 18:15:40)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 4849194b421f4a5e1e1c5d131a4f4b4e1e4f4a4f48)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 157(_ent (_in))))
				(_port(_int write -1 0 158(_ent (_in))))
				(_port(_int read -1 0 158(_ent (_in))))
				(_port(_int data_in 24 0 159(_ent (_in))))
				(_port(_int data_out 24 0 160(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int TypeCode 22 0 148(_ent (_in))))
				(_port(_int stop -1 0 149(_ent (_in))))
				(_port(_int ALUzero -1 0 150(_ent (_in))))
				(_port(_int Funct 23 0 151(_ent (_in))))
				(_port(_int stackWr -1 0 152(_ent (_out))))
				(_port(_int stackRd -1 0 152(_ent (_out))))
				(_port(_int PCSrc 22 0 153(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 175(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 178(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 182(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 185(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 188(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 191(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 194(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 197(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 200(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 203(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 206(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 209(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 212(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 218(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 221(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 224(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 227(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 148(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 151(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 163(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 163(_arch(_uni))))
		(_sig(_int adder_in 25 0 163(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 163(_arch(_uni))))
		(_sig(_int adder_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_in 25 0 163(_arch(_uni))))
		(_sig(_int busAT 25 0 163(_arch(_uni))))
		(_sig(_int busBT 25 0 163(_arch(_uni))))
		(_sig(_int busWT 25 0 163(_arch(_uni))))
		(_sig(_int InstrT 25 0 163(_arch(_uni))))
		(_sig(_int ExtOut 25 0 163(_arch(_uni))))
		(_sig(_int ALUINB 25 0 163(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 163(_arch(_uni))))
		(_sig(_int DMemOut 25 0 163(_arch(_uni))))
		(_sig(_int topOfStack 25 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 164(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 165(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 165(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 165(_arch(_uni))))
		(_sig(_int RegWrT -1 0 166(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 166(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 166(_arch(_uni))))
		(_sig(_int MemRdT -1 0 166(_arch(_uni))))
		(_sig(_int MemWrT -1 0 166(_arch(_uni))))
		(_sig(_int WBdataT -1 0 166(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 166(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 166(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 166(_arch(_uni))))
		(_sig(_int stackWrT -1 0 166(_arch(_uni))))
		(_sig(_int stackRdT -1 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 167(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 167(_arch(_uni))))
		(_sig(_int clk -1 0 168(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 169(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 170(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__179(_arch 0 0 179(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__215(_arch 1 0 215(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 232(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 241(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688138140375 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688138140376 2023.06.30 18:15:40)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 5858085b540f084e5c5f4a070d5e595e5c5e5c5e5d)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688138140386 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688138140387 2023.06.30 18:15:40)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 67663467653034713b69743c32616260656161616e)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688138140406 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688138140407 2023.06.30 18:15:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 77772776232126617424342c237176712470727176)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688138140423 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688138140424 2023.06.30 18:15:40)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 8787d789d3d1d69186d7c1dd838083808581d181d4)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688138140436 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688138140437 2023.06.30 18:15:40)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 9696c39991c0c6809493d2ccc290c290c09194919f)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688138140450 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688138140451 2023.06.30 18:15:40)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code a6a6a3f0a5f0fab5a4f7bef9f6a0f2a1a3a1aea5a4)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688138140458 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688138140459 2023.06.30 18:15:40)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code a6a6a3f1a1f1fbb0f0a6b5fca1a0f3a1a2a1a4a0f0)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688138140473 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688138140474 2023.06.30 18:15:40)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code b6b6e2e3b8e0e6a0b2b7f3ece3b0b3b1b4b0b3b1be)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688138140482 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688138140483 2023.06.30 18:15:40)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code c5c5c091c59399d6c0c5dd9a95c391c2c0c2cdc6c1)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688138140493 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688138140494 2023.06.30 18:15:40)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code c5c59691c29290d391c1d69f9cc3c4c3c1c3c1c3c0)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688138140511 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688138140512 2023.06.30 18:15:40)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code e4e5b5b7e3b3b3f2b1e7a1bfb1e3e6e2b2e2b7e3e4)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
		(771)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688138140537 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688138140538 2023.06.30 18:15:40)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code f4f5a7a4f5a3a7e2f8a1e7afa1f2f1f3f6f2f2f2fd)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688138140552 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688138140553 2023.06.30 18:15:40)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 040402030552581706551c5b540306020102030250)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688138140571 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688138140572 2023.06.30 18:15:40)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 131340144345420646120749401512154014161645)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1041          1688138140582 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688138140583 2023.06.30 18:15:40)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code 232272262075743422763078722420242324202423)
	(_ent
		(_time 1688134964281)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int stack_pointer 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1414          1688138649275 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688138649276 2023.06.30 18:24:09)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 323767373365652467317769673530346434613532)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 1129          1688138653696 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688138653697 2023.06.30 18:24:13)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 787c2a79752e2f6f7f7e3e222b7e7d7e2d7e7b7e70)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688138653713 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688138653714 2023.06.30 18:24:13)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 989cce9793cecc8e9a9788c2ca9f989e9b9f989e9b)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688138653727 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688138653728 2023.06.30 18:24:13)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 989dc797c5cecf8f9e9f8ac3cc9e9b9f9c9e919ece)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000000010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12453         1688138653737 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688138653738 2023.06.30 18:24:13)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code a7a3f1f1a2f0a5b1f1f3b2fcf5a0a4a1f1a0a5a0a7)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 157(_ent (_in))))
				(_port(_int write -1 0 158(_ent (_in))))
				(_port(_int read -1 0 158(_ent (_in))))
				(_port(_int data_in 24 0 159(_ent (_in))))
				(_port(_int data_out 24 0 160(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int TypeCode 22 0 148(_ent (_in))))
				(_port(_int stop -1 0 149(_ent (_in))))
				(_port(_int ALUzero -1 0 150(_ent (_in))))
				(_port(_int Funct 23 0 151(_ent (_in))))
				(_port(_int stackWr -1 0 152(_ent (_out))))
				(_port(_int stackRd -1 0 152(_ent (_out))))
				(_port(_int PCSrc 22 0 153(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 175(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 178(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 182(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 185(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 188(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 191(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 194(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 197(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 200(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 203(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 206(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 209(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 212(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 218(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 221(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 224(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 227(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 148(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 151(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 163(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 163(_arch(_uni))))
		(_sig(_int adder_in 25 0 163(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 163(_arch(_uni))))
		(_sig(_int adder_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_in 25 0 163(_arch(_uni))))
		(_sig(_int busAT 25 0 163(_arch(_uni))))
		(_sig(_int busBT 25 0 163(_arch(_uni))))
		(_sig(_int busWT 25 0 163(_arch(_uni))))
		(_sig(_int InstrT 25 0 163(_arch(_uni))))
		(_sig(_int ExtOut 25 0 163(_arch(_uni))))
		(_sig(_int ALUINB 25 0 163(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 163(_arch(_uni))))
		(_sig(_int DMemOut 25 0 163(_arch(_uni))))
		(_sig(_int topOfStack 25 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 164(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 165(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 165(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 165(_arch(_uni))))
		(_sig(_int RegWrT -1 0 166(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 166(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 166(_arch(_uni))))
		(_sig(_int MemRdT -1 0 166(_arch(_uni))))
		(_sig(_int MemWrT -1 0 166(_arch(_uni))))
		(_sig(_int WBdataT -1 0 166(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 166(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 166(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 166(_arch(_uni))))
		(_sig(_int stackWrT -1 0 166(_arch(_uni))))
		(_sig(_int stackRdT -1 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 167(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 167(_arch(_uni))))
		(_sig(_int clk -1 0 168(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 169(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 170(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__179(_arch 0 0 179(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__215(_arch 1 0 215(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 232(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 241(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688138653752 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688138653753 2023.06.30 18:24:13)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code b7b2e0e3b4e0e7a1b3b0a5e8e2b1b6b1b3b1b3b1b2)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688138653766 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688138653767 2023.06.30 18:24:13)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code c6c29293c59195d09ac8d59d93c0c3c1c4c0c0c0cf)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688138653780 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688138653781 2023.06.30 18:24:13)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d6d38184838087c0d585958d82d0d7d085d1d3d0d7)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688138653802 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688138653803 2023.06.30 18:24:13)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code e6e3b1b5b3b0b7f0e7b6a0bce2e1e2e1e4e0b0e0b5)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688138653817 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688138653818 2023.06.30 18:24:13)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code f5f0a7a5f1a3a5e3f7f0b1afa1f3a1f3a3f2f7f2fc)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688138653829 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688138653830 2023.06.30 18:24:13)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 050751020553591607541d5a5503510200020d0607)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688138653840 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688138653841 2023.06.30 18:24:13)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 15174112114248034315064f121340121112171343)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688138653867 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688138653868 2023.06.30 18:24:13)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 24262121287274322025617e71222123262221232c)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688138653880 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688138653881 2023.06.30 18:24:13)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code 343660303562682731342c6b6432603331333c3730)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688138653889 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688138653890 2023.06.30 18:24:13)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 4341414042141655174750191a4542454745474546)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688138653908 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688138653909 2023.06.30 18:24:13)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 535053505304044506501608065451550555005453)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688138653938 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688138653939 2023.06.30 18:24:13)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 72717073752521647e27612927747775707474747b)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688138653957 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688138653958 2023.06.30 18:24:13)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 8280d68d85d4de9180d39addd285808487848584d6)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688138653975 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688138653976 2023.06.30 18:24:13)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 9290939dc3c4c387c79386c8c1949394c1959797c4)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1041          1688138653986 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688138653987 2023.06.30 18:24:13)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code a1a2a2f7a0f7f6b6a0f4b2faf0a6a2a6a1a6a2a6a1)
	(_ent
		(_time 1688134964281)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int stack_pointer 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688138722397 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688138722398 2023.06.30 18:25:22)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code e7e5bcb4b5b1b0f0e1e0f5bcb3e1e4e0e3e1eee1b1)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000001010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000044 55 1414          1688146402919 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688146402920 2023.06.30 20:33:22)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code d4d4dd86d38383c281da918f81d3d6d282d287d3d4)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 1129          1688146407421 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688146407422 2023.06.30 20:33:27)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 68673e68653e3f7f6f6e2e323b6e6d6e3d6e6b6e60)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688146407441 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688146407442 2023.06.30 20:33:27)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 77782576732123617578672d257077717470777174)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688146407455 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688146407456 2023.06.30 20:33:27)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 8789dc89d5d1d090818095dcd381848083818e81d1)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000001010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12453         1688146407473 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688146407474 2023.06.30 20:33:27)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code a6a9f4f0a2f1a4b0f0f2b3fdf4a1a5a0f0a1a4a1a6)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 157(_ent (_in))))
				(_port(_int write -1 0 158(_ent (_in))))
				(_port(_int read -1 0 158(_ent (_in))))
				(_port(_int data_in 24 0 159(_ent (_in))))
				(_port(_int data_out 24 0 160(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int TypeCode 22 0 148(_ent (_in))))
				(_port(_int stop -1 0 149(_ent (_in))))
				(_port(_int ALUzero -1 0 150(_ent (_in))))
				(_port(_int Funct 23 0 151(_ent (_in))))
				(_port(_int stackWr -1 0 152(_ent (_out))))
				(_port(_int stackRd -1 0 152(_ent (_out))))
				(_port(_int PCSrc 22 0 153(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 175(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 178(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 182(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 185(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 188(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 191(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 194(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 197(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 200(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 203(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 206(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 209(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 212(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 218(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 221(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 224(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 227(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 148(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 151(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 163(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 163(_arch(_uni))))
		(_sig(_int adder_in 25 0 163(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 163(_arch(_uni))))
		(_sig(_int adder_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_in 25 0 163(_arch(_uni))))
		(_sig(_int busAT 25 0 163(_arch(_uni))))
		(_sig(_int busBT 25 0 163(_arch(_uni))))
		(_sig(_int busWT 25 0 163(_arch(_uni))))
		(_sig(_int InstrT 25 0 163(_arch(_uni))))
		(_sig(_int ExtOut 25 0 163(_arch(_uni))))
		(_sig(_int ALUINB 25 0 163(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 163(_arch(_uni))))
		(_sig(_int DMemOut 25 0 163(_arch(_uni))))
		(_sig(_int topOfStack 25 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 164(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 165(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 165(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 165(_arch(_uni))))
		(_sig(_int RegWrT -1 0 166(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 166(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 166(_arch(_uni))))
		(_sig(_int MemRdT -1 0 166(_arch(_uni))))
		(_sig(_int MemWrT -1 0 166(_arch(_uni))))
		(_sig(_int WBdataT -1 0 166(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 166(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 166(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 166(_arch(_uni))))
		(_sig(_int stackWrT -1 0 166(_arch(_uni))))
		(_sig(_int stackRdT -1 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 167(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 167(_arch(_uni))))
		(_sig(_int clk -1 0 168(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 169(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 170(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__179(_arch 0 0 179(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__215(_arch 1 0 215(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 232(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 241(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688146407488 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688146407489 2023.06.30 20:33:27)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code a6a8f5f1a4f1f6b0a2a1b4f9f3a0a7a0a2a0a2a0a3)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688146407503 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688146407504 2023.06.30 20:33:27)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code b6b9e6e2b5e1e5a0eab8a5ede3b0b3b1b4b0b0b0bf)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688146407518 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688146407519 2023.06.30 20:33:27)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c6c89593939097d0c595859d92c0c7c095c1c3c0c7)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688146407537 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688146407538 2023.06.30 20:33:27)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code d5db8687838384c3d485938fd1d2d1d2d7d383d386)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688146407556 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688146407557 2023.06.30 20:33:27)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code e5ebb3b6e1b3b5f3e7e0a1bfb1e3b1e3b3e2e7e2ec)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688146407572 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688146407573 2023.06.30 20:33:27)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code f4faf2a5f5a2a8e7f6a5ecaba4f2a0f3f1f3fcf7f6)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688146407600 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688146407601 2023.06.30 20:33:27)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 141a1313114349024214074e131241131013161242)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688146407615 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688146407616 2023.06.30 20:33:27)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 232d7526287573352722667976252624212526242b)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688146407629 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688146407630 2023.06.30 20:33:27)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code 434d444045151f5046435b1c1345174446444b4047)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688146407644 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688146407645 2023.06.30 20:33:27)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 434d124042141655174750191a4542454745474546)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688146407663 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688146407664 2023.06.30 20:33:27)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 525d015153050544075c1709075550540454015552)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688146407678 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688146407679 2023.06.30 20:33:27)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 717e2070752622677d24622a247774767377777778)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688146407694 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688146407695 2023.06.30 20:33:27)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 717f767175272d627320692e217673777477767725)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688146407710 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688146407711 2023.06.30 20:33:27)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 818fd38fd3d7d094d48095dbd2878087d2868484d7)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1041          1688146407720 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688146407721 2023.06.30 20:33:27)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code 818ed18e80d7d69680d492dad08682868186828681)
	(_ent
		(_time 1688134964281)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int stack_pointer 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000044 55 1414          1688146669816 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688146669817 2023.06.30 20:37:49)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 5e510d5d080909480b091b050b595c5808580d595e)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(3)(4)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 1129          1688146674411 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688146674412 2023.06.30 20:37:54)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 606e3160653637776766263a336665663566636668)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688146674429 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688146674430 2023.06.30 20:37:54)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 6f613a6f3a393b796d607f353d686f696c686f696c)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688146674445 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688146674446 2023.06.30 20:37:54)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 7f70237e7c29286879786d242b797c787b79767929)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000001010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12453         1688146674455 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688146674456 2023.06.30 20:37:54)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 7f712a7f2b287d69292b6a242d787c7929787d787f)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 157(_ent (_in))))
				(_port(_int write -1 0 158(_ent (_in))))
				(_port(_int read -1 0 158(_ent (_in))))
				(_port(_int data_in 24 0 159(_ent (_in))))
				(_port(_int data_out 24 0 160(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int TypeCode 22 0 148(_ent (_in))))
				(_port(_int stop -1 0 149(_ent (_in))))
				(_port(_int ALUzero -1 0 150(_ent (_in))))
				(_port(_int Funct 23 0 151(_ent (_in))))
				(_port(_int stackWr -1 0 152(_ent (_out))))
				(_port(_int stackRd -1 0 152(_ent (_out))))
				(_port(_int PCSrc 22 0 153(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 175(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 178(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 182(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 185(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 188(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 191(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 194(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 197(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 200(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 203(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 206(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 209(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 212(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 218(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 221(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 224(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 227(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 148(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 151(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 163(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 163(_arch(_uni))))
		(_sig(_int adder_in 25 0 163(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 163(_arch(_uni))))
		(_sig(_int adder_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_in 25 0 163(_arch(_uni))))
		(_sig(_int busAT 25 0 163(_arch(_uni))))
		(_sig(_int busBT 25 0 163(_arch(_uni))))
		(_sig(_int busWT 25 0 163(_arch(_uni))))
		(_sig(_int InstrT 25 0 163(_arch(_uni))))
		(_sig(_int ExtOut 25 0 163(_arch(_uni))))
		(_sig(_int ALUINB 25 0 163(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 163(_arch(_uni))))
		(_sig(_int DMemOut 25 0 163(_arch(_uni))))
		(_sig(_int topOfStack 25 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 164(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 165(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 165(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 165(_arch(_uni))))
		(_sig(_int RegWrT -1 0 166(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 166(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 166(_arch(_uni))))
		(_sig(_int MemRdT -1 0 166(_arch(_uni))))
		(_sig(_int MemWrT -1 0 166(_arch(_uni))))
		(_sig(_int WBdataT -1 0 166(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 166(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 166(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 166(_arch(_uni))))
		(_sig(_int stackWrT -1 0 166(_arch(_uni))))
		(_sig(_int stackRdT -1 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 167(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 167(_arch(_uni))))
		(_sig(_int clk -1 0 168(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 169(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 170(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__179(_arch 0 0 179(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__215(_arch 1 0 215(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 232(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 241(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688146674468 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688146674469 2023.06.30 20:37:54)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 8f80db81ddd8df998b889dd0da898e898b898b898a)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688146674476 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688146674477 2023.06.30 20:37:54)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 9e90c991cec9cd88c2908dc5cb989b999c98989897)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688146674492 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688146674493 2023.06.30 20:37:54)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code aea1faf9a8f8ffb8adfdedf5faa8afa8fda9aba8af)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688146674518 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688146674519 2023.06.30 20:37:54)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code beb1eaeab8e8efa8bfeef8e4bab9bab9bcb8e8b8ed)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688146674534 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688146674535 2023.06.30 20:37:54)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code cdc29c98989b9ddbcfc8899799cb99cb9bcacfcac4)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688146674554 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688146674555 2023.06.30 20:37:54)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code ece3edbebabab0ffeebdf4b3bceab8ebe9ebe4efee)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688146674565 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688146674566 2023.06.30 20:37:54)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code ece3edbfbebbb1fabaecffb6ebeab9ebe8ebeeeaba)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688146674579 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688146674580 2023.06.30 20:37:54)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code fcf3acada7aaaceaf8fdb9a6a9faf9fbfefaf9fbf4)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688146674598 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688146674599 2023.06.30 20:37:54)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code 0c030e0b5a5a501f090c14535c0a580b090b040f08)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688146674611 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688146674612 2023.06.30 20:37:54)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 1b144f1d4b4c4e0d4f1f0841421d1a1d1f1d1f1d1e)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688146674627 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688146674628 2023.06.30 20:37:54)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 2b257d2f7a7c7c3d7e7c6e707e2c292d7d2d782c2b)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(3)(4)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688146674646 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688146674647 2023.06.30 20:37:54)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 3b356f3e6c6c682d376e28606e3d3e3c393d3d3d32)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688146674664 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688146674665 2023.06.30 20:37:54)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 5a5558580e0c0649580b42050a5d585c5f5c5d5c0e)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688146674679 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688146674680 2023.06.30 20:37:54)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 69663e69333f387c3c687d333a6f686f3a6e6c6c3f)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1041          1688146674692 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688146674693 2023.06.30 20:37:54)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code 69673c68603f3e7e683c7a32386e6a6e696e6a6e69)
	(_ent
		(_time 1688134964281)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int stack_pointer 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(5)(4))(_sens(0)(5)(1)(2)(3))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000049 55 1129          1688146857505 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688146857506 2023.06.30 20:40:57)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 96979b9995c0c1819190d0ccc5909390c39095909e)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688146857519 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688146857520 2023.06.30 20:40:57)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 96979f9993c0c280949986ccc49196909591969095)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688146857532 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688146857533 2023.06.30 20:40:57)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code a5a5a5f2f5f3f2b2a3a2b7fef1a3a6a2a1a3aca3f3)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000001010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12453         1688146857544 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688146857545 2023.06.30 20:40:57)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code b5b4bce0b2e2b7a3e3e1a0eee7b2b6b3e3b2b7b2b5)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 157(_ent (_in))))
				(_port(_int write -1 0 158(_ent (_in))))
				(_port(_int read -1 0 158(_ent (_in))))
				(_port(_int data_in 24 0 159(_ent (_in))))
				(_port(_int data_out 24 0 160(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int TypeCode 22 0 148(_ent (_in))))
				(_port(_int stop -1 0 149(_ent (_in))))
				(_port(_int ALUzero -1 0 150(_ent (_in))))
				(_port(_int Funct 23 0 151(_ent (_in))))
				(_port(_int stackWr -1 0 152(_ent (_out))))
				(_port(_int stackRd -1 0 152(_ent (_out))))
				(_port(_int PCSrc 22 0 153(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 175(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 178(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 182(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 185(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 188(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 191(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 194(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 197(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 200(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 203(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 206(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 209(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 212(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 218(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 221(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 224(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 227(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 148(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 151(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 163(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 163(_arch(_uni))))
		(_sig(_int adder_in 25 0 163(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 163(_arch(_uni))))
		(_sig(_int adder_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_in 25 0 163(_arch(_uni))))
		(_sig(_int busAT 25 0 163(_arch(_uni))))
		(_sig(_int busBT 25 0 163(_arch(_uni))))
		(_sig(_int busWT 25 0 163(_arch(_uni))))
		(_sig(_int InstrT 25 0 163(_arch(_uni))))
		(_sig(_int ExtOut 25 0 163(_arch(_uni))))
		(_sig(_int ALUINB 25 0 163(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 163(_arch(_uni))))
		(_sig(_int DMemOut 25 0 163(_arch(_uni))))
		(_sig(_int topOfStack 25 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 164(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 165(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 165(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 165(_arch(_uni))))
		(_sig(_int RegWrT -1 0 166(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 166(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 166(_arch(_uni))))
		(_sig(_int MemRdT -1 0 166(_arch(_uni))))
		(_sig(_int MemWrT -1 0 166(_arch(_uni))))
		(_sig(_int WBdataT -1 0 166(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 166(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 166(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 166(_arch(_uni))))
		(_sig(_int stackWrT -1 0 166(_arch(_uni))))
		(_sig(_int stackRdT -1 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 167(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 167(_arch(_uni))))
		(_sig(_int clk -1 0 168(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 169(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 170(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__179(_arch 0 0 179(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__215(_arch 1 0 215(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 232(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 241(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688146857555 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688146857556 2023.06.30 20:40:57)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code c4c4cc91c49394d2c0c3d69b91c2c5c2c0c2c0c2c1)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688146857571 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688146857572 2023.06.30 20:40:57)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code d4d5df86d58387c288dac78f81d2d1d3d6d2d2d2dd)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688146857588 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688146857589 2023.06.30 20:40:57)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e4e4ecb7b3b2b5f2e7b7a7bfb0e2e5e2b7e3e1e2e5)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688146857607 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688146857608 2023.06.30 20:40:57)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code f3f3fba3a3a5a2e5f2a3b5a9f7f4f7f4f1f5a5f5a0)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688146857623 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688146857624 2023.06.30 20:40:57)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 03035605015553150106475957055705550401040a)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688146857639 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688146857640 2023.06.30 20:40:57)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 1313161515454f0011420b4c4315471416141b1011)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688146857647 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688146857648 2023.06.30 20:40:57)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 2222272621757f3474223178252477252625202474)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688146857660 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688146857661 2023.06.30 20:40:57)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 22227627287472342623677877242725202427252a)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688146857668 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688146857669 2023.06.30 20:40:57)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code 3232373635646e2137322a6d6234663537353a3136)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688146857677 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688146857678 2023.06.30 20:40:57)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 3232613632656724663621686b3433343634363437)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688146857696 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688146857697 2023.06.30 20:40:57)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 51500052530606470406140a045653570757025651)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688146857709 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688146857710 2023.06.30 20:40:57)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 51500252550602475d04420a045754565357575758)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688146857726 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688146857727 2023.06.30 20:40:57)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 7070757075262c637221682f207772767576777624)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688146857744 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688146857745 2023.06.30 20:40:57)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 8080d08ed3d6d195d58194dad3868186d3878585d6)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1041          1688146857756 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688146857757 2023.06.30 20:40:57)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code 9091c29e90c6c78791c583cbc19793979097939790)
	(_ent
		(_time 1688134964281)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int stack_pointer 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(5)(4))(_sens(0)(1)(2)(5)(3))(_dssslsensitivity 3))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 966           1688146956351 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688146956352 2023.06.30 20:42:36)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code b1e3e0e4b0e7e6a6b0e7a2eae0b6b2b6b1b6b2b6b1)
	(_ent
		(_time 1688134964281)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int stack_pointer 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(4))(_sens(0)(1)(2))(_read(5)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000049 55 1129          1688147505447 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688147505448 2023.06.30 20:51:45)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 9794c09895c1c0809091d1cdc4919291c29194919f)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688147505462 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688147505463 2023.06.30 20:51:45)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code a7a4f4f0a3f1f3b1a5a8b7fdf5a0a7a1a4a0a7a1a4)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688147505472 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688147505473 2023.06.30 20:51:45)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code b6b4ece2e5e0e1a1b0b1a4ede2b0b5b1b2b0bfb0e0)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000001010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12450         1688147505482 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688147505483 2023.06.30 20:51:45)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code b6b5e5e3b2e1b4a0e0e2a3ede4b1b5b0e0b1b4b1b6)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 157(_ent (_in))))
				(_port(_int write -1 0 158(_ent (_in))))
				(_port(_int read -1 0 158(_ent (_in))))
				(_port(_int data_in 24 0 159(_ent (_in))))
				(_port(_int data_out 24 0 160(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int TypeCode 22 0 148(_ent (_in))))
				(_port(_int stop -1 0 149(_ent (_in))))
				(_port(_int ALUzero -1 0 150(_ent (_in))))
				(_port(_int Funct 23 0 151(_ent (_in))))
				(_port(_int stackWr -1 0 152(_ent (_out))))
				(_port(_int stackRd -1 0 152(_ent (_out))))
				(_port(_int PCSrc 22 0 153(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 175(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 178(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 182(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 185(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 188(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 191(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 194(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 197(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 200(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 203(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 206(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 209(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 212(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 218(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 221(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 224(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 227(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 148(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 151(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 163(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 163(_arch(_uni))))
		(_sig(_int adder_in 25 0 163(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 163(_arch(_uni))))
		(_sig(_int adder_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_in 25 0 163(_arch(_uni))))
		(_sig(_int busAT 25 0 163(_arch(_uni))))
		(_sig(_int busBT 25 0 163(_arch(_uni))))
		(_sig(_int busWT 25 0 163(_arch(_uni))))
		(_sig(_int InstrT 25 0 163(_arch(_uni))))
		(_sig(_int ExtOut 25 0 163(_arch(_uni))))
		(_sig(_int ALUINB 25 0 163(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 163(_arch(_uni))))
		(_sig(_int DMemOut 25 0 163(_arch(_uni))))
		(_sig(_int topOfStack 25 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 164(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 165(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 165(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 165(_arch(_uni))))
		(_sig(_int RegWrT -1 0 166(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 166(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 166(_arch(_uni))))
		(_sig(_int MemRdT -1 0 166(_arch(_uni))))
		(_sig(_int MemWrT -1 0 166(_arch(_uni))))
		(_sig(_int WBdataT -1 0 166(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 166(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 166(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 166(_arch(_uni))))
		(_sig(_int stackWrT -1 0 166(_arch(_uni))))
		(_sig(_int stackRdT -1 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 167(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 167(_arch(_uni))))
		(_sig(_int clk -1 0 168(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 169(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 170(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__179(_arch 0 0 179(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__215(_arch 1 0 215(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 232(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 241(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688147505494 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688147505495 2023.06.30 20:51:45)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code c6c49493c49196d0c2c1d49993c0c7c0c2c0c2c0c3)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688147505503 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688147505504 2023.06.30 20:51:45)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code d6d58784d58185c08ad8c58d83d0d3d1d4d0d0d0df)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688147505525 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688147505526 2023.06.30 20:51:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e5e7b7b6b3b3b4f3e6b6a6beb1e3e4e3b6e2e0e3e4)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688147505541 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688147505542 2023.06.30 20:51:45)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code f5f7a7a5a3a3a4e3f4a5b3aff1f2f1f2f7f3a3f3a6)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688147505560 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688147505561 2023.06.30 20:51:45)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 04065402015254120601405e50025002520306030d)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688147505572 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688147505573 2023.06.30 20:51:45)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 141614121542480716450c4b4412401311131c1716)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688147505588 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688147505589 2023.06.30 20:51:45)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 24262420217379327224377e232271232023262272)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688147505601 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688147505602 2023.06.30 20:51:45)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 33316237386563253732766966353634313536343b)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688147505610 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688147505611 2023.06.30 20:51:45)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code 3331333735656f2036332b6c6335673436343b3037)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688147505622 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688147505623 2023.06.30 20:51:45)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 4341154042141655174750191a4542454745474546)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688147505641 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688147505642 2023.06.30 20:51:45)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 535007505304044506041608065451550555005453)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(3)(4)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688147505656 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688147505657 2023.06.30 20:51:45)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 62613462653531746e37713937646765606464646b)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688147505670 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688147505671 2023.06.30 20:51:45)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 7270727275242e6170236a2d227570747774757426)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688147505686 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688147505687 2023.06.30 20:51:45)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 8183d48fd3d7d094d48095dbd2878087d2868484d7)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 966           1688147505695 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688147505696 2023.06.30 20:51:45)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code 9192c69f90c7c68690c782cac09692969196929691)
	(_ent
		(_time 1688134964281)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int stack_pointer 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(4))(_sens(0)(1)(2))(_read(5)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000049 55 1129          1688147629937 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688147629938 2023.06.30 20:53:49)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code dbdfdd898c8d8cccdcdd9d8188dddedd8eddd8ddd3)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688147629953 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688147629954 2023.06.30 20:53:49)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code ebefe9b8babdbffde9e4fbb1b9ecebede8ecebede8)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688147629963 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688147629964 2023.06.30 20:53:49)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code ebeee0b8ecbdbcfcedecf9b0bfede8ecefede2edbd)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000001010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12449         1688147629973 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688147629974 2023.06.30 20:53:49)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code fbfff9aaabacf9edadafeea0a9fcf8fdadfcf9fcfb)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 157(_ent (_in))))
				(_port(_int write -1 0 158(_ent (_in))))
				(_port(_int read -1 0 158(_ent (_in))))
				(_port(_int data_in 24 0 159(_ent (_in))))
				(_port(_int data_out 24 0 160(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int TypeCode 22 0 148(_ent (_in))))
				(_port(_int stop -1 0 149(_ent (_in))))
				(_port(_int ALUzero -1 0 150(_ent (_in))))
				(_port(_int Funct 23 0 151(_ent (_in))))
				(_port(_int stackWr -1 0 152(_ent (_out))))
				(_port(_int stackRd -1 0 152(_ent (_out))))
				(_port(_int PCSrc 22 0 153(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 175(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 178(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 182(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 185(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 188(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 191(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 194(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 197(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 200(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 203(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 206(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 209(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 212(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 218(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 221(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 224(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 227(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 148(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 151(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 163(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 163(_arch(_uni))))
		(_sig(_int adder_in 25 0 163(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 163(_arch(_uni))))
		(_sig(_int adder_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_in 25 0 163(_arch(_uni))))
		(_sig(_int busAT 25 0 163(_arch(_uni))))
		(_sig(_int busBT 25 0 163(_arch(_uni))))
		(_sig(_int busWT 25 0 163(_arch(_uni))))
		(_sig(_int InstrT 25 0 163(_arch(_uni))))
		(_sig(_int ExtOut 25 0 163(_arch(_uni))))
		(_sig(_int ALUINB 25 0 163(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 163(_arch(_uni))))
		(_sig(_int DMemOut 25 0 163(_arch(_uni))))
		(_sig(_int topOfStack 25 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 164(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 165(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 165(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 165(_arch(_uni))))
		(_sig(_int RegWrT -1 0 166(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 166(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 166(_arch(_uni))))
		(_sig(_int MemRdT -1 0 166(_arch(_uni))))
		(_sig(_int MemWrT -1 0 166(_arch(_uni))))
		(_sig(_int WBdataT -1 0 166(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 166(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 166(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 166(_arch(_uni))))
		(_sig(_int stackWrT -1 0 166(_arch(_uni))))
		(_sig(_int stackRdT -1 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 167(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 167(_arch(_uni))))
		(_sig(_int clk -1 0 168(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 169(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 170(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__179(_arch 0 0 179(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__215(_arch 1 0 215(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 232(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 241(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688147629985 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688147629986 2023.06.30 20:53:49)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 0a0f080c5f5d5a1c0e0d18555f0c0b0c0e0c0e0c0f)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688147629996 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688147629997 2023.06.30 20:53:49)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 1a1e1b1d4e4d490c461409414f1c1f1d181c1c1c13)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688147630016 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688147630017 2023.06.30 20:53:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2a2f282e287c7b3c297969717e2c2b2c792d2f2c2b)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688147630038 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688147630039 2023.06.30 20:53:50)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 393c3b3c636f682f38697f633d3e3d3e3b3f6f3f6a)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688147630052 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688147630053 2023.06.30 20:53:50)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 494c4e4b411f195f4b4c0d131d4f1d4f1f4e4b4e40)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688147630078 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688147630079 2023.06.30 20:53:50)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 686d3f69653e347b6a397037386e3c6f6d6f606b6a)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688147630087 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688147630088 2023.06.30 20:53:50)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 686d3f68613f357e3e687b326f6e3d6f6c6f6a6e3e)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688147630115 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688147630116 2023.06.30 20:53:50)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 8782818888d1d7918386c2ddd2818280858182808f)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688147630137 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688147630138 2023.06.30 20:53:50)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code a7a2f0f1a5f1fbb4a2a7bff8f7a1f3a0a2a0afa4a3)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688147630149 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688147630150 2023.06.30 20:53:50)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code a7a2a6f1a2f0f2b1f3a3b4fdfea1a6a1a3a1a3a1a2)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688147630168 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688147630169 2023.06.30 20:53:50)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code b6b2b5e2b3e1e1a0e3e1f3ede3b1b4b0e0b0e5b1b6)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(3)(4)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688147630179 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688147630180 2023.06.30 20:53:50)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code c6c2c793c59195d0ca93d59d93c0c3c1c4c0c0c0cf)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688147630193 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688147630194 2023.06.30 20:53:50)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code d5d08286d58389c6d784cd8a85d2d7d3d0d3d2d381)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688147630209 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688147630210 2023.06.30 20:53:50)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code e5e0e7b6b3b3b4f0b0e4f1bfb6e3e4e3b6e2e0e0b3)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 966           1688147630220 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688147630221 2023.06.30 20:53:50)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code f5f1f5a4f0a3a2e2f4a3e6aea4f2f6f2f5f2f6f2f5)
	(_ent
		(_time 1688134964281)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_sig(_int stack_pointer 1 0 14(_arch(_uni))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(5)(4))(_sens(0)(1)(2))(_read(5)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
V 000049 55 1129          1688151816721 behavior
(_unit VHDL(test_bench 0 5(behavior 0 8))
	(_version vef)
	(_time 1688151816722 2023.06.30 22:03:36)
	(_source(\../src/test.vhd\))
	(_parameters tan)
	(_code 888e898685dedf9f8f8eced2db8e8d8edd8e8b8e80)
	(_ent
		(_time 1688066185929)
	)
	(_comp
		(processor
			(_object
				(_port(_int clk -1 0 12(_ent (_in))))
				(_port(_int reset -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst uut 0 27(_comp processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 22(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 33(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 42(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavior 3 -1)
)
I 000051 55 928           1688151816736 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688151816737 2023.06.30 22:03:36)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 888e8d8683dedc9e8a8798d2da8f888e8b8f888e8b)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688151816755 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688151816756 2023.06.30 22:03:36)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code a8afa4fff5feffbfaeafbaf3fcaeabafacaea1aefe)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000001010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12449         1688151816774 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688151816775 2023.06.30 22:03:36)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code b7b1b2e2b2e0b5a1e1e3a2ece5b0b4b1e1b0b5b0b7)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 157(_ent (_in))))
				(_port(_int write -1 0 158(_ent (_in))))
				(_port(_int read -1 0 158(_ent (_in))))
				(_port(_int data_in 24 0 159(_ent (_in))))
				(_port(_int data_out 24 0 160(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int TypeCode 22 0 148(_ent (_in))))
				(_port(_int stop -1 0 149(_ent (_in))))
				(_port(_int ALUzero -1 0 150(_ent (_in))))
				(_port(_int Funct 23 0 151(_ent (_in))))
				(_port(_int stackWr -1 0 152(_ent (_out))))
				(_port(_int stackRd -1 0 152(_ent (_out))))
				(_port(_int PCSrc 22 0 153(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 175(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 178(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 182(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 185(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 188(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 191(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 194(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 197(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 200(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 203(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 206(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 209(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 212(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 218(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 221(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 224(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 227(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 148(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 151(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 163(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 163(_arch(_uni))))
		(_sig(_int adder_in 25 0 163(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 163(_arch(_uni))))
		(_sig(_int adder_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_in 25 0 163(_arch(_uni))))
		(_sig(_int busAT 25 0 163(_arch(_uni))))
		(_sig(_int busBT 25 0 163(_arch(_uni))))
		(_sig(_int busWT 25 0 163(_arch(_uni))))
		(_sig(_int InstrT 25 0 163(_arch(_uni))))
		(_sig(_int ExtOut 25 0 163(_arch(_uni))))
		(_sig(_int ALUINB 25 0 163(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 163(_arch(_uni))))
		(_sig(_int DMemOut 25 0 163(_arch(_uni))))
		(_sig(_int topOfStack 25 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 164(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 165(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 165(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 165(_arch(_uni))))
		(_sig(_int RegWrT -1 0 166(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 166(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 166(_arch(_uni))))
		(_sig(_int MemRdT -1 0 166(_arch(_uni))))
		(_sig(_int MemWrT -1 0 166(_arch(_uni))))
		(_sig(_int WBdataT -1 0 166(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 166(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 166(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 166(_arch(_uni))))
		(_sig(_int stackWrT -1 0 166(_arch(_uni))))
		(_sig(_int stackRdT -1 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 167(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 167(_arch(_uni))))
		(_sig(_int clk -1 0 168(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 169(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 170(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__179(_arch 0 0 179(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__215(_arch 1 0 215(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 232(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 241(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688151816796 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688151816797 2023.06.30 22:03:36)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code c7c0c392c49097d1c3c0d59892c1c6c1c3c1c3c1c2)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688151816811 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688151816812 2023.06.30 22:03:36)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code d6d0d184d58185c08ad8c58d83d0d3d1d4d0d0d0df)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688151816831 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688151816832 2023.06.30 22:03:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code f6f1f2a6a3a0a7e0f5a5b5ada2f0f7f0a5f1f3f0f7)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688151816854 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688151816855 2023.06.30 22:03:36)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 05020203535354130455435f010201020703530356)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688151816873 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688151816874 2023.06.30 22:03:36)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 15121712114345031710514f41134113431217121c)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688151816892 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688151816893 2023.06.30 22:03:36)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 252277202573793627743d7a7523712220222d2627)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688151816919 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688151816920 2023.06.30 22:03:36)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 44431646411319521244571e434211434043464212)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688151816945 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688151816946 2023.06.30 22:03:36)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 63646062683533756762263936656664616566646b)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688151816957 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688151816958 2023.06.30 22:03:36)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code 7374217375252f6076736b2c2375277476747b7077)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688151816973 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688151816974 2023.06.30 22:03:36)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 8285868d82d5d794d68691d8db8483848684868487)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688151816992 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688151816993 2023.06.30 22:03:36)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 9294949d93c5c584c7c5d7c9c7959094c494c19592)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688151817004 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688151817005 2023.06.30 22:03:37)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code a2a4a6f5a5f5f1b4aef7b1f9f7a4a7a5a0a4a4a4ab)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688151817031 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688151817032 2023.06.30 22:03:37)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code b1b6e3e4b5e7eda2b3e0a9eee1b6b3b7b4b7b6b7e5)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688151817055 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688151817056 2023.06.30 22:03:37)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code d0d7d782838681c585d1c48a83d6d1d683d7d5d586)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1273          1688151817071 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688151817072 2023.06.30 22:03:37)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code e0e6e5b2e0b6b7f7e1b3f3bbb1e7e3e7e0e7e3e7e0)
	(_ent
		(_time 1688151817069)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0))(_read(5)(6)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1273          1688151889247 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688151889248 2023.06.30 22:04:49)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code ccc8cf989f9a9bdbcd9fdf979dcbcfcbcccbcfcbcc)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0))(_read(5)(6)(1)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000050 55 12449         1688151891841 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688151891842 2023.06.30 22:04:51)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code eeeabfbcb9b9ecf8b8bafbb5bce9ede8b8e9ece9ee)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 157(_ent (_in))))
				(_port(_int write -1 0 158(_ent (_in))))
				(_port(_int read -1 0 158(_ent (_in))))
				(_port(_int data_in 24 0 159(_ent (_in))))
				(_port(_int data_out 24 0 160(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int TypeCode 22 0 148(_ent (_in))))
				(_port(_int stop -1 0 149(_ent (_in))))
				(_port(_int ALUzero -1 0 150(_ent (_in))))
				(_port(_int Funct 23 0 151(_ent (_in))))
				(_port(_int stackWr -1 0 152(_ent (_out))))
				(_port(_int stackRd -1 0 152(_ent (_out))))
				(_port(_int PCSrc 22 0 153(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 175(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 178(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 182(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 185(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 188(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 191(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 194(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 197(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 200(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 203(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 206(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 209(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 212(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 218(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 221(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 224(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 227(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 148(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 151(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 163(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 163(_arch(_uni))))
		(_sig(_int adder_in 25 0 163(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 163(_arch(_uni))))
		(_sig(_int adder_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_in 25 0 163(_arch(_uni))))
		(_sig(_int busAT 25 0 163(_arch(_uni))))
		(_sig(_int busBT 25 0 163(_arch(_uni))))
		(_sig(_int busWT 25 0 163(_arch(_uni))))
		(_sig(_int InstrT 25 0 163(_arch(_uni))))
		(_sig(_int ExtOut 25 0 163(_arch(_uni))))
		(_sig(_int ALUINB 25 0 163(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 163(_arch(_uni))))
		(_sig(_int DMemOut 25 0 163(_arch(_uni))))
		(_sig(_int topOfStack 25 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 164(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 165(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 165(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 165(_arch(_uni))))
		(_sig(_int RegWrT -1 0 166(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 166(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 166(_arch(_uni))))
		(_sig(_int MemRdT -1 0 166(_arch(_uni))))
		(_sig(_int MemWrT -1 0 166(_arch(_uni))))
		(_sig(_int WBdataT -1 0 166(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 166(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 166(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 166(_arch(_uni))))
		(_sig(_int stackWrT -1 0 166(_arch(_uni))))
		(_sig(_int stackRdT -1 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 167(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 167(_arch(_uni))))
		(_sig(_int clk -1 0 168(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 169(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 170(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__179(_arch 0 0 179(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__215(_arch 1 0 215(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 232(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 241(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000050 55 12449         1688151894476 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688151894477 2023.06.30 22:04:54)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 3e3d3b3a69693c28686a2b656c393d3868393c393e)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 157(_ent (_in))))
				(_port(_int write -1 0 158(_ent (_in))))
				(_port(_int read -1 0 158(_ent (_in))))
				(_port(_int data_in 24 0 159(_ent (_in))))
				(_port(_int data_out 24 0 160(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int TypeCode 22 0 148(_ent (_in))))
				(_port(_int stop -1 0 149(_ent (_in))))
				(_port(_int ALUzero -1 0 150(_ent (_in))))
				(_port(_int Funct 23 0 151(_ent (_in))))
				(_port(_int stackWr -1 0 152(_ent (_out))))
				(_port(_int stackRd -1 0 152(_ent (_out))))
				(_port(_int PCSrc 22 0 153(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 175(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 178(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 182(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 185(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 188(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 191(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 194(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 197(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 200(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 203(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 206(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 209(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 212(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 218(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 221(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 224(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 227(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 148(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 151(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 163(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 163(_arch(_uni))))
		(_sig(_int adder_in 25 0 163(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 163(_arch(_uni))))
		(_sig(_int adder_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_in 25 0 163(_arch(_uni))))
		(_sig(_int busAT 25 0 163(_arch(_uni))))
		(_sig(_int busBT 25 0 163(_arch(_uni))))
		(_sig(_int busWT 25 0 163(_arch(_uni))))
		(_sig(_int InstrT 25 0 163(_arch(_uni))))
		(_sig(_int ExtOut 25 0 163(_arch(_uni))))
		(_sig(_int ALUINB 25 0 163(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 163(_arch(_uni))))
		(_sig(_int DMemOut 25 0 163(_arch(_uni))))
		(_sig(_int topOfStack 25 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 164(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 165(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 165(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 165(_arch(_uni))))
		(_sig(_int RegWrT -1 0 166(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 166(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 166(_arch(_uni))))
		(_sig(_int MemRdT -1 0 166(_arch(_uni))))
		(_sig(_int MemWrT -1 0 166(_arch(_uni))))
		(_sig(_int WBdataT -1 0 166(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 166(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 166(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 166(_arch(_uni))))
		(_sig(_int stackWrT -1 0 166(_arch(_uni))))
		(_sig(_int stackRdT -1 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 167(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 167(_arch(_uni))))
		(_sig(_int clk -1 0 168(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 169(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 170(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__179(_arch 0 0 179(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__215(_arch 1 0 215(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 232(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 241(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 1203          1688152053627 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688152053628 2023.06.30 22:07:33)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code e3b6e2b1e0b5b4f4e2b0f0b8b2e4e0e4e3e4e0e4e3)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(1)(2))(_read(5)(6)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 928           1688152056738 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688152056739 2023.06.30 22:07:36)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 184d4e1f134e4c0e1a1708424a1f181e1b1f181e1b)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688152056757 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688152056758 2023.06.30 22:07:36)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 287c772c757e7f3f2e2f3a737c2e2b2f2c2e212e7e)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000001010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12449         1688152056779 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688152056780 2023.06.30 22:07:36)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 37626133326035216163226c653034316130353037)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 157(_ent (_in))))
				(_port(_int write -1 0 158(_ent (_in))))
				(_port(_int read -1 0 158(_ent (_in))))
				(_port(_int data_in 24 0 159(_ent (_in))))
				(_port(_int data_out 24 0 160(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int TypeCode 22 0 148(_ent (_in))))
				(_port(_int stop -1 0 149(_ent (_in))))
				(_port(_int ALUzero -1 0 150(_ent (_in))))
				(_port(_int Funct 23 0 151(_ent (_in))))
				(_port(_int stackWr -1 0 152(_ent (_out))))
				(_port(_int stackRd -1 0 152(_ent (_out))))
				(_port(_int PCSrc 22 0 153(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 175(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 178(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 182(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 185(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 188(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 191(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 194(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 197(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 200(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 203(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 206(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 209(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 212(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 218(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 221(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 224(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 227(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 148(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 151(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 163(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 163(_arch(_uni))))
		(_sig(_int adder_in 25 0 163(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 163(_arch(_uni))))
		(_sig(_int adder_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_in 25 0 163(_arch(_uni))))
		(_sig(_int busAT 25 0 163(_arch(_uni))))
		(_sig(_int busBT 25 0 163(_arch(_uni))))
		(_sig(_int busWT 25 0 163(_arch(_uni))))
		(_sig(_int InstrT 25 0 163(_arch(_uni))))
		(_sig(_int ExtOut 25 0 163(_arch(_uni))))
		(_sig(_int ALUINB 25 0 163(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 163(_arch(_uni))))
		(_sig(_int DMemOut 25 0 163(_arch(_uni))))
		(_sig(_int topOfStack 25 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 164(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 165(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 165(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 165(_arch(_uni))))
		(_sig(_int RegWrT -1 0 166(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 166(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 166(_arch(_uni))))
		(_sig(_int MemRdT -1 0 166(_arch(_uni))))
		(_sig(_int MemWrT -1 0 166(_arch(_uni))))
		(_sig(_int WBdataT -1 0 166(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 166(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 166(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 166(_arch(_uni))))
		(_sig(_int stackWrT -1 0 166(_arch(_uni))))
		(_sig(_int stackRdT -1 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 167(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 167(_arch(_uni))))
		(_sig(_int clk -1 0 168(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 169(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 170(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__179(_arch 0 0 179(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__215(_arch 1 0 215(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 232(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 241(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688152056800 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688152056801 2023.06.30 22:07:36)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 560201555401064052514409035057505250525053)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688152056821 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688152056822 2023.06.30 22:07:36)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 66333266653135703a68753d33606361646060606f)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688152056844 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688152056845 2023.06.30 22:07:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 76222177232027607525352d227077702571737077)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688152056869 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688152056870 2023.06.30 22:07:36)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 95c1c29ac3c3c48394c5d3cf919291929793c393c6)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688152056889 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688152056890 2023.06.30 22:07:36)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code a5f1f7f2a1f3f5b3a7a0e1fff1a3f1a3f3a2a7a2ac)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688152056907 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688152056908 2023.06.30 22:07:36)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code b4e0b6e1b5e2e8a7b6e5acebe4b2e0b3b1b3bcb7b6)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688152056924 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688152056925 2023.06.30 22:07:36)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code c490c691c19399d292c4d79ec3c291c3c0c3c6c292)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688152056952 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688152056953 2023.06.30 22:07:36)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code e3b7b0b1e8b5b3f5e7e2a6b9b6e5e6e4e1e5e6e4eb)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688152056968 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688152056969 2023.06.30 22:07:36)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code f3a7f1a2f5a5afe0f6f3ebaca3f5a7f4f6f4fbf0f7)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688152056983 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688152056984 2023.06.30 22:07:36)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 0257000502555714560611585b0403040604060407)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688152057004 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688152057005 2023.06.30 22:07:37)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 227622262375753477756779772520247424712522)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688152057024 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688152057025 2023.06.30 22:07:37)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 31653334356662273d64226a643734363337373738)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688152057042 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688152057043 2023.06.30 22:07:37)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 4114154245171d524310591e114643474447464715)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688152057063 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688152057064 2023.06.30 22:07:37)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 50055153030601450551440a035651560357555506)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1203          1688152057091 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688152057092 2023.06.30 22:07:37)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code 70247370702627677123632b217773777077737770)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(1)(2))(_read(5)(6)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1295          1688152390228 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688152390229 2023.06.30 22:13:10)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code c497c290c09293d3c596d79f95c3c7c3c4c3c7c3c4)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(1)(2))(_read(5)(6)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 928           1688152399101 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688152399102 2023.06.30 22:13:19)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 6f3e676f3a393b796d607f353d686f696c686f696c)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688152399116 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688152399117 2023.06.30 22:13:19)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 7f2f7e7e7c29286879786d242b797c787b79767929)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000001010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12449         1688152399129 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688152399130 2023.06.30 22:13:19)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 8fde8780dbd88d99d9db9ad4dd888c89d9888d888f)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 157(_ent (_in))))
				(_port(_int write -1 0 158(_ent (_in))))
				(_port(_int read -1 0 158(_ent (_in))))
				(_port(_int data_in 24 0 159(_ent (_in))))
				(_port(_int data_out 24 0 160(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int TypeCode 22 0 148(_ent (_in))))
				(_port(_int stop -1 0 149(_ent (_in))))
				(_port(_int ALUzero -1 0 150(_ent (_in))))
				(_port(_int Funct 23 0 151(_ent (_in))))
				(_port(_int stackWr -1 0 152(_ent (_out))))
				(_port(_int stackRd -1 0 152(_ent (_out))))
				(_port(_int PCSrc 22 0 153(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 175(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 178(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 182(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 185(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 188(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 191(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 194(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 197(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 200(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 203(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 206(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 209(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 212(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 218(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 221(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 224(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 227(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 148(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 151(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 163(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 163(_arch(_uni))))
		(_sig(_int adder_in 25 0 163(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 163(_arch(_uni))))
		(_sig(_int adder_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_in 25 0 163(_arch(_uni))))
		(_sig(_int busAT 25 0 163(_arch(_uni))))
		(_sig(_int busBT 25 0 163(_arch(_uni))))
		(_sig(_int busWT 25 0 163(_arch(_uni))))
		(_sig(_int InstrT 25 0 163(_arch(_uni))))
		(_sig(_int ExtOut 25 0 163(_arch(_uni))))
		(_sig(_int ALUINB 25 0 163(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 163(_arch(_uni))))
		(_sig(_int DMemOut 25 0 163(_arch(_uni))))
		(_sig(_int topOfStack 25 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 164(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 165(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 165(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 165(_arch(_uni))))
		(_sig(_int RegWrT -1 0 166(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 166(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 166(_arch(_uni))))
		(_sig(_int MemRdT -1 0 166(_arch(_uni))))
		(_sig(_int MemWrT -1 0 166(_arch(_uni))))
		(_sig(_int WBdataT -1 0 166(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 166(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 166(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 166(_arch(_uni))))
		(_sig(_int stackWrT -1 0 166(_arch(_uni))))
		(_sig(_int stackRdT -1 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 167(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 167(_arch(_uni))))
		(_sig(_int clk -1 0 168(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 169(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 170(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__179(_arch 0 0 179(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__215(_arch 1 0 215(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 232(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 241(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688152399143 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688152399144 2023.06.30 22:13:19)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 8fdf8681ddd8df998b889dd0da898e898b898b898a)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688152399161 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688152399162 2023.06.30 22:13:19)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code aeffa4f9fef9fdb8f2a0bdf5fba8aba9aca8a8a8a7)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688152399180 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688152399181 2023.06.30 22:13:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bdedb4e9baebecabbeeefee6e9bbbcbbeebab8bbbc)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688152399201 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688152399202 2023.06.30 22:13:19)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code cd9dc498ca9b9cdbcc9d8b97c9cac9cacfcb9bcb9e)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688152399216 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688152399217 2023.06.30 22:13:19)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code dd8dd18f888b8dcbdfd8998789db89db8bdadfdad4)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688152399225 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688152399226 2023.06.30 22:13:19)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code ecbcb0bebabab0ffeebdf4b3bceab8ebe9ebe4efee)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688152399236 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688152399237 2023.06.30 22:13:19)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code fcaca0acaeaba1eaaafcefa6fbfaa9fbf8fbfefaaa)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688152399256 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688152399257 2023.06.30 22:13:19)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 0c5c000b575a5c1a080d4956590a090b0e0a090b04)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688152399270 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688152399271 2023.06.30 22:13:19)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code 1b4b461d4c4d47081e1b03444b1d4f1c1e1c13181f)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688152399281 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688152399282 2023.06.30 22:13:19)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 1b4b101d4b4c4e0d4f1f0841421d1a1d1f1d1f1d1e)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688152399295 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688152399296 2023.06.30 22:13:19)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 2b7a222f7a7c7c3d7e7c6e707e2c292d7d2d782c2b)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688152399313 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688152399314 2023.06.30 22:13:19)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 3a6b313f6e6d692c366f29616f3c3f3d383c3c3c33)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688152399330 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688152399331 2023.06.30 22:13:19)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 4a1a17491e1c1659481b52151a4d484c4f4c4d4c1e)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688152399343 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688152399344 2023.06.30 22:13:19)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 5a0a5259580c0b4f0f5b4e00095c5b5c095d5f5f0c)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1295          1688152399364 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688152399365 2023.06.30 22:13:19)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code 79287379702f2e6e782b6a22287e7a7e797e7a7e79)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(1)(2))(_read(5)(6)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 928           1688152461794 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688152461795 2023.06.30 22:14:21)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 4f1d1b4d1a191b594d405f151d484f494c484f494c)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688152461809 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688152461810 2023.06.30 22:14:21)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 5e0d035d5e08094958594c050a585d595a58575808)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000001010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12449         1688152461819 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688152461820 2023.06.30 22:14:21)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 6e3c3a6f39396c78383a7b353c696d6838696c696e)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 157(_ent (_in))))
				(_port(_int write -1 0 158(_ent (_in))))
				(_port(_int read -1 0 158(_ent (_in))))
				(_port(_int data_in 24 0 159(_ent (_in))))
				(_port(_int data_out 24 0 160(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int TypeCode 22 0 148(_ent (_in))))
				(_port(_int stop -1 0 149(_ent (_in))))
				(_port(_int ALUzero -1 0 150(_ent (_in))))
				(_port(_int Funct 23 0 151(_ent (_in))))
				(_port(_int stackWr -1 0 152(_ent (_out))))
				(_port(_int stackRd -1 0 152(_ent (_out))))
				(_port(_int PCSrc 22 0 153(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 175(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 178(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 182(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 185(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 188(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 191(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 194(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 197(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 200(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 203(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 206(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 209(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 212(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 218(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 221(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 224(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 227(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 148(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 151(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 163(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 163(_arch(_uni))))
		(_sig(_int adder_in 25 0 163(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 163(_arch(_uni))))
		(_sig(_int adder_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_in 25 0 163(_arch(_uni))))
		(_sig(_int busAT 25 0 163(_arch(_uni))))
		(_sig(_int busBT 25 0 163(_arch(_uni))))
		(_sig(_int busWT 25 0 163(_arch(_uni))))
		(_sig(_int InstrT 25 0 163(_arch(_uni))))
		(_sig(_int ExtOut 25 0 163(_arch(_uni))))
		(_sig(_int ALUINB 25 0 163(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 163(_arch(_uni))))
		(_sig(_int DMemOut 25 0 163(_arch(_uni))))
		(_sig(_int topOfStack 25 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 164(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 165(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 165(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 165(_arch(_uni))))
		(_sig(_int RegWrT -1 0 166(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 166(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 166(_arch(_uni))))
		(_sig(_int MemRdT -1 0 166(_arch(_uni))))
		(_sig(_int MemWrT -1 0 166(_arch(_uni))))
		(_sig(_int WBdataT -1 0 166(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 166(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 166(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 166(_arch(_uni))))
		(_sig(_int stackWrT -1 0 166(_arch(_uni))))
		(_sig(_int stackRdT -1 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 167(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 167(_arch(_uni))))
		(_sig(_int clk -1 0 168(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 169(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 170(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__179(_arch 0 0 179(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__215(_arch 1 0 215(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 232(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 241(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688152461835 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688152461836 2023.06.30 22:14:21)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 7e2d2b7f2f292e687a796c212b787f787a787a787b)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688152461848 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688152461849 2023.06.30 22:14:21)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 8ddfdb83dcdade9bd1839ed6d88b888a8f8b8b8b84)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688152461865 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688152461866 2023.06.30 22:14:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9dcec8929acbcc8b9ecedec6c99b9c9bce9a989b9c)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688152461887 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688152461888 2023.06.30 22:14:21)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code adfef8faaafbfcbbacfdebf7a9aaa9aaafabfbabfe)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688152461899 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688152461900 2023.06.30 22:14:21)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code bcefece8eeeaecaabeb9f8e6e8bae8baeabbbebbb5)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688152461911 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688152461912 2023.06.30 22:14:21)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code cc9fcc989a9a90dfce9dd4939cca98cbc9cbc4cfce)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688152461921 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688152461922 2023.06.30 22:14:21)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code cc9fcc999e9b91da9accdf96cbca99cbc8cbceca9a)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688152461938 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688152461939 2023.06.30 22:14:21)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code db888a88818d8bcddfda9e818edddedcd9dddedcd3)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688152461946 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688152461947 2023.06.30 22:14:21)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code ebb8ebb9bcbdb7f8eeebf3b4bbedbfeceeece3e8ef)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688152461960 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688152461961 2023.06.30 22:14:21)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code fba8adaaabacaeedafffe8a1a2fdfafdfffdfffdfe)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688152461968 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688152461969 2023.06.30 22:14:21)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code fba9afabaaacacedaeacbea0aefcf9fdadfda8fcfb)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688152461987 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688152461988 2023.06.30 22:14:21)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 1a484d1d4e4d490c164f09414f1c1f1d181c1c1c13)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688152462011 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688152462012 2023.06.30 22:14:22)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 2a792b2f7e7c7639287b32757a2d282c2f2c2d2c7e)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688152462031 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688152462032 2023.06.30 22:14:22)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 396a6d3c636f682c6c382d636a3f383f6a3e3c3c6f)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1295          1688155265382 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688155265383 2023.06.30 23:01:05)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code d98cde8ad08f8eced88bca8288dedaded9dedaded9)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(1)(2))(_read(5)(6)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 928           1688155269189 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688155269190 2023.06.30 23:01:09)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code adf9aefafafbf9bbafa2bdf7ffaaadabaeaaadabae)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688155269207 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688155269208 2023.06.30 23:01:09)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code cd98c798cc9b9adacbcadf9699cbcecac9cbc4cb9b)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000001010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12449         1688155269220 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688155269221 2023.06.30 23:01:09)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code cd99ce999b9acfdb9b99d8969fcacecb9bcacfcacd)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 111(_ent (_in))))
				(_port(_int A 18 0 112(_ent (_in))))
				(_port(_int B 18 0 113(_ent (_in))))
				(_port(_int O 18 0 114(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 90(_ent (_in))))
				(_port(_int Funct 12 0 91(_ent (_in))))
				(_port(_int ALUOP 13 0 92(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 97(_ent (_in))))
				(_port(_int ExtOp -1 0 98(_ent (_in))))
				(_port(_int dout 15 0 99(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 119(_ent (_in))))
				(_port(_int A 19 0 120(_ent (_in))))
				(_port(_int B 19 0 121(_ent (_in))))
				(_port(_int O 19 0 122(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 104(_ent (_in))))
				(_port(_int Funct 17 0 105(_ent (_in))))
				(_port(_int RegWr -1 0 106(_ent (_out))))
				(_port(_int EXTOP -1 0 106(_ent (_out))))
				(_port(_int ALUSrc -1 0 106(_ent (_out))))
				(_port(_int MemRd -1 0 106(_ent (_out))))
				(_port(_int MemWr -1 0 106(_ent (_out))))
				(_port(_int WBdata -1 0 106(_ent (_out))))
				(_port(_int RegSrc -1 0 106(_ent (_out))))
				(_port(_int SHFTSrc -1 0 106(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 127(_ent (_in))))
				(_port(_int Read -1 0 128(_ent (_in))))
				(_port(_int Write -1 0 129(_ent (_in))))
				(_port(_int Address 20 0 130(_ent (_in))))
				(_port(_int Data_in 20 0 131(_ent (_in))))
				(_port(_int Data_out 20 0 132(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 157(_ent (_in))))
				(_port(_int write -1 0 158(_ent (_in))))
				(_port(_int read -1 0 158(_ent (_in))))
				(_port(_int data_in 24 0 159(_ent (_in))))
				(_port(_int data_out 24 0 160(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 139(_ent (_in))))
				(_port(_int extend 21 0 140(_ent (_in))))
				(_port(_int branchTarget 21 0 141(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 147(_ent (_in))))
				(_port(_int TypeCode 22 0 148(_ent (_in))))
				(_port(_int stop -1 0 149(_ent (_in))))
				(_port(_int ALUzero -1 0 150(_ent (_in))))
				(_port(_int Funct 23 0 151(_ent (_in))))
				(_port(_int stackWr -1 0 152(_ent (_out))))
				(_port(_int stackRd -1 0 152(_ent (_out))))
				(_port(_int PCSrc 22 0 153(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 175(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 178(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 182(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 185(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 188(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 191(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 194(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 197(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 200(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 203(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 206(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 209(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 212(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 218(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 221(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 224(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 227(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 90(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 91(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 92(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 97(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 99(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 104(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 105(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 112(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 120(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 130(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 139(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 148(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 151(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 159(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 163(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 163(_arch(_uni))))
		(_sig(_int adder_in 25 0 163(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 163(_arch(_uni))))
		(_sig(_int adder_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_out 25 0 163(_arch(_uni))))
		(_sig(_int pc_in 25 0 163(_arch(_uni))))
		(_sig(_int busAT 25 0 163(_arch(_uni))))
		(_sig(_int busBT 25 0 163(_arch(_uni))))
		(_sig(_int busWT 25 0 163(_arch(_uni))))
		(_sig(_int InstrT 25 0 163(_arch(_uni))))
		(_sig(_int ExtOut 25 0 163(_arch(_uni))))
		(_sig(_int ALUINB 25 0 163(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 163(_arch(_uni))))
		(_sig(_int DMemOut 25 0 163(_arch(_uni))))
		(_sig(_int topOfStack 25 0 163(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 164(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 164(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 165(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 165(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 165(_arch(_uni))))
		(_sig(_int RegWrT -1 0 166(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 166(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 166(_arch(_uni))))
		(_sig(_int MemRdT -1 0 166(_arch(_uni))))
		(_sig(_int MemWrT -1 0 166(_arch(_uni))))
		(_sig(_int WBdataT -1 0 166(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 166(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 166(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 166(_arch(_uni))))
		(_sig(_int stackWrT -1 0 166(_arch(_uni))))
		(_sig(_int stackRdT -1 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 167(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 167(_arch(_uni))))
		(_sig(_int clk -1 0 168(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 169(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 170(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__179(_arch 0 0 179(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__215(_arch 1 0 215(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 232(_prcs(_wait_for)(_trgt(30)))))
			(stim_proc(_arch 3 0 241(_prcs(_wait_for)(_trgt(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688155269234 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688155269235 2023.06.30 23:01:09)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code dc89de8e8b8b8ccad8dbce8389dadddad8dad8dad9)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688155269250 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688155269251 2023.06.30 23:01:09)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code ecb8edbfbabbbffab0e2ffb7b9eae9ebeeeaeaeae5)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1667          1688155269265 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 15))
	(_version vef)
	(_time 1688155269266 2023.06.30 23:01:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fca9feacfcaaadeaffafbfa7a8fafdfaaffbf9fafd)
	(_ent
		(_time 1688112438137)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 17(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 18(_arch(_uni((i 2))))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_simple)(_trgt(6)(7))(_sens(0)(1)(2)(3))(_mon))))
			(line__44(_arch 1 0 44(_assignment(_trgt(4))(_sens(6)(7)))))
			(line__45(_arch 2 0 45(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1046          1688155269291 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688155269292 2023.06.30 23:01:09)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 1b4e1e1c1a4d4a0d1a4b5d411f1c1f1c191d4d1d48)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688155269303 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688155269304 2023.06.30 23:01:09)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 2a7f2a2e7a7c7a3c282f6e707e2c7e2c7c2d282d23)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688155269314 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688155269315 2023.06.30 23:01:09)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 2a7f7a2f7e7c7639287b32757a2c7e2d2f2d222928)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688155269323 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688155269324 2023.06.30 23:01:09)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 3a6f6a3f6a6d672c6c3a29603d3c6f3d3e3d383c6c)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688155269342 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688155269343 2023.06.30 23:01:09)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 4a1f4b49131c1a5c4e4b0f101f4c4f4d484c4f4d42)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688155269351 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688155269352 2023.06.30 23:01:09)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code 590c095b550f054a5c594106095f0d5e5c5e515a5d)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688155269364 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688155269365 2023.06.30 23:01:09)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 693c6f68623e3c7f3d6d7a33306f686f6d6f6d6f6c)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688155269376 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688155269377 2023.06.30 23:01:09)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 693d6d69633e3e7f3c3e2c323c6e6b6f3f6f3a6e69)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(3)(4)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688155269404 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688155269405 2023.06.30 23:01:09)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 88dc8e8685dfdb9e84dd9bd3dd8e8d8f8a8e8e8e81)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688155269431 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688155269432 2023.06.30 23:01:09)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code a7f2f7f1a5f1fbb4a5f6bff8f7a0a5a1a2a1a0a1f3)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2065          1688155269451 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688155269452 2023.06.30 23:01:09)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code b7e2b2e3e3e1e6a2e2b6a3ede4b1b6b1e4b0b2b2e1)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1295          1688155269485 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688155269486 2023.06.30 23:01:09)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code d682d185d08081c1d784c58d87d1d5d1d6d1d5d1d6)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(1)(2))(_read(5)(6)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2192          1688156515299 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688156515300 2023.06.30 23:21:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 4b1e4d494a1d1a5d4e1c08101f4d4a4d184c4e4d4a)
	(_ent
		(_time 1688156515297)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688156526102 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688156526103 2023.06.30 23:22:06)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 87d78789d3d1d69182d0c4dcd3818681d480828186)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 928           1688156677286 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688156677287 2023.06.30 23:24:37)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 1b181b1c4a4d4f0d19140b41491c1b1d181c1b1d18)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688156677297 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688156677298 2023.06.30 23:24:37)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 1b19121c1c4d4c0c1d1c09404f1d181c1f1d121d4d)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000011100"\))((_string \"00011000100000000001000000000000"\))((_string \"00001000000000000000000000001010"\))((_string \"00001000000000100000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 900           1688156677319 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688156677320 2023.06.30 23:24:37)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 3a383b3f6f6d6a2c3e3d28656f3c3b3c3e3c3e3c3f)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688156677336 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688156677337 2023.06.30 23:24:37)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 4a4948481e1d195c164459111f4c4f4d484c4c4c43)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688156677364 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688156677365 2023.06.30 23:24:37)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 696b6869333f387f6c3e2a323d6f686f3a6e6c6f68)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1046          1688156677391 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688156677392 2023.06.30 23:24:37)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 797b7878232f286f78293f237d7e7d7e7b7f2f7f2a)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688156677413 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688156677414 2023.06.30 23:24:37)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 989a9c9791cec88e9a9ddcc2cc9ecc9ece9f9a9f91)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688156677436 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688156677437 2023.06.30 23:24:37)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code a7a5f3f1a5f1fbb4a5f6bff8f7a1f3a0a2a0afa4a5)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688156677454 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688156677455 2023.06.30 23:24:37)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code b7b5e3e3b1e0eaa1e1b7a4edb0b1e2b0b3b0b5b1e1)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688156677475 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688156677476 2023.06.30 23:24:37)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code d6d4d385d88086c0d2d7938c83d0d3d1d4d0d3d1de)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688156677514 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688156677515 2023.06.30 23:24:37)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code f6f4a2a7f5a0aae5f3f6eea9a6f0a2f1f3f1fef5f2)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688156677538 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688156677539 2023.06.30 23:24:37)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 15171613124240034111064f4c1314131113111310)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688156677555 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688156677556 2023.06.30 23:24:37)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 24272520237373327173617f712326227222772324)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688156677583 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688156677584 2023.06.30 23:24:37)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 44474746451317524811571f11424143464242424d)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688156677600 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688156677601 2023.06.30 23:24:37)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 5351065155050f4051024b0c035451555655545507)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2241          1688156677622 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688156677623 2023.06.30 23:24:37)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 636163633335327636627739306562653064666635)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((SHAMT)(SHAMT))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
				((negative)(_open))
				((carry)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1295          1688156677642 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688156677643 2023.06.30 23:24:37)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code 8281808d80d4d59583d091d9d38581858285818582)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(1)(2))(_read(5)(6)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2192          1688156745268 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688156745269 2023.06.30 23:25:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code aba9a3fcaafdfabdaefce8f0ffadaaadf8acaeadaa)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688156746743 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688156746744 2023.06.30 23:25:46)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 686a3f68333e397e6d3f2b333c6e696e3b6f6d6e69)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688156747535 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688156747536 2023.06.30 23:25:47)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8586868bd3d3d49380d2c6ded1838483d682808384)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688156748207 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688156748208 2023.06.30 23:25:48)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 25262121737374332072667e712324237622202324)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688156748634 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688156748635 2023.06.30 23:25:48)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cbc8cc9eca9d9addce9c88909fcdcacd98cccecdca)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688156748887 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688156748888 2023.06.30 23:25:48)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code c5c6c390939394d3c092869e91c3c4c396c2c0c3c4)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688156749151 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688156749152 2023.06.30 23:25:49)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code cecdc79bc8989fd8cb998d959ac8cfc89dc9cbc8cf)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688156749434 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688156749435 2023.06.30 23:25:49)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e7e4efb4b3b1b6f1e2b0a4bcb3e1e6e1b4e0e2e1e6)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688156749684 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688156749685 2023.06.30 23:25:49)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e1e2b1b2b3b7b0f7e4b6a2bab5e7e0e7b2e6e4e7e0)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688156749981 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688156749982 2023.06.30 23:25:49)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0a09580c085c5b1c0f5d49515e0c0b0c590d0f0c0b)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688156750366 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688156750367 2023.06.30 23:25:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9192c49ec3c7c08794c6d2cac5979097c296949790)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000050 55 12690         1688156803278 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688156803279 2023.06.30 23:26:43)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 3b3e683f6b6c392d6d692e60693c383d6d3c393c3b)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000046 55 1407          1688156986642 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688156986643 2023.06.30 23:29:46)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 7b2b7a7a7c2d2c6c7d7c69202f7d787c7f7d727d2d)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000010100"\))((_string \"00010000010001100010000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 928           1688156990082 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688156990083 2023.06.30 23:29:50)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code f8fffda8f3aeaceefaf7e8a2aafff8fefbfff8fefb)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688156990098 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688156990099 2023.06.30 23:29:50)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 07010801555150100100155c5301040003010e0151)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000010100"\))((_string \"00010000010001100010000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12690         1688156990115 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688156990116 2023.06.30 23:29:50)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 17101111124015014145024c451014114110151017)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688156990128 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688156990129 2023.06.30 23:29:50)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 171110101440470113100548421116111311131112)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688156990144 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688156990145 2023.06.30 23:29:50)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 36313233356165206a38256d63303331343030303f)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688156990166 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688156990167 2023.06.30 23:29:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 46404144131017504311051d124047401541434047)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1046          1688156990188 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688156990189 2023.06.30 23:29:50)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 55535256030304435405130f515251525753035306)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688156990199 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688156990200 2023.06.30 23:29:50)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 65636765613335736760213f31633163336267626c)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688156990219 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688156990220 2023.06.30 23:29:50)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 757327757523296677246d2a2573217270727d7677)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688156990234 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688156990235 2023.06.30 23:29:50)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 8482d68a81d3d992d28497de8382d18380838682d2)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688156990255 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688156990256 2023.06.30 23:29:50)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code a4a2a7f2a8f2f4b2a0a5e1fef1a2a1a3a6a2a1a3ac)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688156990266 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688156990267 2023.06.30 23:29:50)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code a4a2f6f2a5f2f8b7a1a4bcfbf4a2f0a3a1a3aca7a0)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688156990276 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688156990277 2023.06.30 23:29:50)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code b3b5b7e6b2e4e6a5e7b7a0e9eab5b2b5b7b5b7b5b6)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688156990286 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688156990287 2023.06.30 23:29:50)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code c3c4c596c39494d59694869896c4c1c595c590c4c3)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688156990311 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688156990312 2023.06.30 23:29:50)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code d2d5d680d58581c4de87c18987d4d7d5d0d4d4d4db)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688156990330 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688156990331 2023.06.30 23:29:50)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code f2f4a0a3f5a4aee1f0a3eaada2f5f0f4f7f4f5f4a6)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2241          1688156990344 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688156990345 2023.06.30 23:29:50)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code f2f4f5a2a3a4a3e7a7f3e6a8a1f4f3f4a1f5f7f7a4)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((SHAMT)(SHAMT))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
				((negative)(_open))
				((carry)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1295          1688156990357 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688156990358 2023.06.30 23:29:50)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code 01060506005756160053125a500602060106020601)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(1)(2))(_read(5)(6)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 928           1688159891660 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688159891661 2023.07.01 00:18:11)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 4241114043141654404d5218104542444145424441)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688159891689 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688159891690 2023.07.01 00:18:11)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 61633b61353736766766733a356762666567686737)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00001000000001000000000000101100"\))((_string \"00100000010001000000000000000100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12690         1688159891716 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688159891717 2023.07.01 00:18:11)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 71722271722673672723642a237672772776737671)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688159891742 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688159891743 2023.07.01 00:18:11)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 9092c29f94c7c086949782cfc59691969496949695)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688159891766 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688159891767 2023.07.01 00:18:11)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code a0a3f1f7a5f7f3b6fcaeb3fbf5a6a5a7a2a6a6a6a9)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688159891796 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688159891797 2023.07.01 00:18:11)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bfbdedebbae9eea9bae8fce4ebb9beb9ecb8bab9be)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1046          1688159891823 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688159891824 2023.07.01 00:18:11)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code dedc8c8cd8888fc8df8e9884dad9dad9dcd888d88d)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688159891849 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688159891850 2023.07.01 00:18:11)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code fdffaaada8abadebfff8b9a7a9fba9fbabfafffaf4)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688159891870 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688159891871 2023.07.01 00:18:11)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 0d0f0d0a5c5b511e0f5c15525d0b590a080a050e0f)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688159891896 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688159891897 2023.07.01 00:18:11)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 2c2e2c287e7b713a7a2c3f762b2a792b282b2e2a7a)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688159891930 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688159891931 2023.07.01 00:18:11)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 4b491a48111d1b5d4f4a0e111e4d4e4c494d4e4c43)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688159891952 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688159891953 2023.07.01 00:18:11)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code 5b595b590c0d07485e5b43040b5d0f5c5e5c53585f)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688159891980 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688159891981 2023.07.01 00:18:11)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 7a782c7a292d2f6c2e7e6920237c7b7c7e7c7e7c7f)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688159892008 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688159892009 2023.07.01 00:18:12)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 9a99ce95c8cdcd8ccfcddfc1cf9d989ccc9cc99d9a)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(3)(4)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688159892034 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688159892035 2023.07.01 00:18:12)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code b9baefedb5eeeaafb5ecaae2ecbfbcbebbbfbfbfb0)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688159892058 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688159892059 2023.07.01 00:18:12)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code c8cac89cc59e94dbca99d09798cfcacecdcecfce9c)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2241          1688159892083 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688159892084 2023.07.01 00:18:12)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code e8eabdbbb3beb9fdbde9fcb2bbeee9eebbefededbe)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((SHAMT)(SHAMT))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
				((negative)(_open))
				((carry)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1295          1688159892106 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688159892107 2023.07.01 00:18:12)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code f7f4a0a6f0a1a0e0f6a5e4aca6f0f4f0f7f0f4f0f7)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(1)(2))(_read(5)(6)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 928           1688159950249 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688159950250 2023.07.01 00:19:10)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 1410151313424002161b044e461314121713141217)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688159950266 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688159950267 2023.07.01 00:19:10)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 24212c20757273332223367f7022272320222d2272)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00001000000001000000000000101100"\))((_string \"00100000010001000000000000100100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12690         1688159950278 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688159950279 2023.07.01 00:19:10)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 333732373264312565612668613430356534313433)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688159950294 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688159950295 2023.07.01 00:19:10)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 43464341441413554744511c164542454745474546)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688159950304 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688159950305 2023.07.01 00:19:10)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 52565151550501440e5c410907545755505454545b)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688159950322 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688159950323 2023.07.01 00:19:10)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 626762623334337467352139366463643165676463)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1046          1688159950335 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688159950336 2023.07.01 00:19:10)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 727772732324236473223428767576757074247421)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688159950350 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688159950351 2023.07.01 00:19:10)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 8184848f81d7d1978384c5dbd587d587d786838688)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688159950360 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688159950361 2023.07.01 00:19:10)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 8184d48e85d7dd9283d099ded187d5868486898283)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688159950376 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688159950377 2023.07.01 00:19:10)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 9194c49e91c6cc87c79182cb9697c49695969397c7)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688159950394 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688159950395 2023.07.01 00:19:10)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code b0b5b4e5b8e6e0a6b4b1f5eae5b6b5b7b2b6b5b7b8)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688159950407 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688159950408 2023.07.01 00:19:10)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code b0b5e5e5b5e6eca3b5b0a8efe0b6e4b7b5b7b8b3b4)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688159950417 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688159950418 2023.07.01 00:19:10)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code c0c5c394c29795d694c4d39a99c6c1c6c4c6c4c6c5)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688159950429 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688159950430 2023.07.01 00:19:10)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code cfcbce9a9a9898d99a988a949ac8cdc999c99cc8cf)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688159950439 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688159950440 2023.07.01 00:19:10)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code dfdbdc8d8c888cc9d38acc848ad9dad8ddd9d9d9d6)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688159950453 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688159950454 2023.07.01 00:19:10)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code dfda8a8c8c8983ccdd8ec7808fd8ddd9dad9d8d98b)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2241          1688159950472 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688159950473 2023.07.01 00:19:10)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code fefbfeaef8a8afebabffeaa4adf8fff8adf9fbfba8)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((SHAMT)(SHAMT))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
				((negative)(_open))
				((carry)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1295          1688159950486 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688159950487 2023.07.01 00:19:10)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code fefafcafaba8a9e9ffaceda5aff9fdf9fef9fdf9fe)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(1)(2))(_read(5)(6)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688160249163 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688160249164 2023.07.01 00:24:09)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code beebb7eabee8e9a9b8b9ace5eab8bdb9bab8b7b8e8)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00001000000001000000000000101100"\))((_string \"00100000010001000000000000100100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 928           1688160252313 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688160252314 2023.07.01 00:24:12)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 0256560403545614000d1258500502040105020401)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688160252328 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688160252329 2023.07.01 00:24:12)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 12474f1545444505141500494614111516141b1444)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00001000000001000000000000101100"\))((_string \"00100000010001000000000000100100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12690         1688160252338 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688160252339 2023.07.01 00:24:12)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 227676272275203474703779702521247425202522)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688160252355 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688160252356 2023.07.01 00:24:12)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 31646434346661273536236e643730373537353734)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688160252366 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688160252367 2023.07.01 00:24:12)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 41151743451612571d4f521a144744464347474748)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688160252385 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688160252386 2023.07.01 00:24:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 51040452030700475406120a055750570256545750)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1046          1688160252399 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688160252400 2023.07.01 00:24:12)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 60353560333631766130263a646764676266366633)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688160252410 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688160252411 2023.07.01 00:24:12)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 70252071712620667275342a247624762677727779)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688160252428 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688160252429 2023.07.01 00:24:12)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 7f2a7f7f2c29236c7d2e67202f792b787a78777c7d)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688160252444 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688160252445 2023.07.01 00:24:12)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 8fda8f81d8d8d299d98f9cd58889da888b888d89d9)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688160252460 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688160252461 2023.07.01 00:24:12)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 9fcace91c1c9cf899b9edac5ca999a989d999a9897)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688160252469 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688160252470 2023.07.01 00:24:12)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code 9fca9f91ccc9c38c9a9f87c0cf99cb989a98979c9b)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688160252489 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688160252490 2023.07.01 00:24:12)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code beebe8ebe9e9eba8eabaade4e7b8bfb8bab8bab8bb)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688160252507 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688160252508 2023.07.01 00:24:12)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code ce9a9a9b989999d89b998b959bc9ccc898c89dc9ce)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688160252521 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688160252522 2023.07.01 00:24:12)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code dd898b8f8c8a8ecbd188ce8688dbd8dadfdbdbdbd4)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688160252535 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688160252536 2023.07.01 00:24:12)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code edb8edbfbcbbb1feefbcf5b2bdeaefebe8ebeaebb9)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2241          1688160252550 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688160252551 2023.07.01 00:24:12)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code fca9a9acfcaaade9a9fde8a6affafdfaaffbf9f9aa)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((SHAMT)(SHAMT))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
				((negative)(_open))
				((carry)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1295          1688160252562 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688160252563 2023.07.01 00:24:12)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code fca8abadafaaabebfdaeefa7adfbfffbfcfbfffbfc)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2))(_read(3)(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688160409473 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688160409474 2023.07.01 00:26:49)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code f6f3fda6a5a0a1e1f0f1e4ada2f0f5f1f2f0fff0a0)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00001000000001000000000000101100"\))((_string \"00100000010001000000000000001100"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 928           1688160412236 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688160412237 2023.07.01 00:26:52)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code b4b0e0e0b3e2e0a2b6bba4eee6b3b4b2b7b3b4b2b7)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688160412253 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688160412254 2023.07.01 00:26:52)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code d4d18986858283c3d2d3c68f80d2d7d3d0d2ddd282)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00001000000001000000000000101100"\))((_string \"00100000010001000000000000001100"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12690         1688160412265 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688160412266 2023.07.01 00:26:52)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code d4d08087d283d6c28286c18f86d3d7d282d3d6d3d4)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688160412283 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688160412284 2023.07.01 00:26:52)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code f3f6a6a3f4a4a3e5f7f4e1aca6f5f2f5f7f5f7f5f6)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688160412294 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688160412295 2023.07.01 00:26:52)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code f3f7a5a3f5a4a0e5affde0a8a6f5f6f4f1f5f5f5fa)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688160412310 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688160412311 2023.07.01 00:26:52)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 020756045354531407554159560403045105070403)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1046          1688160412328 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688160412329 2023.07.01 00:26:52)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 121746154344430413425448161516151014441441)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688160412339 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688160412340 2023.07.01 00:26:52)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 22277326217472342027667876247624742520252b)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688160412351 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688160412352 2023.07.01 00:26:52)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 3134303535676d223360296e613765363436393233)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688160412366 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688160412367 2023.07.01 00:26:52)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 4144404341161c571741521b464714464546434717)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688160412381 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688160412382 2023.07.01 00:26:52)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 51540153580701475550140b045754565357545659)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688160412391 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688160412392 2023.07.01 00:26:52)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code 5154505355070d425451490e015705565456595255)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688160412407 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688160412408 2023.07.01 00:26:52)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 60653761623735763464733a396661666466646665)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688160412420 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688160412421 2023.07.01 00:26:52)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 70742571732727662527352b257772762676237770)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688160412435 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688160412436 2023.07.01 00:26:52)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 7f7b287e2c282c69732a6c242a797a787d79797976)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688160412451 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688160412452 2023.07.01 00:26:52)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 8f8a8e80dcd9d39c8dde97d0df888d898a898889db)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2241          1688160412463 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688160412464 2023.07.01 00:26:52)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 9f9acb909ac9ce8aca9e8bc5cc999e99cc989a9ac9)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((SHAMT)(SHAMT))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
				((negative)(_open))
				((carry)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1295          1688160412474 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688160412475 2023.07.01 00:26:52)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code aeaaf8f8fbf8f9b9affcbdf5ffa9ada9aea9ada9ae)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2))(_read(3)(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688160457640 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688160457641 2023.07.01 00:27:37)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 13404c1445454404151401484715101417151a1545)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00001000000001000000000000101100"\))((_string \"00100000010001000000000000010100"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12687         1688160787881 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688160787882 2023.07.01 00:33:07)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 1d4c141b4b4a1f0b4b4f08464f1a1e1b4b1a1f1a1d)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(pc_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 928           1688160792339 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688160792340 2023.07.01 00:33:12)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 8285d38c83d4d694808d92d8d08582848185828481)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688160792354 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688160792355 2023.07.01 00:33:12)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 9197c99ec5c7c686979683cac597929695979897c7)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00001000000001000000000000101100"\))((_string \"00100000010001000000000000010100"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12687         1688160792375 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688160792376 2023.07.01 00:33:12)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code a1a6f0f7a2f6a3b7f7f3b4faf3a6a2a7f7a6a3a6a1)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(pc_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688160792389 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688160792390 2023.07.01 00:33:12)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code b1b7e1e5b4e6e1a7b5b6a3eee4b7b0b7b5b7b5b7b4)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688160792400 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688160792401 2023.07.01 00:33:12)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code c0c79395c59793d69cced39b95c6c5c7c2c6c6c6c9)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688160792417 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688160792418 2023.07.01 00:33:12)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code d0d68082838681c6d587938b84d6d1d683d7d5d6d1)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1046          1688160792431 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688160792432 2023.07.01 00:33:12)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code dfd98f8dda898ec9de8f9985dbd8dbd8ddd989d98c)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688160792442 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688160792443 2023.07.01 00:33:12)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code efe9babcb8b9bff9edeaabb5bbe9bbe9b9e8ede8e6)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688160792457 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688160792458 2023.07.01 00:33:12)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code fff9faaeaca9a3ecfdaee7a0aff9abf8faf8f7fcfd)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688160792472 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688160792473 2023.07.01 00:33:12)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 0e0808085a595318580e1d5409085b090a090c0858)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688160792489 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688160792490 2023.07.01 00:33:12)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 1e18491843484e081a1f5b444b181b191c181b1916)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688160792498 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688160792499 2023.07.01 00:33:12)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code 1e1818184e48420d1b1e06414e184a191b19161d1a)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688160792518 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688160792519 2023.07.01 00:33:12)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 2e287e2b79797b387a2a3d7477282f282a282a282b)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688160792532 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688160792533 2023.07.01 00:33:12)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 3d3a6f386a6a6a2b686a7866683a3f3b6b3b6e3a3d)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688160792548 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688160792549 2023.07.01 00:33:12)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 4d4a1d4f1c1a1e5b41185e16184b484a4f4b4b4b44)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688160792559 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688160792560 2023.07.01 00:33:12)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 5c5a5a5e0a0a004f5e0d44030c5b5e5a595a5b5a08)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2241          1688160792573 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688160792574 2023.07.01 00:33:12)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 6c6a3f6c6c3a3d79396d78363f6a6d6a3f6b69693a)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((SHAMT)(SHAMT))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
				((negative)(_open))
				((carry)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1295          1688160792582 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688160792583 2023.07.01 00:33:12)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code 7c7b2d7c2f2a2b6b7d2e6f272d7b7f7b7c7b7f7b7c)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(1)(2))(_read(5)(6)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 928           1688160909980 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688160909981 2023.07.01 00:35:09)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 0a590c0c585c5e1c08051a50580d0a0c090d0a0c09)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688160910002 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688160910003 2023.07.01 00:35:10)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 2a78252e2e7c7d3d2c2d38717e2c292d2e2c232c7c)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00001000000001000000000000101100"\))((_string \"00100000010001000000000000010100"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12690         1688160910014 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688160910015 2023.07.01 00:35:10)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 2a792c2f797d283c7c783f71782d292c7c2d282d2a)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688160910039 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688160910040 2023.07.01 00:35:10)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 491b4e4b441e195f4d4e5b161c4f484f4d4f4d4f4c)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688160910051 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688160910052 2023.07.01 00:35:10)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 580b5c5b550f0b4e04564b030d5e5d5f5a5e5e5e51)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688160910066 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688160910067 2023.07.01 00:35:10)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 683a6f68333e397e6d3f2b333c6e696e3b6f6d6e69)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1046          1688160910086 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688160910087 2023.07.01 00:35:10)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 782a7f79232e296e79283e227c7f7c7f7a7e2e7e2b)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688160910099 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688160910100 2023.07.01 00:35:10)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 87d5858981d1d7918582c3ddd381d381d18085808e)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688160910111 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688160910112 2023.07.01 00:35:10)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 87d5d58885d1db9485d69fd8d781d38082808f8485)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688160910131 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688160910132 2023.07.01 00:35:10)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code a7f5f5f0a1f0fab1f1a7b4fda0a1f2a0a3a0a5a1f1)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688160910150 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688160910151 2023.07.01 00:35:10)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code b6e4b5e3b8e0e6a0b2b7f3ece3b0b3b1b4b0b3b1be)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688160910162 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688160910163 2023.07.01 00:35:10)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code c6949492c5909ad5c3c6de9996c092c1c3c1cec5c2)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688160910180 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688160910181 2023.07.01 00:35:10)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code d587d186d28280c381d1c68f8cd3d4d3d1d3d1d3d0)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688160910197 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688160910198 2023.07.01 00:35:10)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code e5b6e3b6e3b2b2f3b0b2a0beb0e2e7e3b3e3b6e2e5)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688160910211 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688160910212 2023.07.01 00:35:10)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code f5a6f1a5f5a2a6e3f9a0e6aea0f3f0f2f7f3f3f3fc)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688160910225 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688160910226 2023.07.01 00:35:10)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 045657030552581706551c5b540306020102030250)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2241          1688160910242 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688160910243 2023.07.01 00:35:10)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 14461213434245014115004e471215124713111142)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((SHAMT)(SHAMT))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
				((negative)(_open))
				((carry)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1295          1688160910253 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688160910254 2023.07.01 00:35:10)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code 24772021207273332576377f752327232423272324)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(1)(2))(_read(5)(6)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 928           1688160950200 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688160950201 2023.07.01 00:35:50)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 2525262123737133272a357f772225232622252326)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688160950220 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688160950221 2023.07.01 00:35:50)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 44454e46151213534243561f1042474340424d4212)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00001000000001000000000000101100"\))((_string \"00100000010001000000000001000100"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12690         1688160950233 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688160950234 2023.07.01 00:35:50)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 44444747421346521216511f164347421243464344)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688160950247 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688160950248 2023.07.01 00:35:50)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 54555657540304425053460b015255525052505251)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688160950258 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688160950259 2023.07.01 00:35:50)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 6464656465333772386a773f31626163666262626d)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688160950277 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688160950278 2023.07.01 00:35:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 737271722325226576243028277572752074767572)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1046          1688160950290 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688160950291 2023.07.01 00:35:50)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 8382818dd3d5d29582d3c5d9878487848185d585d0)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688160950302 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688160950303 2023.07.01 00:35:50)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 9293959d91c4c2849097d6c8c694c694c49590959b)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688160950313 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688160950314 2023.07.01 00:35:50)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 9293c59c95c4ce8190c38acdc294c69597959a9190)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688160950327 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688160950328 2023.07.01 00:35:50)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code a2a3f5f5a1f5ffb4f4a2b1f8a5a4f7a5a6a5a0a4f4)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688160950344 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688160950345 2023.07.01 00:35:50)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code b2b3b4e7b8e4e2a4b6b3f7e8e7b4b7b5b0b4b7b5ba)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688160950356 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688160950357 2023.07.01 00:35:50)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code c1c09695c5979dd2c4c1d99e91c795c6c4c6c9c2c5)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 845           1688160950372 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 13))
	(_version vef)
	(_time 1688160950373 2023.07.01 00:35:50)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code d1d0d082d28684c785d5c28b88d7d0d7d5d7d5d7d4)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688160950382 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688160950383 2023.07.01 00:35:50)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code e1e1e2b2e3b6b6f7b4b6a4bab4e6e3e7b7e7b2e6e1)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(3)(4)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688160950402 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688160950403 2023.07.01 00:35:50)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code f0f0f1a0f5a7a3e6fca5e3aba5f6f5f7f2f6f6f6f9)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688160950421 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688160950422 2023.07.01 00:35:50)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 0001500705565c130251185f500702060506070654)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2241          1688160950433 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688160950434 2023.07.01 00:35:50)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code 0f0e0a090a595e1a5a0e1b555c090e095c080a0a59)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((SHAMT)(SHAMT))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
				((negative)(_open))
				((carry)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1295          1688160950444 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688160950445 2023.07.01 00:35:50)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code 1f1f1819494948081e4d0c444e181c181f181c181f)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2))(_read(3)(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 869           1688161174468 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 12))
	(_version vef)
	(_time 1688161174469 2023.07.01 00:39:34)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 2f7d7b2a7b787a397b2b3c7576292e292b292b292a)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 928           1688161177771 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688161177772 2023.07.01 00:39:37)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 1f4d4c184a494b091d100f454d181f191c181f191c)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688161177786 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688161177787 2023.07.01 00:39:37)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 2f7c752b2c79783829283d747b292c282b29262979)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00001000000001000000000000101100"\))((_string \"00100000010001000000000001000100"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12690         1688161177798 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688161177799 2023.07.01 00:39:37)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 2f7d7c2a7b782d39797d3a747d282c2979282d282f)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688161177818 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688161177819 2023.07.01 00:39:37)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code 4e1d1c4c1f191e584a495c111b484f484a484a484b)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688161177828 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688161177829 2023.07.01 00:39:37)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 4e1c1f4c1e191d5812405d151b484b494c48484847)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688161177845 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688161177846 2023.07.01 00:39:37)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5e0d0c5d58080f485b091d050a585f580d595b585f)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1046          1688161177860 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688161177861 2023.07.01 00:39:37)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 6d3e3f6d6a3b3c7b6c3d2b37696a696a6f6b3b6b3e)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688161177870 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688161177871 2023.07.01 00:39:37)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 7d2e2a7c282b2d6b7f783927297b297b2b7a7f7a74)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688161177885 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688161177886 2023.07.01 00:39:37)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 8dde8a82dcdbd19e8fdc95d2dd8bd98a888a858e8f)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688161177902 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688161177903 2023.07.01 00:39:37)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 9ccf9b93cecbc18aca9c8fc69b9ac99b989b9e9aca)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688161177916 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688161177917 2023.07.01 00:39:37)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code acfffafaf7fafcbaa8ade9f6f9aaa9abaeaaa9aba4)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688161177929 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688161177930 2023.07.01 00:39:37)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code bbe8bceeecede7a8bebba3e4ebbdefbcbebcb3b8bf)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 869           1688161177942 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 12))
	(_version vef)
	(_time 1688161177943 2023.07.01 00:39:37)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code cb989a9f9b9c9edd9fcfd89192cdcacdcfcdcfcdce)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688161177954 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688161177955 2023.07.01 00:39:37)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code cb99989e9a9c9cdd9e9c8e909eccc9cd9dcd98cccb)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688161177964 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688161177965 2023.07.01 00:39:37)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code db898a898c8c88cdd78ec8808edddedcd9ddddddd2)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688161177979 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688161177980 2023.07.01 00:39:37)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code eab9edb8bebcb6f9e8bbf2b5baede8ecefecedecbe)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2241          1688161177992 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688161177993 2023.07.01 00:39:37)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code faa9a8aaf8acabefaffbeea0a9fcfbfca9fdffffac)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((SHAMT)(SHAMT))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
				((negative)(_open))
				((carry)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1295          1688161178001 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688161178002 2023.07.01 00:39:37)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code faa8aaababacadedfba8e9a1abfdf9fdfafdf9fdfa)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(1)(2))(_read(5)(6)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688161199759 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688161199760 2023.07.01 00:39:59)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 00020b06555657170607125b540603070406090656)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000101100"\))((_string \"00001000000001000000000000101100"\))((_string \"00100000010001000000000000010100"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1407          1688190633208 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688190633209 2023.07.01 08:50:33)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 6d6d646d6c3b3a7a6b6a7f36396b6e6a696b646b3b)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000010100"\))((_string \"00001000000000100000000000100100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000010100"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000051 55 928           1688190649900 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1688190649901 2023.07.01 08:50:49)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 9cca9d93cccac88a9e938cc6ce9b9c9a9f9b9c9a9f)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688190649929 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688190649930 2023.07.01 08:50:49)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code bbecb3efbcedecacbdbca9e0efbdb8bcbfbdb2bded)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000010100"\))((_string \"00001000000000100000000000100100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000010100"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12690         1688190649944 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688190649945 2023.07.01 08:50:49)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code cb9dca9f9b9cc9dd9d99de9099ccc8cd9dccc9cccb)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(pc_in))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000051 55 900           1688190649963 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688190649964 2023.07.01 08:50:49)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code db8cdb898d8c8bcddfdcc9848edddadddfdddfddde)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2345          1688190649977 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1688190649978 2023.07.01 08:50:49)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code eabce9b9bebdb9fcb6e4f9b1bfecefede8ececece3)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 2192          1688190650004 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1688190650005 2023.07.01 08:50:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 0a5d090c085c5b1c0f5d49515e0c0b0c590d0f0c0b)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
I 000051 55 1046          1688190650024 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688190650025 2023.07.01 08:50:50)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 194e1a1e434f480f18495f431d1e1d1e1b1f4f1f4a)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1516          1688190650045 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1688190650046 2023.07.01 08:50:50)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code 297e2f2d217f793f2b2c6d737d2f7d2f7f2e2b2e20)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
I 000051 55 745           1688190650063 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1688190650064 2023.07.01 08:50:50)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code 386f6e3c356e642b3a692067683e6c3f3d3f303b3a)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000052 55 2550          1688190650079 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688190650080 2023.07.01 08:50:50)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 481f1e4a411f155e1e485b124f4e1d4f4c4f4a4e1e)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000051 55 876           1688190650109 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1688190650110 2023.07.01 08:50:50)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 67306066683137716366223d32616260656162606f)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 955           1688190650120 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1688190650121 2023.07.01 08:50:50)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code 7720217775212b6472776f282771237072707f7473)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 869           1688190650137 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 12))
	(_version vef)
	(_time 1688190650138 2023.07.01 08:50:50)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code 87d0878882d0d291d38394ddde8186818381838182)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 1414          1688190650151 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1688190650152 2023.07.01 08:50:50)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 96c0949993c1c180c3c1d3cdc3919490c090c59196)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(3)(4)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
I 000049 55 2392          1688190650163 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688190650164 2023.07.01 08:50:50)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code a6f0a6f1a5f1f5b0aaf3b5fdf3a0a3a1a4a0a0a0af)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
I 000051 55 717           1688190650179 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1688190650180 2023.07.01 08:50:50)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code b5e2e3e0b5e3e9a6b7e4adeae5b2b7b3b0b3b2b3e1)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000049 55 2241          1688190650194 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1688190650195 2023.07.01 08:50:50)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code c592c690939394d090c4d19f96c3c4c396c2c0c093)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((SHAMT)(SHAMT))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
				((negative)(_open))
				((carry)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
I 000051 55 1295          1688190650206 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1688190650207 2023.07.01 08:50:50)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code d583d486d08382c2d487c68e84d2d6d2d5d2d6d2d5)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0)(1)(2))(_read(3)(5)(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1407          1688190729021 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688190729022 2023.07.01 08:52:09)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code b1e3bee5e5e7e6a6b7b6a3eae5b7b2b6b5b7b8b7e7)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000010100"\))((_string \"00001000000001000000000000100100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000010100"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1407          1688190807436 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688190807437 2023.07.01 08:53:27)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code f7f1f6a7a5a1a0e0f1f0e5aca3f1f4f0f3f1fef1a1)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000010100"\))((_string \"00001000000001000000000000100100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000010100"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1407          1688190924826 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688190924827 2023.07.01 08:55:24)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 86d48c88d5d0d191808194ddd280858182808f80d0)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000010100"\))((_string \"00001000000001000000000000100100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1407          1688190973927 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688190973928 2023.07.01 08:56:13)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 5b5451585c0d0c4c5d5c49000f5d585c5f5d525d0d)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000010100"\))((_string \"00001000000001000000000000101100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1407          1688191063748 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688191063749 2023.07.01 08:57:43)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 30603b35656667273637226b643633373436393666)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000010100"\))((_string \"00001000000001000000000000101100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1407          1688191107817 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688191107818 2023.07.01 08:58:27)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 5e51025d5e08094958594c050a585d595a58575808)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000010100"\))((_string \"00001000000001000000000000100100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1407          1688191431410 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688191431411 2023.07.01 09:03:51)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 68663468353e3f7f6e6f7a333c6e6b6f6c6e616e3e)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000010100"\))((_string \"00001000000001000000000000100100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1407          1688191467308 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688191467309 2023.07.01 09:04:27)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 9a9dc2959ecccd8d9c9d88c1ce9c999d9e9c939ccc)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000010100"\))((_string \"00001000000001000000000000101100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1407          1688191508322 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688191508323 2023.07.01 09:05:08)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code d2868a80858485c5d4d5c08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000101100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1407          1688191554216 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688191554217 2023.07.01 09:05:54)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 15154912454342021312074e4113161211131c1343)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000100100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1599          1688191855674 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688191855675 2023.07.01 09:10:55)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code b1b7bfe5e5e7e6a6b7b2a3eae5b7b2b6b5b7b8b7e7)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000000000000000011010"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001010"\))((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000100100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1599          1688191913111 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688191913112 2023.07.01 09:11:53)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code ffacf1affca9a8e8f9fceda4abf9fcf8fbf9f6f9a9)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000000000000000000100010"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001010"\))((_string \"00001000000000100000000000001100"\))((_string \"00001000000001000000000000100100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1599          1688192072628 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688192072629 2023.07.01 09:14:32)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 1b18151c1c4d4c0c1d1809404f1d181c1f1d121d4d)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000001000000000000100100"\))((_string \"00001000000000000000000000100010"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001010"\))((_string \"00001000000000100000000000001100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12694         1688192296202 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688192296203 2023.07.01 09:18:16)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 75217575722277632327602e277276732372777275)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 514)
	)
	(_model . structure 5 -1)
)
I 000046 55 1599          1688192446762 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688192446763 2023.07.01 09:20:46)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 989ec297c5cecf8f9e9b8ac3cc9e9b9f9c9e919ece)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000001000000000000100100"\))((_string \"00001000000000000000000000100010"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001111"\))((_string \"00001000000000100000000000001100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1599          1688192599513 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688192599514 2023.07.01 09:23:19)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 46464e44151011514045541d1240454142404f4010)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000001000000000000100100"\))((_string \"00001000000000000000000000100010"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001111"\))((_string \"00001000000000100000000000001100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1599          1688193206362 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688193206363 2023.07.01 09:33:26)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code c196cb94959796d6c7c2d39a95c7c2c6c5c7c8c797)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000001000000000000101100"\))((_string \"00001000000000000000000000100010"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001111"\))((_string \"00001000000000100000000000001100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12692         1688202785577 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688202785578 2023.07.01 12:13:05)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 94c0c19a92c39682c2c681cfc6939792c293969394)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . structure 5 -1)
)
I 000046 55 1599          1688202873250 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688202873251 2023.07.01 12:14:33)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 0c08000a0a5a5b1b0a0f1e57580a0f0b080a050a5a)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000001000000000000101100"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))((_string \"00001000000000100000000000001100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1599          1688202917297 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688202917298 2023.07.01 12:15:17)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 1b49131c1c4d4c0c1d1809404f1d181c1f1d121d4d)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000001000000000000101100"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00001000000000100000000000001100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1599          1688203102780 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1688203102781 2023.07.01 12:18:22)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code a7f0abf0f5f1f0b0a1a4b5fcf3a1a4a0a3a1aea1f1)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000001000000000000101100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00001000000000100000000000001100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000050 55 12692         1688203355548 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688203355549 2023.07.01 12:22:35)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 141b1512124316024246014f461317124213161314)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . structure 5 -1)
)
I 000052 55 2550          1688218616552 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1688218616553 2023.07.01 16:36:56)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 5c5f5d5f0e0b014a0a5c4f065b5a095b585b5e5a0a)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
I 000050 55 12692         1688218616611 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1688218616612 2023.07.01 16:36:56)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 9b99ce95cbcc998dcdc98ec0c99c989dcd9c999c9b)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . structure 5 -1)
)
I 000050 55 12692         1689097082103 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1689097082104 2023.07.11 20:38:02)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code b1e7b8e4b2e6b3a7e7e3a4eae3b6b2b7e7b6b3b6b1)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . structure 5 -1)
)
I 000050 55 12692         1689492999313 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1689492999314 2023.07.16 10:36:39)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code c497c290c293c6d29296d19f96c3c7c292c3c6c3c4)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . structure 5 -1)
)
I 000050 55 12692         1689493133610 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1689493133611 2023.07.16 10:38:53)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code 6d3f6e6c3b3a6f7b3b3f78363f6a6e6b3b6a6f6a6d)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . structure 5 -1)
)
I 000046 55 1599          1689493140732 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1689493140733 2023.07.16 10:39:00)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 42121d4015141555444150191644414546444b4414)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000001000000000000100100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00001000000000100000000000001100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1599          1689493172655 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1689493172656 2023.07.16 10:39:32)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code f4f5afa4a5a2a3e3f2f7e6afa0f2f7f3f0f2fdf2a2)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000001000000000000100100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00001000000000100000000000001100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
V 000051 55 928           1689493316891 Behavioral
(_unit VHDL(pc 0 5(behavioral 0 14))
	(_version vef)
	(_time 1689493316892 2023.07.16 10:41:56)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 5e08085d08080a485c514e040c595e585d595e585d)
	(_ent
		(_time 1687085929882)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1599          1689493316944 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1689493316945 2023.07.16 10:41:56)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 8ddad2838cdbda9a8b8e9fd6d98b8e8a898b848bdb)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000001000000000000101100"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00001000000000100000000000001100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
V 000050 55 12692         1689493316979 structure
(_unit VHDL(processor 0 16(structure 0 23))
	(_version vef)
	(_time 1689493316980 2023.07.16 10:41:56)
	(_source(\../src/processor.vhd\))
	(_parameters tan)
	(_code acfafafafdfbaebafafeb9f7feabafaafaabaeabac)
	(_ent
		(_time 1688066604410)
	)
	(_comp
		(Adder4
			(_object
				(_port(_int add_input 0 0 28(_ent (_in))))
				(_port(_int add_output 1 0 29(_ent (_out))))
			)
		)
		(PC
			(_object
				(_port(_int clk -1 0 48(_ent (_in))))
				(_port(_int reset -1 0 49(_ent (_in))))
				(_port(_int data_in 4 0 50(_ent (_in))))
				(_port(_int data_out 4 0 51(_ent (_out))))
			)
		)
		(Instruction_Memory
			(_object
				(_port(_int Address 5 0 57(_ent (_in))))
				(_port(_int Instr 5 0 58(_ent (_out))))
			)
		)
		(MUX2x1Reg
			(_object
				(_port(_int sel -1 0 113(_ent (_in))))
				(_port(_int A 18 0 114(_ent (_in))))
				(_port(_int B 18 0 115(_ent (_in))))
				(_port(_int O 18 0 116(_ent (_out))))
			)
		)
		(RegisterFile
			(_object
				(_port(_int clk -1 0 65(_ent (_in))))
				(_port(_int RegWr -1 0 66(_ent (_in))))
				(_port(_int RA 6 0 67(_ent (_in))))
				(_port(_int RB 6 0 68(_ent (_in))))
				(_port(_int RW 6 0 69(_ent (_in))))
				(_port(_int BUSA 7 0 70(_ent (_out))))
				(_port(_int BUSB 7 0 71(_ent (_out))))
				(_port(_int BUSW 7 0 72(_ent (_in))))
			)
		)
		(ALUControl
			(_object
				(_port(_int ALUType 11 0 92(_ent (_in))))
				(_port(_int Funct 12 0 93(_ent (_in))))
				(_port(_int ALUOP 13 0 94(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int a 8 0 79(_ent (_in))))
				(_port(_int b 8 0 80(_ent (_in))))
				(_port(_int SHAMT 9 0 81(_ent (_in))))
				(_port(_int ALUOP 10 0 82(_ent (_in))))
				(_port(_int zero -1 0 83(_ent (_out))))
				(_port(_int rslt 8 0 84(_ent (_out))))
				(_port(_int negative -1 0 85(_ent (_out))))
				(_port(_int carry -1 0 86(_ent (_out))))
			)
		)
		(Extender
			(_object
				(_port(_int din 14 0 99(_ent (_in))))
				(_port(_int ExtOp -1 0 100(_ent (_in))))
				(_port(_int dout 15 0 101(_ent (_out))))
			)
		)
		(MUX2x1
			(_object
				(_port(_int sel -1 0 121(_ent (_in))))
				(_port(_int A 19 0 122(_ent (_in))))
				(_port(_int B 19 0 123(_ent (_in))))
				(_port(_int O 19 0 124(_ent (_out))))
			)
		)
		(MainControl
			(_object
				(_port(_int TypeCode 16 0 106(_ent (_in))))
				(_port(_int Funct 17 0 107(_ent (_in))))
				(_port(_int RegWr -1 0 108(_ent (_out))))
				(_port(_int EXTOP -1 0 108(_ent (_out))))
				(_port(_int ALUSrc -1 0 108(_ent (_out))))
				(_port(_int MemRd -1 0 108(_ent (_out))))
				(_port(_int MemWr -1 0 108(_ent (_out))))
				(_port(_int WBdata -1 0 108(_ent (_out))))
				(_port(_int RegSrc -1 0 108(_ent (_out))))
				(_port(_int SHFTSrc -1 0 108(_ent (_out))))
			)
		)
		(DataMemory
			(_object
				(_port(_int clk -1 0 129(_ent (_in))))
				(_port(_int Read -1 0 130(_ent (_in))))
				(_port(_int Write -1 0 131(_ent (_in))))
				(_port(_int Address 20 0 132(_ent (_in))))
				(_port(_int Data_in 20 0 133(_ent (_in))))
				(_port(_int Data_out 20 0 134(_ent (_out))))
			)
		)
		(SP
			(_object
				(_port(_int clk -1 0 159(_ent (_in))))
				(_port(_int write -1 0 160(_ent (_in))))
				(_port(_int read -1 0 160(_ent (_in))))
				(_port(_int data_in 24 0 161(_ent (_in))))
				(_port(_int data_out 24 0 162(_ent (_out))))
			)
		)
		(MUX4x1
			(_object
				(_port(_int sel 2 0 36(_ent (_in))))
				(_port(_int Zero 3 0 37(_ent (_in))))
				(_port(_int One 3 0 38(_ent (_in))))
				(_port(_int Two 3 0 39(_ent (_in))))
				(_port(_int Three 3 0 40(_ent (_in))))
				(_port(_int O 3 0 41(_ent (_out))))
			)
		)
		(BranchAdder
			(_object
				(_port(_int pc 21 0 141(_ent (_in))))
				(_port(_int extend 21 0 142(_ent (_in))))
				(_port(_int branchTarget 21 0 143(_ent (_out))))
			)
		)
		(PCControl
			(_object
				(_port(_int clk -1 0 149(_ent (_in))))
				(_port(_int TypeCode 22 0 150(_ent (_in))))
				(_port(_int stop -1 0 151(_ent (_in))))
				(_port(_int ALUzero -1 0 152(_ent (_in))))
				(_port(_int Funct 23 0 153(_ent (_in))))
				(_port(_int stackWr -1 0 154(_ent (_out))))
				(_port(_int stackRd -1 0 154(_ent (_out))))
				(_port(_int PCSrc 22 0 155(_ent (_out))))
			)
		)
	)
	(_inst adder_block 0 177(_comp Adder4)
		(_port
			((add_input)(adder_in(d_31_2)))
			((add_output)(adder_out))
		)
		(_use(_ent . Adder4)
		)
	)
	(_inst pc_block 0 180(_comp PC)
		(_port
			((clk)(clk))
			((reset)(reset))
			((data_in)(pc_in))
			((data_out)(pc_out))
		)
		(_use(_ent . PC)
		)
	)
	(_inst IM_block 0 184(_comp Instruction_Memory)
		(_port
			((Address)(pc_out))
			((Instr)(InstrT))
		)
		(_use(_ent . Instruction_Memory)
		)
	)
	(_inst REGMUX_block 0 187(_comp MUX2x1Reg)
		(_port
			((sel)(RegSrcT))
			((A)(InstrT(d_16_12)))
			((B)(InstrT(d_21_17)))
			((O)(SReg))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst SHFTSRC_block 0 190(_comp MUX2x1Reg)
		(_port
			((sel)(SHFTSrcT))
			((A)(InstrT(d_11_7)))
			((B)(ALUINB(d_4_0)))
			((O)(SHFTCount))
		)
		(_use(_ent . MUX2x1Reg)
		)
	)
	(_inst RF_block 0 193(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWrT))
			((RA)(InstrT(d_26_22)))
			((RB)(SReg))
			((RW)(InstrT(d_21_17)))
			((BUSA)(busAT))
			((BUSB)(busBT))
			((BUSW)(busWT))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_inst ALUCont_block 0 196(_comp ALUControl)
		(_port
			((ALUType)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((ALUOP)(ALUOPTemp))
		)
		(_use(_ent . ALUControl)
		)
	)
	(_inst ALU_block 0 199(_comp ALU)
		(_port
			((a)(busAT))
			((b)(ALUINB))
			((SHAMT)(SHFTCount))
			((ALUOP)(ALUOPTemp))
			((zero)(ALUZeroT))
			((rslt)(ALUOUT))
			((negative)(negativeT))
			((carry)(carryT))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst Extender_block 0 202(_comp Extender)
		(_port
			((din)(InstrT(d_16_3)))
			((ExtOp)(EXTOPT))
			((dout)(ExtOut))
		)
		(_use(_ent . Extender)
		)
	)
	(_inst ALUMUX_block 0 205(_comp MUX2x1)
		(_port
			((sel)(ALUSrcT))
			((A)(busBT))
			((B)(ExtOut))
			((O)(ALUINB))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst MainCont_block 0 208(_comp MainControl)
		(_port
			((TypeCode)(InstrT(d_2_1)))
			((Funct)(InstrT(d_31_27)))
			((RegWr)(RegWrT))
			((EXTOP)(EXTOPT))
			((ALUSrc)(ALUSrcT))
			((MemRd)(MemRdT))
			((MemWr)(MemWrT))
			((WBdata)(WBdataT))
			((RegSrc)(RegSrcT))
			((SHFTSrc)(SHFTSrcT))
		)
		(_use(_ent . MainControl)
		)
	)
	(_inst DataMem_block 0 211(_comp DataMemory)
		(_port
			((clk)(clk))
			((Read)(MemRdT))
			((Write)(MemWrT))
			((Address)(ALUOUT))
			((Data_in)(busBT))
			((Data_out)(DMemOut))
		)
		(_use(_ent . DataMemory)
		)
	)
	(_inst MEMmux_block 0 214(_comp MUX2x1)
		(_port
			((sel)(WBdataT))
			((A)(ALUOUT))
			((B)(DMemOut))
			((O)(busWT))
		)
		(_use(_ent . MUX2x1)
		)
	)
	(_inst SP_block 0 220(_comp SP)
		(_port
			((clk)(clk))
			((write)(stackWrT))
			((read)(stackRdT))
			((data_in)(adder_out))
			((data_out)(topOfStack))
		)
		(_use(_ent . SP)
		)
	)
	(_inst MUX4x1_block 0 223(_comp MUX4x1)
		(_port
			((sel)(PCSrcT))
			((Zero)(adder_out))
			((One)(addr32_pc_next))
			((Two)(branchTargetT))
			((Three)(topOfStack))
			((O)(pc_in))
		)
		(_use(_ent . MUX4x1)
		)
	)
	(_inst BranchAdder_block 0 226(_comp BranchAdder)
		(_port
			((pc)(adder_out))
			((extend)(ExtOut))
			((branchTarget)(branchTargetT))
		)
		(_use(_ent . BranchAdder)
		)
	)
	(_inst PCControl_block 0 229(_comp PCControl)
		(_port
			((clk)(clk))
			((TypeCode)(InstrT(d_2_1)))
			((stop)(InstrT(0)))
			((ALUzero)(ALUZeroT))
			((Funct)(InstrT(d_31_27)))
			((stackWr)(stackWrT))
			((stackRd)(stackRdT))
			((PCSrc)(PCSrcT))
		)
		(_use(_ent . PCControl)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~13 0 28(_array -1((_dto i 29 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 29(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 37(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 50(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~136 0 57(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 67(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 70(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 79(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 81(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 82(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1314 0 92(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 93(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1318 0 94(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 99(_array -1((_dto i 13 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1320 0 101(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 106(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1324 0 107(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 114(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 122(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 132(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 141(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1334 0 150(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 153(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 165(_array -1((_dto i 31 i 0)))))
		(_sig(_int branchTargetT 25 0 165(_arch(_uni))))
		(_sig(_int adder_in 25 0 165(_arch(_uni))))
		(_sig(_int addr32_pc_next 25 0 165(_arch(_uni))))
		(_sig(_int adder_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_out 25 0 165(_arch(_uni))))
		(_sig(_int pc_in 25 0 165(_arch(_uni))))
		(_sig(_int busAT 25 0 165(_arch(_uni))))
		(_sig(_int busBT 25 0 165(_arch(_uni))))
		(_sig(_int busWT 25 0 165(_arch(_uni))))
		(_sig(_int InstrT 25 0 165(_arch(_uni))))
		(_sig(_int ExtOut 25 0 165(_arch(_uni))))
		(_sig(_int ALUINB 25 0 165(_arch(_uni))))
		(_sig(_int ALUOUT 25 0 165(_arch(_uni))))
		(_sig(_int DMemOut 25 0 165(_arch(_uni))))
		(_sig(_int topOfStack 25 0 165(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1342 0 166(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOPTemp 26 0 166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 167(_array -1((_dto i 4 i 0)))))
		(_sig(_int SReg 27 0 167(_arch(_uni))))
		(_sig(_int SHFTCount 27 0 167(_arch(_uni))))
		(_sig(_int RegWrT -1 0 168(_arch(_uni))))
		(_sig(_int EXTOPT -1 0 168(_arch(_uni))))
		(_sig(_int ALUSrcT -1 0 168(_arch(_uni))))
		(_sig(_int MemRdT -1 0 168(_arch(_uni))))
		(_sig(_int MemWrT -1 0 168(_arch(_uni))))
		(_sig(_int WBdataT -1 0 168(_arch(_uni))))
		(_sig(_int ALUZeroT -1 0 168(_arch(_uni))))
		(_sig(_int RegSrcT -1 0 168(_arch(_uni))))
		(_sig(_int SHFTSrcT -1 0 168(_arch(_uni))))
		(_sig(_int stackWrT -1 0 168(_arch(_uni))))
		(_sig(_int stackRdT -1 0 168(_arch(_uni))))
		(_sig(_int carryT -1 0 168(_arch(_uni))))
		(_sig(_int negativeT -1 0 168(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1346 0 169(_array -1((_dto i 1 i 0)))))
		(_sig(_int PCSrcT 28 0 169(_arch(_uni))))
		(_sig(_int clk -1 0 170(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 171(_arch(_uni((i 3))))))
		(_cnst(_int clk_period -2 0 172(_arch((ns 4632233691727265792)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 4))))
		(_prcs
			(line__181(_arch 0 0 181(_assignment(_alias((adder_in)(pc_out)))(_trgt(1))(_sens(4)))))
			(line__217(_arch 1 0 217(_assignment(_trgt(2))(_sens(4)(9(d_26_3))))))
			(clk_process(_arch 2 0 234(_prcs(_wait_for)(_trgt(32)))))
			(stim_proc(_arch 3 0 243(_prcs(_wait_for)(_trgt(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(33686018 2)
	)
	(_model . structure 5 -1)
)
V 000051 55 900           1689493317010 Behavioral
(_unit VHDL(adder4 0 6(behavioral 0 13))
	(_version vef)
	(_time 1689493317011 2023.07.16 10:41:57)
	(_source(\../src/Adder4.vhd\))
	(_parameters tan)
	(_code db8c8c898d8c8bcddfdcc9848edddadddfdddfddde)
	(_ent
		(_time 1687089263206)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{29~downto~0}~12 0 8(_array -1((_dto i 29 i 0)))))
		(_port(_int add_input 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int add_output 1 0 9(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 2345          1689493317067 Behavioral
(_unit VHDL(registerfile 0 8(behavioral 0 19))
	(_version vef)
	(_time 1689493317068 2023.07.16 10:41:57)
	(_source(\../src/RegisterFile.vhd\))
	(_parameters tan)
	(_code 0a5f080c5e5d591c560419515f0c0f0d080c0c0c03)
	(_ent
		(_time 1687092434573)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int RegWr -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -1((_dto i 4 i 0)))))
		(_port(_int RA 0 0 11(_ent(_in))))
		(_port(_int RB 0 0 12(_ent(_in))))
		(_port(_int RW 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int BUSA 1 0 14(_ent(_out))))
		(_port(_int BUSB 1 0 15(_ent(_out))))
		(_port(_int BUSW 1 0 16(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_type(_int registerFile 0 21(_array 2((_dto i 31 i 0)))))
		(_sig(_int r 3 0 22(_arch(_uni))))
		(_prcs
			(writeReg(_arch 0 0 25(_prcs(_trgt(8(31))(8(30))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1)))(_sens(0)(1)(4)(7))(_dssslsensitivity 3))))
			(readReg1(_arch 1 0 90(_prcs(_simple)(_trgt(5))(_sens(0)(2))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(readReg2(_arch 2 0 161(_prcs(_simple)(_trgt(6))(_sens(0)(3))(_read(8(31))(8(30))(8(29))(8(28))(8(27))(8(26))(8(25))(8(24))(8(23))(8(22))(8(21))(8(20))(8(19))(8(18))(8(17))(8(16))(8(15))(8(14))(8(13))(8(12))(8(11))(8(10))(8(9))(8(8))(8(7))(8(6))(8(5))(8(4))(8(3))(8(2))(8(1))(8(0))))))
			(line__232(_arch 3 0 232(_assignment(_trgt(8(0))))))
			(line__233(_arch 4 0 233(_assignment(_trgt(8(29))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 50529027 33686275)
	)
	(_model . Behavioral 5 -1)
)
V 000051 55 2192          1689493317132 Behavioral
(_unit VHDL(alu 0 6(behavioral 0 17))
	(_version vef)
	(_time 1689493317133 2023.07.16 10:41:57)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 481c494a131e195e4d1f0b131c4e494e1b4f4d4e49)
	(_ent
		(_time 1688156515296)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 7(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int SHAMT 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 10(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 10(_ent(_in))))
		(_port(_int zero -1 0 11(_ent(_out))))
		(_port(_int rslt 0 0 12(_ent(_out))))
		(_port(_int negative -1 0 13(_ent(_out))))
		(_port(_int carry -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int result 3 0 19(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_sig(_int cmp_result -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int carry_flag -1 0 21(_arch(_uni((i 2))))))
		(_sig(_int negative_flag -1 0 22(_arch(_uni((i 2))))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(8)(9)(10)(11))(_sens(0)(1)(2)(3))(_mon)(_read(8)))))
			(line__70(_arch 1 0 70(_assignment(_trgt(4))(_sens(8)(9)))))
			(line__71(_arch 2 0 71(_assignment(_alias((rslt)(result)))(_trgt(5))(_sens(8)))))
			(line__72(_arch 3 0 72(_assignment(_alias((negative)(negative_flag)))(_simpleassign BUF)(_trgt(6))(_sens(11)))))
			(line__73(_arch 4 0 73(_assignment(_alias((carry)(carry_flag)))(_simpleassign BUF)(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 5 -1)
)
V 000051 55 1046          1689493317184 Behavioral
(_unit VHDL(alucontrol 0 4(behavioral 0 10))
	(_version vef)
	(_time 1689493317185 2023.07.16 10:41:57)
	(_source(\../src/ALUControl.vhd\))
	(_parameters tan)
	(_code 77237676232126617627312d737073707571217124)
	(_ent
		(_time 1687104002723)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUType 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7(_array -1((_dto i 2 i 0)))))
		(_port(_int ALUOP 2 0 7(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(515)
		(514)
		(771)
		(131842)
		(131586)
		(197122)
		(526344)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(197378)
		(131587)
		(197123)
	)
	(_model . Behavioral 1 -1)
)
V 000046 55 1516          1689493317233 behav
(_unit VHDL(datamemory 0 8(behav 0 20))
	(_version vef)
	(_time 1689493317234 2023.07.16 10:41:57)
	(_source(\../src/DataMemory.vhd\))
	(_parameters tan)
	(_code a6f2a2f1a1f0f6b0a4a3e2fcf2a0f2a0f0a1a4a1af)
	(_ent
		(_time 1687119427347)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int Read -1 0 10(_ent(_in)(_event))))
		(_port(_int Write -1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 12(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 12(_ent(_in)(_event))))
		(_port(_int Data_in 0 0 13(_ent(_in))))
		(_port(_int Data_out 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 25(_array -1((_dto i 31 i 0)))))
		(_type(_int mem 0 24(_array 1((_to i 0 i 65535)))))
		(_sig(_int code 2 0 26(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001100"\))(_others(_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(writeMem(_arch 0 0 37(_prcs(_trgt(6))(_sens(0)(2)(3)(4))(_mon))))
			(readMem(_arch 1 0 45(_prcs(_trgt(5))(_sens(1)(3)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . behav 2 -1)
)
V 000051 55 745           1689493317294 Behavioral
(_unit VHDL(mux2x1 0 4(behavioral 1 11))
	(_version vef)
	(_time 1689493317295 2023.07.16 10:41:57)
	(_source(\../src/InstructionMemory.vhd\(\../src/MUX2x1.vhd\)))
	(_parameters tan)
	(_code e5b1b1b7e5b3b9f6e7b4fdbab5e3b1e2e0e2ede6e7)
	(_ent
		(_time 1687111256518)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000052 55 2550          1689493317361 MainControl
(_unit VHDL(maincontrol 0 4(maincontrol 0 14))
	(_version vef)
	(_time 1689493317362 2023.07.16 10:41:57)
	(_source(\../src/MainControl.vhd\))
	(_parameters tan)
	(_code 3367663631646e2565332069343566343734313565)
	(_ent
		(_time 1688112391047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 6(_ent(_in))))
		(_port(_int RegWr -1 0 7(_ent(_out))))
		(_port(_int EXTOP -1 0 7(_ent(_out))))
		(_port(_int ALUSrc -1 0 7(_ent(_out))))
		(_port(_int MemRd -1 0 7(_ent(_out))))
		(_port(_int MemWr -1 0 7(_ent(_out))))
		(_port(_int WBdata -1 0 7(_ent(_out))))
		(_port(_int RegSrc -1 0 7(_ent(_out))))
		(_port(_int SHFTSrc -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15(_array -1((_dto i 7 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(10))(_sens(0)(1)))))
			(line__51(_arch 1 0 51(_assignment(_alias((WBdata)(controls(0))))(_simpleassign BUF)(_trgt(7))(_sens(10(0))))))
			(line__52(_arch 2 0 52(_assignment(_alias((MemWr)(controls(1))))(_simpleassign BUF)(_trgt(6))(_sens(10(1))))))
			(line__53(_arch 3 0 53(_assignment(_alias((MemRd)(controls(2))))(_simpleassign BUF)(_trgt(5))(_sens(10(2))))))
			(line__54(_arch 4 0 54(_assignment(_alias((ALUSrc)(controls(3))))(_simpleassign BUF)(_trgt(4))(_sens(10(3))))))
			(line__55(_arch 5 0 55(_assignment(_alias((EXTOP)(controls(4))))(_simpleassign BUF)(_trgt(3))(_sens(10(4))))))
			(line__56(_arch 6 0 56(_assignment(_alias((RegWr)(controls(5))))(_simpleassign BUF)(_trgt(2))(_sens(10(5))))))
			(line__57(_arch 7 0 57(_assignment(_alias((RegSrc)(controls(6))))(_simpleassign BUF)(_trgt(8))(_sens(10(6))))))
			(line__58(_arch 8 0 58(_assignment(_alias((SHFTSrc)(controls(7))))(_simpleassign BUF)(_trgt(9))(_sens(10(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (10(0))(10(1))(10(2))(10(3))(10(4))(10(5))(10(6))(10(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(515)
		(770)
		(771)
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751560 33686018)
		(134744072 134744072)
		(33751560 33686019)
		(50528776 33686019)
		(33751560 50463491)
		(33686280 33751555)
		(50463496 33686018)
		(33686024 33686018)
		(33751554 33687554)
		(33751555 33687554)
	)
	(_model . MainControl 9 -1)
)
V 000051 55 876           1689493317435 Behavioral
(_unit VHDL(extender 0 4(behavioral 0 10))
	(_version vef)
	(_time 1689493317436 2023.07.16 10:41:57)
	(_source(\../src/Extender.vhd\))
	(_parameters tan)
	(_code 71257571782721677570342b247774767377747679)
	(_ent
		(_time 1687117192410)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~12 0 5(_array -1((_dto i 13 i 0)))))
		(_port(_int din 0 0 5(_ent(_in))))
		(_port(_int ExtOp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int dout 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 514)
		(50529027 50529027 50529027 50529027 771)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 955           1689493317480 Behavioral
(_unit VHDL(mux4x1 0 4(behavioral 1 13))
	(_version vef)
	(_time 1689493317481 2023.07.16 10:41:57)
	(_source(\../src/MUX3x1.vhd\(\../src/MUX4x1.vhd\)))
	(_parameters tan)
	(_code a0f4f5f6a5f6fcb3a5a0b8fff0a6f4a7a5a7a8a3a4)
	(_ent
		(_time 1688133014570)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 6(_array -1((_dto i 31 i 0)))))
		(_port(_int Zero 1 0 6(_ent(_in))))
		(_port(_int One 1 0 7(_ent(_in))))
		(_port(_int Two 1 0 8(_ent(_in))))
		(_port(_int Three 1 0 9(_ent(_in))))
		(_port(_int O 1 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 1 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 869           1689493317533 behavioral
(_unit VHDL(branchadder 0 5(behavioral 0 12))
	(_version vef)
	(_time 1689493317534 2023.07.16 10:41:57)
	(_source(\../src/BranchAdder.vhd\))
	(_parameters tan)
	(_code df8bdc8c8b888ac98bdbcc8586d9ded9dbd9dbd9da)
	(_ent
		(_time 1687280477695)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_port(_int extend 0 0 8(_ent(_in))))
		(_port(_int branchTarget 0 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(514)
	)
	(_model . behavioral 1 -1)
)
V 000044 55 1414          1689493317584 Beh
(_unit VHDL(pccontrol 0 4(beh 0 14))
	(_version vef)
	(_time 1689493317585 2023.07.16 10:41:57)
	(_source(\../src/PCControl.vhd\))
	(_parameters tan)
	(_code 0d580f0b5a5a5a1b585a4856580a0f0b5b0b5e0a0d)
	(_ent
		(_time 1688137810385)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int TypeCode 0 0 6(_ent(_in))))
		(_port(_int stop -1 0 7(_ent(_in))))
		(_port(_int ALUzero -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int Funct 1 0 9(_ent(_in))))
		(_port(_int stackWr -1 0 10(_ent(_out))))
		(_port(_int stackRd -1 0 10(_ent(_out))))
		(_port(_int PCSrc 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int controls 2 0 15(_arch(_uni))))
		(_sig(_int stop_delayed -1 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(9))(_sens(0)(2))(_dssslsensitivity 1))))
			(line__27(_arch 1 0 27(_prcs(_simple)(_trgt(5)(6)(7))(_sens(9)(0)(1)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(771)
		(515)
		(770)
		(33751554 2)
		(514)
		(33686018 2)
		(33686018 3)
	)
	(_model . Beh 2 -1)
)
V 000049 55 2392          1689493317637 behavior
(_unit VHDL(registerfile_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1689493317638 2023.07.16 10:41:57)
	(_source(\../src/registerTest.vhd\))
	(_parameters tan)
	(_code 3c693c396a6b6f2a30692f67693a393b3e3a3a3a35)
	(_ent
		(_time 1688102909392)
	)
	(_comp
		(RegisterFile
			(_object
				(_port(_int clk -1 0 14(_ent (_in))))
				(_port(_int RegWr -1 0 15(_ent (_in))))
				(_port(_int RA 0 0 16(_ent (_in))))
				(_port(_int RB 0 0 17(_ent (_in))))
				(_port(_int RW 0 0 18(_ent (_in))))
				(_port(_int BUSA 1 0 19(_ent (_out))))
				(_port(_int BUSB 1 0 20(_ent (_out))))
				(_port(_int BUSW 1 0 21(_ent (_in))))
			)
		)
	)
	(_inst uut 0 43(_comp RegisterFile)
		(_port
			((clk)(clk))
			((RegWr)(RegWr))
			((RA)(RA))
			((RB)(RB))
			((RW)(RW))
			((BUSA)(BUSA))
			((BUSB)(BUSB))
			((BUSW)(BUSW))
		)
		(_use(_ent . RegisterFile)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 16(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -1((_dto i 31 i 0)))))
		(_sig(_int clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int RegWr -1 0 27(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~132 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int RA 2 0 28(_arch(_uni((_others(i 2)))))))
		(_sig(_int RB 2 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int RW 2 0 30(_arch(_uni((_others(i 2)))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 31(_array -1((_dto i 31 i 0)))))
		(_sig(_int BUSW 3 0 31(_arch(_uni((_others(i 2)))))))
		(_sig(_int BUSA 3 0 34(_arch(_uni))))
		(_sig(_int BUSB 3 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 38(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 55(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 64(_prcs(_wait_for)(_trgt(1)(2)(3)(4)(5))(_mon)(_read(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 3)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751555)
		(50463234 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 50463234 33686274)
		(1953719636 1767990816 6579564)
	)
	(_model . behavior 3 -1)
)
V 000051 55 717           1689493317686 Behavioral
(_unit VHDL(mux2x1reg 0 4(behavioral 0 11))
	(_version vef)
	(_time 1689493317687 2023.07.16 10:41:57)
	(_source(\../src/MUX2x1Reg.vhd\))
	(_parameters tan)
	(_code 6b3f3d6a3c3d3778693a73343b6c696d6e6d6c6d3f)
	(_ent
		(_time 1688108078059)
	)
	(_object
		(_port(_int sel -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 6(_array -1((_dto i 4 i 0)))))
		(_port(_int A 0 0 6(_ent(_in))))
		(_port(_int B 0 0 7(_ent(_in))))
		(_port(_int O 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000049 55 2241          1689493317745 Behavior
(_unit VHDL(alu_tb 0 6(behavior 0 9))
	(_version vef)
	(_time 1689493317746 2023.07.16 10:41:57)
	(_source(\../src/ALU_tb.vhd\))
	(_parameters tan)
	(_code aafea9fda8fcfbbfffabbef0f9acabacf9adafaffc)
	(_ent
		(_time 1688113786442)
	)
	(_comp
		(ALU
			(_object
				(_port(_int a 3 0 17(_ent (_in))))
				(_port(_int b 3 0 18(_ent (_in))))
				(_port(_int SHAMT 4 0 19(_ent (_in))))
				(_port(_int ALUOP 5 0 20(_ent (_in))))
				(_port(_int zero -1 0 21(_ent (_out))))
				(_port(_int rslt 3 0 22(_ent (_out))))
			)
		)
	)
	(_inst DUT 0 27(_comp ALU)
		(_port
			((a)(a))
			((b)(b))
			((SHAMT)(SHAMT))
			((ALUOP)(ALUOP))
			((zero)(zero))
			((rslt)(rslt))
		)
		(_use(_ent . ALU)
			(_port
				((a)(a))
				((b)(b))
				((SHAMT)(SHAMT))
				((ALUOP)(ALUOP))
				((zero)(zero))
				((rslt)(rslt))
				((negative)(_open))
				((carry)(_open))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 10(_array -1((_dto i 31 i 0)))))
		(_sig(_int a 0 0 10(_arch(_uni))))
		(_sig(_int b 0 0 10(_arch(_uni))))
		(_sig(_int rslt 0 0 10(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 11(_array -1((_dto i 4 i 0)))))
		(_sig(_int SHAMT 1 0 11(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12(_array -1((_dto i 2 i 0)))))
		(_sig(_int ALUOP 2 0 12(_arch(_uni))))
		(_sig(_int zero -1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 17(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~134 0 19(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 20(_array -1((_dto i 2 i 0)))))
		(_prcs
			(tb(_arch 0 0 36(_prcs(_wait_for)(_trgt(0)(3)(4))(_mon)(_read(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33751554)
		(50463234 2)
		(131587)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686019)
		(1718184019 1699487860 1713402982 1701603681 100)
		(197123)
		(1718184019 1766989940 544499815 1818845542 25701)
	)
	(_model . Behavior 1 -1)
)
V 000051 55 1295          1689493317794 Behavioral
(_unit VHDL(sp 0 6(behavioral 0 13))
	(_version vef)
	(_time 1689493317795 2023.07.16 10:41:57)
	(_source(\../src/SP.vhd\))
	(_parameters tan)
	(_code d98cd88ad08f8eced88bca8288dedaded9dedaded9)
	(_ent
		(_time 1688151817068)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in))))
		(_port(_int write -1 0 8(_ent(_in))))
		(_port(_int read -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int data_in 0 0 9(_ent(_in))))
		(_port(_int data_out 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int stack_array 0 14(_array 1((_to i 0 i 31)))))
		(_sig(_int stack 2 0 15(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~31~131 0 16(_scalar (_to i 0 i 31))))
		(_sig(_int stack_pointer 3 0 16(_arch(_uni((i 0))))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(5)(6)(4))(_sens(0)(1)(2))(_read(5)(6)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000046 55 1599          1689493633207 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1689493633208 2023.07.16 10:47:13)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code f6f8fda6a5a0a1e1f0f5e4ada2f0f5f1f2f0fff0a0)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000001000000000000100100"\))((_string \"00001000000000000000000000100010"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001111"\))((_string \"00001000000000100000000000001100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
I 000046 55 1599          1689493754857 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1689493754858 2023.07.16 10:49:14)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 2f2c732b2c797838292c3d747b292c282b29262979)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000001000000000000101100"\))((_string \"00001000000000000000000000100010"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001111"\))((_string \"00001000000000100000000000001100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
V 000046 55 1599          1689494859541 Behav
(_unit VHDL(instruction_memory 0 6(behav 0 13))
	(_version vef)
	(_time 1689494859542 2023.07.16 11:07:39)
	(_source(\../src/InstructionMemory.vhd\))
	(_parameters tan)
	(_code 5e5b5e5d5e080949585d4c050a585d595a58575808)
	(_ent
		(_time 1687119190220)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Instr 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_type(_int ROM_Array 0 15(_array 1((_to i 0 i 1023)))))
		(_cnst(_int MEM 2 0 18(_arch(((_string \"00001000000001000000000000100100"\))((_string \"00001000000000000000000000100010"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001111"\))((_string \"00001000000000100000000000001100"\))((_string \"00000000010001100010000000000000"\))((_string \"00100000110000000000000000001100"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behav 1 -1)
)
