-- POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.

================================================================================================
                   Clock Frequency Report

	Domain                  Clock Name                            Min Period (Freq)             Required Period (Freq)
	------                  ----------                            -----------------             ----------------------
	ClockDomain0            i_clock                               6.954 (143.802 MHz)           20.000 (50.000 MHz)

Setup Slack Path Summary

               Data                                                         Data
       Setup   Path   Source    Dest.                                       End 
Index  Slack   Delay   Clock    Clock    Data Start Pin     Data End Pin    Edge
-----  ------  -----  -------  -------  ----------------  ----------------  ----
  1    13.046  6.858  i_clock  i_clock  reg_valid(2)/clk  reg_r3(8)/datain  Rise
  2    13.069  6.835  i_clock  i_clock  reg_valid(1)/clk  reg_r3(8)/datain  Rise
  3    13.269  6.635  i_clock  i_clock  reg_valid(0)/clk  reg_r3(8)/datain  Rise
  4    14.189  5.715  i_clock  i_clock  reg_b(0)/clk      reg_r3(8)/datain  Rise
  5    14.231  5.673  i_clock  i_clock  reg_a(0)/clk      reg_r3(8)/datain  Rise

-- Device: Altera - Cyclone II : EP2C35F672C : 7
-- CTE report summary..
                  CTE Report Summary

Analyzing setup constraint violations 
End CTE Report Summary ..... CPU Time Used: 0 sec.
