strict digraph "" {
	node [label="\N"];
	"28:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbe6d7fb950>",
		fillcolor=cadetblue,
		label="28:BS
next_state = IDLE;
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbe6d7fb950>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbe6d7fb950>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_26:AL"	[def_var="['next_state']",
		label="Leaf_26:AL"];
	"28:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"29:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbe6d7fbad0>",
		fillcolor=cadetblue,
		label="29:BS
next_state = IDLE;
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbe6d7fbad0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbe6d7fbad0>]",
		style=filled,
		typ=BlockingSubstitution];
	"29:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fbe6d7fbc50>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"27:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fbe6d7fbe10>",
		fillcolor=linen,
		label="27:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"26:AL" -> "27:CS"	[cond="[]",
		lineno=None];
	"29:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbe6d2f91d0>",
		fillcolor=springgreen,
		label="29:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"29:IF" -> "29:BS"	[cond="['x']",
		label="!(x)",
		lineno=29];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbe6d7fbf50>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:IF" -> "28:BS"	[cond="['x']",
		label="!(x)",
		lineno=28];
	"31:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbe6d2f9410>",
		fillcolor=lightcyan,
		label="31:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"31:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbe6d2f9490>",
		fillcolor=springgreen,
		label="31:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:CA" -> "31:IF"	[cond="[]",
		lineno=None];
	"27:CS" -> "31:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbe6d7fbed0>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"32:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbe6d2f9790>",
		fillcolor=lightcyan,
		label="32:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "32:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbe6d2f9150>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbe6d2f9390>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CS" -> "30:CA"	[cond="['present_state']",
		label=present_state,
		lineno=27];
	"32:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbe6d2f97d0>",
		fillcolor=cadetblue,
		label="32:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbe6d2f97d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"32:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"28:CA" -> "28:IF"	[cond="[]",
		lineno=None];
	"32:CA" -> "32:BS"	[cond="[]",
		lineno=None];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbe6d2f94d0>",
		fillcolor=cadetblue,
		label="31:BS
next_state = IDLE;
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbe6d2f94d0>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbe6d2f94d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:IF" -> "31:BS"	[cond="['x']",
		label="!(x)",
		lineno=31];
	"29:CA" -> "29:IF"	[cond="[]",
		lineno=None];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbe6d7fb310>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:CA" -> "30:IF"	[cond="[]",
		lineno=None];
	"31:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbe6d7fb610>",
		fillcolor=cadetblue,
		label="30:BS
next_state = IDLE;
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbe6d7fb610>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbe6d7fb610>]",
		style=filled,
		typ=BlockingSubstitution];
	"30:IF" -> "30:BS"	[cond="['x']",
		label="!(x)",
		lineno=30];
	"30:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
}
