Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar 23 03:04:00 2025
| Host         : DESKTOP-9MNJBAS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       25          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         2           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (25)
5. checking no_input_delay (2)
6. checking no_output_delay (79)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (25)
-------------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (79)
--------------------------------
 There are 79 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.526        0.000                      0                  504        0.140        0.000                      0                  504        0.511        0.000                       0                   325  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1  {0.000 20.000}       40.000          25.000          
  clk_out1_clk_wiz_0                         {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0                         {0.000 20.000}       40.000          25.000          
  pixel_clk_5x                               {0.000 1.333}        2.667           375.000         
tf_pll_m0/inst/clk_in1                       {0.000 20.000}       40.000          25.000          
  clk_out1_tf_pll                            {0.000 10.000}       20.000          50.000          
  clkfbout_tf_pll                            {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1                                                                                                                                                   15.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                               8.526        0.000                      0                  277        0.140        0.000                      0                  277        6.167        0.000                       0                   199  
  clkfbout_clk_wiz_0                                                                                                                                                                          37.845        0.000                       0                     3  
  pixel_clk_5x                                                                                                                                                                                 0.511        0.000                       0                    10  
tf_pll_m0/inst/clk_in1                                                                                                                                                                        15.000        0.000                       0                     1  
  clk_out1_tf_pll                                 14.171        0.000                      0                  185        0.154        0.000                      0                  185        9.500        0.000                       0                   108  
  clkfbout_tf_pll                                                                                                                                                                             37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       10.020        0.000                      0                   42        0.327        0.000                      0                   42  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_tf_pll                         
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_tf_pll                         
(none)              pixel_clk_5x                            
(none)                                  clk_out1_tf_pll     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
  To Clock:  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.526ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/video_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 1.412ns (29.707%)  route 3.341ns (70.293%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 10.470 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.634    -2.335    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X61Y11         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/video_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.456    -1.879 r  hdmi_colorbar_top_m0/u_video_driver/video_en_reg/Q
                         net (fo=32, routed)          1.589    -0.290    hdmi_colorbar_top_m0/u_video_display/video_de
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.124    -0.166 r  hdmi_colorbar_top_m0/u_video_display/n1d[0]_i_2__0/O
                         net (fo=2, routed)           0.452     0.286    hdmi_colorbar_top_m0/u_video_display/n1d[0]_i_2__0_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I4_O)        0.150     0.436 f  hdmi_colorbar_top_m0/u_video_display/n1d[1]_i_2__0/O
                         net (fo=2, routed)           0.834     1.270    hdmi_colorbar_top_m0/u_video_display/n1d[1]_i_2__0_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.354     1.624 r  hdmi_colorbar_top_m0/u_video_display/n1d[3]_i_2__0/O
                         net (fo=2, routed)           0.467     2.090    hdmi_colorbar_top_m0/u_video_display/n1d[3]_i_2__0_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I0_O)        0.328     2.418 r  hdmi_colorbar_top_m0/u_video_display/n1d[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.418    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n1d_reg[3]_0[3]
    SLICE_X60Y6          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.518    10.470    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X60Y6          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n1d_reg[3]/C
                         clock pessimism              0.506    10.976    
                         clock uncertainty           -0.111    10.865    
    SLICE_X60Y6          FDRE (Setup_fdre_C_D)        0.079    10.944    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -2.418    
  -------------------------------------------------------------------
                         slack                                  8.526    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/video_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 1.412ns (31.616%)  route 3.054ns (68.384%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 10.470 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.634    -2.335    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X61Y11         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/video_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.456    -1.879 r  hdmi_colorbar_top_m0/u_video_driver/video_en_reg/Q
                         net (fo=32, routed)          1.589    -0.290    hdmi_colorbar_top_m0/u_video_display/video_de
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.124    -0.166 r  hdmi_colorbar_top_m0/u_video_display/n1d[0]_i_2__0/O
                         net (fo=2, routed)           0.452     0.286    hdmi_colorbar_top_m0/u_video_display/n1d[0]_i_2__0_n_0
    SLICE_X60Y7          LUT5 (Prop_lut5_I4_O)        0.150     0.436 f  hdmi_colorbar_top_m0/u_video_display/n1d[1]_i_2__0/O
                         net (fo=2, routed)           0.834     1.270    hdmi_colorbar_top_m0/u_video_display/n1d[1]_i_2__0_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I1_O)        0.354     1.624 r  hdmi_colorbar_top_m0/u_video_display/n1d[3]_i_2__0/O
                         net (fo=2, routed)           0.180     1.803    hdmi_colorbar_top_m0/u_video_display/n1d[3]_i_2__0_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I5_O)        0.328     2.131 r  hdmi_colorbar_top_m0/u_video_display/n1d[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.131    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n1d_reg[3]_0[2]
    SLICE_X60Y6          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.518    10.470    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X60Y6          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n1d_reg[2]/C
                         clock pessimism              0.506    10.976    
                         clock uncertainty           -0.111    10.865    
    SLICE_X60Y6          FDRE (Setup_fdre_C_D)        0.081    10.946    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -2.131    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             8.988ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 1.522ns (36.014%)  route 2.704ns (63.986%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 10.469 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.636    -2.333    hdmi_colorbar_top_m0/u_video_display/clk_out1
    SLICE_X59Y8          FDRE                                         r  hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.914 r  hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[5]/Q
                         net (fo=4, routed)           0.998    -0.916    hdmi_colorbar_top_m0/u_video_display/pixel_data_w[5]
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.299    -0.617 r  hdmi_colorbar_top_m0/u_video_display/n1d[0]_i_2/O
                         net (fo=2, routed)           0.402    -0.215    hdmi_colorbar_top_m0/u_video_display/n1d[0]_i_2_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.118    -0.097 f  hdmi_colorbar_top_m0/u_video_display/n1d[1]_i_2/O
                         net (fo=2, routed)           0.652     0.555    hdmi_colorbar_top_m0/u_video_display/n1d[1]_i_2_n_0
    SLICE_X63Y11         LUT3 (Prop_lut3_I1_O)        0.354     0.909 r  hdmi_colorbar_top_m0/u_video_display/n1d[3]_i_2/O
                         net (fo=2, routed)           0.652     1.561    hdmi_colorbar_top_m0/u_video_display/n1d[3]_i_2_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I0_O)        0.332     1.893 r  hdmi_colorbar_top_m0/u_video_display/n1d[3]_i_1/O
                         net (fo=1, routed)           0.000     1.893    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/D[3]
    SLICE_X63Y10         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.517    10.469    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X63Y10         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/n1d_reg[3]/C
                         clock pessimism              0.492    10.961    
                         clock uncertainty           -0.111    10.850    
    SLICE_X63Y10         FDRE (Setup_fdre_C_D)        0.031    10.881    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         10.881    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  8.988    

Slack (MET) :             8.991ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.522ns (36.056%)  route 2.699ns (63.944%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.864ns = ( 10.469 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.636    -2.333    hdmi_colorbar_top_m0/u_video_display/clk_out1
    SLICE_X59Y8          FDRE                                         r  hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.419    -1.914 r  hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[5]/Q
                         net (fo=4, routed)           0.998    -0.916    hdmi_colorbar_top_m0/u_video_display/pixel_data_w[5]
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.299    -0.617 r  hdmi_colorbar_top_m0/u_video_display/n1d[0]_i_2/O
                         net (fo=2, routed)           0.402    -0.215    hdmi_colorbar_top_m0/u_video_display/n1d[0]_i_2_n_0
    SLICE_X63Y11         LUT5 (Prop_lut5_I4_O)        0.118    -0.097 f  hdmi_colorbar_top_m0/u_video_display/n1d[1]_i_2/O
                         net (fo=2, routed)           0.652     0.555    hdmi_colorbar_top_m0/u_video_display/n1d[1]_i_2_n_0
    SLICE_X63Y11         LUT3 (Prop_lut3_I1_O)        0.354     0.909 r  hdmi_colorbar_top_m0/u_video_display/n1d[3]_i_2/O
                         net (fo=2, routed)           0.647     1.556    hdmi_colorbar_top_m0/u_video_display/n1d[3]_i_2_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I5_O)        0.332     1.888 r  hdmi_colorbar_top_m0/u_video_display/n1d[2]_i_1/O
                         net (fo=1, routed)           0.000     1.888    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/D[2]
    SLICE_X63Y10         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.517    10.469    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X63Y10         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/n1d_reg[2]/C
                         clock pessimism              0.492    10.961    
                         clock uncertainty           -0.111    10.850    
    SLICE_X63Y10         FDRE (Setup_fdre_C_D)        0.029    10.879    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         10.879    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                  8.991    

Slack (MET) :             9.054ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.084ns (27.826%)  route 2.812ns (72.174%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 10.467 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.633    -2.336    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X59Y12         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.456    -1.880 f  hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[2]/Q
                         net (fo=33, routed)          1.236    -0.644    hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_w[2]
    SLICE_X58Y9          LUT4 (Prop_lut4_I2_O)        0.152    -0.492 r  hdmi_colorbar_top_m0/u_video_driver/pixel_data[3]_i_4/O
                         net (fo=1, routed)           0.422    -0.071    hdmi_colorbar_top_m0/u_video_driver/pixel_data[3]_i_4_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I0_O)        0.326     0.255 r  hdmi_colorbar_top_m0/u_video_driver/pixel_data[3]_i_3/O
                         net (fo=1, routed)           0.680     0.935    hdmi_colorbar_top_m0/u_video_driver/pixel_data[3]_i_3_n_0
    SLICE_X60Y9          LUT4 (Prop_lut4_I1_O)        0.150     1.085 r  hdmi_colorbar_top_m0/u_video_driver/pixel_data[3]_i_2/O
                         net (fo=1, routed)           0.474     1.560    hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[3]_1
    SLICE_X60Y11         FDRE                                         r  hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.515    10.467    hdmi_colorbar_top_m0/u_video_display/clk_out1
    SLICE_X60Y11         FDRE                                         r  hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[3]/C
                         clock pessimism              0.506    10.973    
                         clock uncertainty           -0.111    10.862    
    SLICE_X60Y11         FDRE (Setup_fdre_C_D)       -0.249    10.613    hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         10.613    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  9.054    

Slack (MET) :             9.150ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/video_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/n1d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 1.384ns (34.029%)  route 2.683ns (65.971%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 10.470 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.634    -2.335    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X61Y11         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/video_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.456    -1.879 r  hdmi_colorbar_top_m0/u_video_driver/video_en_reg/Q
                         net (fo=32, routed)          1.187    -0.691    hdmi_colorbar_top_m0/u_video_display/video_de
    SLICE_X62Y8          LUT6 (Prop_lut6_I2_O)        0.124    -0.567 r  hdmi_colorbar_top_m0/u_video_display/n1d[0]_i_2__1/O
                         net (fo=2, routed)           0.403    -0.164    hdmi_colorbar_top_m0/u_video_display/n1d[0]_i_2__1_n_0
    SLICE_X63Y8          LUT5 (Prop_lut5_I4_O)        0.118    -0.046 f  hdmi_colorbar_top_m0/u_video_display/n1d[1]_i_2__1/O
                         net (fo=2, routed)           0.812     0.765    hdmi_colorbar_top_m0/u_video_display/n1d[1]_i_2__1_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.354     1.119 r  hdmi_colorbar_top_m0/u_video_display/n1d[3]_i_2__1/O
                         net (fo=2, routed)           0.281     1.400    hdmi_colorbar_top_m0/u_video_display/n1d[3]_i_2__1_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I5_O)        0.332     1.732 r  hdmi_colorbar_top_m0/u_video_display/n1d[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.732    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/n1d_reg[3]_0[2]
    SLICE_X63Y8          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/n1d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.518    10.470    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X63Y8          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/n1d_reg[2]/C
                         clock pessimism              0.492    10.962    
                         clock uncertainty           -0.111    10.851    
    SLICE_X63Y8          FDRE (Setup_fdre_C_D)        0.031    10.882    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/n1d_reg[2]
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                          -1.732    
  -------------------------------------------------------------------
                         slack                                  9.150    

Slack (MET) :             9.152ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/video_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 1.384ns (34.038%)  route 2.682ns (65.962%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 10.470 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.634    -2.335    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X61Y11         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/video_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.456    -1.879 r  hdmi_colorbar_top_m0/u_video_driver/video_en_reg/Q
                         net (fo=32, routed)          1.187    -0.691    hdmi_colorbar_top_m0/u_video_display/video_de
    SLICE_X62Y8          LUT6 (Prop_lut6_I2_O)        0.124    -0.567 r  hdmi_colorbar_top_m0/u_video_display/n1d[0]_i_2__1/O
                         net (fo=2, routed)           0.403    -0.164    hdmi_colorbar_top_m0/u_video_display/n1d[0]_i_2__1_n_0
    SLICE_X63Y8          LUT5 (Prop_lut5_I4_O)        0.118    -0.046 f  hdmi_colorbar_top_m0/u_video_display/n1d[1]_i_2__1/O
                         net (fo=2, routed)           0.812     0.765    hdmi_colorbar_top_m0/u_video_display/n1d[1]_i_2__1_n_0
    SLICE_X63Y8          LUT3 (Prop_lut3_I1_O)        0.354     1.119 r  hdmi_colorbar_top_m0/u_video_display/n1d[3]_i_2__1/O
                         net (fo=2, routed)           0.280     1.399    hdmi_colorbar_top_m0/u_video_display/n1d[3]_i_2__1_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.332     1.731 r  hdmi_colorbar_top_m0/u_video_display/n1d[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.731    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/n1d_reg[3]_0[3]
    SLICE_X63Y8          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.518    10.470    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X63Y8          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/n1d_reg[3]/C
                         clock pessimism              0.492    10.962    
                         clock uncertainty           -0.111    10.851    
    SLICE_X63Y8          FDRE (Setup_fdre_C_D)        0.032    10.883    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                          -1.731    
  -------------------------------------------------------------------
                         slack                                  9.152    

Slack (MET) :             9.160ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n0q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.180ns (29.114%)  route 2.873ns (70.886%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.863ns = ( 10.470 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.331ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.638    -2.331    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X63Y3          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n0q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.456    -1.875 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n0q_m_reg[2]/Q
                         net (fo=11, routed)          1.172    -0.703    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n0q_m_reg_n_0_[2]
    SLICE_X61Y3          LUT3 (Prop_lut3_I1_O)        0.124    -0.579 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt[3]_i_6__0/O
                         net (fo=5, routed)           0.611     0.032    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt[3]_i_6__0_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.150     0.182 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt[4]_i_9__0/O
                         net (fo=2, routed)           0.457     0.639    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt[4]_i_9__0_n_0
    SLICE_X62Y3          LUT6 (Prop_lut6_I3_O)        0.326     0.965 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.633     1.598    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt[3]_i_5__0_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.124     1.722 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.722    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt[3]_i_1__0_n_0
    SLICE_X61Y3          FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.518    10.470    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X61Y3          FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[3]/C
                         clock pessimism              0.492    10.962    
                         clock uncertainty           -0.111    10.851    
    SLICE_X61Y3          FDCE (Setup_fdce_C_D)        0.031    10.882    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.882    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                  9.160    

Slack (MET) :             9.165ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 1.228ns (32.171%)  route 2.589ns (67.829%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 10.467 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.335ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.634    -2.335    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X61Y11         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.419    -1.916 r  hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[1]/Q
                         net (fo=28, routed)          1.190    -0.726    hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_w[1]
    SLICE_X59Y10         LUT4 (Prop_lut4_I2_O)        0.325    -0.401 r  hdmi_colorbar_top_m0/u_video_driver/pixel_data[2]_i_3/O
                         net (fo=1, routed)           0.266    -0.135    hdmi_colorbar_top_m0/u_video_driver/pixel_data[2]_i_3_n_0
    SLICE_X59Y10         LUT6 (Prop_lut6_I3_O)        0.332     0.197 r  hdmi_colorbar_top_m0/u_video_driver/pixel_data[2]_i_2/O
                         net (fo=1, routed)           0.665     0.862    hdmi_colorbar_top_m0/u_video_driver/pixel_data[2]_i_2_n_0
    SLICE_X59Y10         LUT3 (Prop_lut3_I1_O)        0.152     1.014 r  hdmi_colorbar_top_m0/u_video_driver/pixel_data[2]_i_1/O
                         net (fo=1, routed)           0.468     1.482    hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[2]_0
    SLICE_X60Y11         FDRE                                         r  hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.515    10.467    hdmi_colorbar_top_m0/u_video_display/clk_out1
    SLICE_X60Y11         FDRE                                         r  hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[2]/C
                         clock pessimism              0.509    10.976    
                         clock uncertainty           -0.111    10.865    
    SLICE_X60Y11         FDRE (Setup_fdre_C_D)       -0.218    10.647    hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                  9.165    

Slack (MET) :             9.275ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.196ns (30.866%)  route 2.679ns (69.134%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 10.466 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.633    -2.336    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X61Y12         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.419    -1.917 f  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[1]/Q
                         net (fo=13, routed)          0.934    -0.983    hdmi_colorbar_top_m0/u_video_driver/cnt_h[1]
    SLICE_X60Y12         LUT4 (Prop_lut4_I2_O)        0.325    -0.658 f  hdmi_colorbar_top_m0/u_video_driver/cnt_h[7]_i_2/O
                         net (fo=5, routed)           0.930     0.272    hdmi_colorbar_top_m0/u_video_driver/cnt_h[7]_i_2_n_0
    SLICE_X58Y12         LUT5 (Prop_lut5_I4_O)        0.328     0.600 r  hdmi_colorbar_top_m0/u_video_driver/cnt_h[8]_i_2/O
                         net (fo=1, routed)           0.430     1.030    hdmi_colorbar_top_m0/u_video_driver/cnt_h[8]_i_2_n_0
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.124     1.154 r  hdmi_colorbar_top_m0/u_video_driver/cnt_h[8]_i_1/O
                         net (fo=1, routed)           0.385     1.539    hdmi_colorbar_top_m0/u_video_driver/p_0_in[8]
    SLICE_X58Y12         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.514    10.466    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X58Y12         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[8]/C
                         clock pessimism              0.506    10.972    
                         clock uncertainty           -0.111    10.861    
    SLICE_X58Y12         FDRE (Setup_fdre_C_D)       -0.047    10.814    hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[8]
  -------------------------------------------------------------------
                         required time                         10.814    
                         arrival time                          -1.539    
  -------------------------------------------------------------------
                         slack                                  9.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.593    -0.815    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X65Y10         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.587    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg[0]
    SLICE_X64Y10         LUT6 (Prop_lut6_I3_O)        0.045    -0.542 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.542    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout[0]
    SLICE_X64Y10         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.864    -1.239    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X64Y10         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[0]/C
                         clock pessimism              0.437    -0.802    
    SLICE_X64Y10         FDCE (Hold_fdce_C_D)         0.120    -0.682    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.590    -0.818    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X60Y13         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.654 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q_reg/Q
                         net (fo=1, routed)           0.056    -0.598    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q
    SLICE_X60Y13         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.859    -1.244    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X60Y13         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/C
                         clock pessimism              0.426    -0.818    
    SLICE_X60Y13         FDRE (Hold_fdre_C_D)         0.060    -0.758    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.590    -0.818    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X60Y14         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.654 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q_reg/Q
                         net (fo=1, routed)           0.056    -0.598    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q
    SLICE_X60Y14         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.859    -1.244    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X60Y14         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg/C
                         clock pessimism              0.426    -0.818    
    SLICE_X60Y14         FDRE (Hold_fdre_C_D)         0.060    -0.758    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/din_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.931%)  route 0.141ns (50.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.593    -0.815    hdmi_colorbar_top_m0/u_video_display/clk_out1
    SLICE_X59Y8          FDRE                                         r  hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[20]/Q
                         net (fo=4, routed)           0.141    -0.532    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/pixel_data_w[3]
    SLICE_X62Y8          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/din_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.865    -1.238    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X62Y8          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/din_q_reg[4]/C
                         clock pessimism              0.461    -0.777    
    SLICE_X62Y8          FDRE (Hold_fdre_C_D)         0.075    -0.702    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/din_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.824%)  route 0.125ns (40.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.243ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.591    -0.817    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X61Y12         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  hdmi_colorbar_top_m0/u_video_driver/cnt_h_reg[4]/Q
                         net (fo=12, routed)          0.125    -0.551    hdmi_colorbar_top_m0/u_video_driver/cnt_h[4]
    SLICE_X60Y12         LUT6 (Prop_lut6_I1_O)        0.045    -0.506 r  hdmi_colorbar_top_m0/u_video_driver/pixel_xpos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.506    hdmi_colorbar_top_m0/u_video_driver/pixel_xpos[5]_i_1_n_0
    SLICE_X60Y12         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.860    -1.243    hdmi_colorbar_top_m0/u_video_driver/clk_out1
    SLICE_X60Y12         FDRE                                         r  hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[5]/C
                         clock pessimism              0.439    -0.804    
    SLICE_X60Y12         FDRE (Hold_fdre_C_D)         0.121    -0.683    hdmi_colorbar_top_m0/u_video_driver/pixel_xpos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/din_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.293%)  route 0.124ns (46.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.593    -0.815    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X63Y11         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/din_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/din_q_reg[0]/Q
                         net (fo=18, routed)          0.124    -0.550    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/din_q_reg_n_0_[0]
    SLICE_X65Y10         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.864    -1.239    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X65Y10         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[0]/C
                         clock pessimism              0.440    -0.799    
    SLICE_X65Y10         FDRE (Hold_fdre_C_D)         0.070    -0.729    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.729    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n1d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.951%)  route 0.135ns (42.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.593    -0.815    hdmi_colorbar_top_m0/u_video_display/clk_out1
    SLICE_X59Y7          FDRE                                         r  hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.674 r  hdmi_colorbar_top_m0/u_video_display/pixel_data_reg[9]/Q
                         net (fo=6, routed)           0.135    -0.539    hdmi_colorbar_top_m0/u_video_display/pixel_data_w[9]
    SLICE_X60Y6          LUT6 (Prop_lut6_I5_O)        0.045    -0.494 r  hdmi_colorbar_top_m0/u_video_display/n1d[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.494    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n1d_reg[3]_0[3]
    SLICE_X60Y6          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n1d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.864    -1.239    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X60Y6          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n1d_reg[3]/C
                         clock pessimism              0.441    -0.798    
    SLICE_X60Y6          FDRE (Hold_fdre_C_D)         0.121    -0.677    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/n1d_reg[3]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.595    -0.813    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X64Y6          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.082    -0.567    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/q_m_reg_reg_n_0_[0]
    SLICE_X65Y6          LUT5 (Prop_lut5_I4_O)        0.045    -0.522 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.522    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout[0]_i_1__1_n_0
    SLICE_X65Y6          FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.866    -1.237    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X65Y6          FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[0]/C
                         clock pessimism              0.437    -0.800    
    SLICE_X65Y6          FDCE (Hold_fdce_C_D)         0.091    -0.709    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/n1d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/q_m_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.595    -0.813    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X63Y6          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/n1d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.672 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/n1d_reg[0]/Q
                         net (fo=4, routed)           0.119    -0.553    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/n1d[0]
    SLICE_X62Y6          LUT5 (Prop_lut5_I3_O)        0.048    -0.505 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/q_m_reg[8]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.505    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/q_m_reg[8]_i_1__1_n_0
    SLICE_X62Y6          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/q_m_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.866    -1.237    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/clk_out1
    SLICE_X62Y6          FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/q_m_reg_reg[8]/C
                         clock pessimism              0.437    -0.800    
    SLICE_X62Y6          FDRE (Hold_fdre_C_D)         0.105    -0.695    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_r/q_m_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.592    -0.816    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X65Y12         FDRE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.536    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/q_m_reg[3]
    SLICE_X64Y12         LUT6 (Prop_lut6_I3_O)        0.045    -0.491 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.491    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout[3]
    SLICE_X64Y12         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.862    -1.241    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X64Y12         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[3]/C
                         clock pessimism              0.438    -0.803    
    SLICE_X64Y12         FDCE (Hold_fdce_C_D)         0.121    -0.682    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y8      hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y7      hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y4      hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y3      hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y2      hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y1      hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y6      hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.333      11.666     OLOGIC_X1Y5      hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.333      12.084     MMCME2_ADV_X0Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y13     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y13     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y13     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y13     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y14     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y14     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y14     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y14     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X64Y14     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X64Y14     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y13     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y13     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y13     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y13     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y14     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y14     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y14     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.667       6.167      SLICE_X60Y14     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/c1_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X64Y14     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X64Y14     hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk_5x
  To Clock:  pixel_clk_5x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk_5x
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.667       0.511      BUFGCTRL_X0Y1    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X1Y8      hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X1Y7      hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X1Y4      hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X1Y3      hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X1Y2      hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X1Y1      hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X1Y6      hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.667       1.000      OLOGIC_X1Y5      hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Slave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.667       1.418      MMCME2_ADV_X0Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.667       210.693    MMCME2_ADV_X0Y0  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  tf_pll_m0/inst/clk_in1
  To Clock:  tf_pll_m0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tf_pll_m0/inst/clk_in1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { tf_pll_m0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_tf_pll
  To Clock:  clk_out1_tf_pll

Setup :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.171ns  (required time - arrival time)
  Source:                 sd_card_top_m0/spi_master_m0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 1.185ns (21.784%)  route 4.255ns (78.216%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.865ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          3.096     3.096    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -3.854 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.188    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.092 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.623    -0.469    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X62Y58         FDCE                                         r  sd_card_top_m0/spi_master_m0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.013 f  sd_card_top_m0/spi_master_m0/FSM_sequential_state_reg[0]/Q
                         net (fo=38, routed)          0.884     0.871    sd_card_top_m0/spi_master_m0/Q[0]
    SLICE_X62Y58         LUT3 (Prop_lut3_I2_O)        0.154     1.025 r  sd_card_top_m0/spi_master_m0/byte_cnt[15]_i_6/O
                         net (fo=12, routed)          1.465     2.490    sd_card_top_m0/spi_master_m0/FSM_sequential_state_reg[2]_0
    SLICE_X64Y63         LUT5 (Prop_lut5_I4_O)        0.327     2.817 f  sd_card_top_m0/spi_master_m0/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.919     3.736    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]_1
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.860 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_7__0/O
                         net (fo=1, routed)           0.407     4.267    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_7__0_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.124     4.391 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_1__0/O
                         net (fo=4, routed)           0.580     4.971    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X59Y63         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    W19                  IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652    22.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    15.444 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.031    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.122 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.500    18.622    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X59Y63         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.865    19.487    
                         clock uncertainty           -0.141    19.346    
    SLICE_X59Y63         FDCE (Setup_fdce_C_CE)      -0.205    19.141    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.141    
                         arrival time                          -4.971    
  -------------------------------------------------------------------
                         slack                                 14.171    

Slack (MET) :             14.221ns  (required time - arrival time)
  Source:                 sd_card_top_m0/spi_master_m0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.185ns (21.984%)  route 4.205ns (78.016%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 18.623 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.865ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          3.096     3.096    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -3.854 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.188    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.092 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.623    -0.469    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X62Y58         FDCE                                         r  sd_card_top_m0/spi_master_m0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.013 f  sd_card_top_m0/spi_master_m0/FSM_sequential_state_reg[0]/Q
                         net (fo=38, routed)          0.884     0.871    sd_card_top_m0/spi_master_m0/Q[0]
    SLICE_X62Y58         LUT3 (Prop_lut3_I2_O)        0.154     1.025 r  sd_card_top_m0/spi_master_m0/byte_cnt[15]_i_6/O
                         net (fo=12, routed)          1.465     2.490    sd_card_top_m0/spi_master_m0/FSM_sequential_state_reg[2]_0
    SLICE_X64Y63         LUT5 (Prop_lut5_I4_O)        0.327     2.817 f  sd_card_top_m0/spi_master_m0/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.919     3.736    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]_1
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.860 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_7__0/O
                         net (fo=1, routed)           0.407     4.267    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_7__0_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.124     4.391 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_1__0/O
                         net (fo=4, routed)           0.531     4.921    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X58Y62         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    W19                  IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652    22.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    15.444 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.031    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.122 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.501    18.623    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X58Y62         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.865    19.488    
                         clock uncertainty           -0.141    19.347    
    SLICE_X58Y62         FDPE (Setup_fdpe_C_CE)      -0.205    19.142    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         19.142    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                 14.221    

Slack (MET) :             14.221ns  (required time - arrival time)
  Source:                 sd_card_top_m0/spi_master_m0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.390ns  (logic 1.185ns (21.984%)  route 4.205ns (78.016%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 18.623 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.865ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          3.096     3.096    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -3.854 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.188    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.092 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.623    -0.469    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X62Y58         FDCE                                         r  sd_card_top_m0/spi_master_m0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.013 f  sd_card_top_m0/spi_master_m0/FSM_sequential_state_reg[0]/Q
                         net (fo=38, routed)          0.884     0.871    sd_card_top_m0/spi_master_m0/Q[0]
    SLICE_X62Y58         LUT3 (Prop_lut3_I2_O)        0.154     1.025 r  sd_card_top_m0/spi_master_m0/byte_cnt[15]_i_6/O
                         net (fo=12, routed)          1.465     2.490    sd_card_top_m0/spi_master_m0/FSM_sequential_state_reg[2]_0
    SLICE_X64Y63         LUT5 (Prop_lut5_I4_O)        0.327     2.817 f  sd_card_top_m0/spi_master_m0/FSM_sequential_state[3]_i_14/O
                         net (fo=1, routed)           0.919     3.736    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]_1
    SLICE_X59Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.860 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_7__0/O
                         net (fo=1, routed)           0.407     4.267    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_7__0_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.124     4.391 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_1__0/O
                         net (fo=4, routed)           0.531     4.921    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_1__0_n_0
    SLICE_X58Y62         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    W19                  IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652    22.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    15.444 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.031    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.122 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.501    18.623    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X58Y62         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.865    19.488    
                         clock uncertainty           -0.141    19.347    
    SLICE_X58Y62         FDPE (Setup_fdpe_C_CE)      -0.205    19.142    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         19.142    
                         arrival time                          -4.921    
  -------------------------------------------------------------------
                         slack                                 14.221    

Slack (MET) :             14.342ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.090ns (20.607%)  route 4.200ns (79.393%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          3.096     3.096    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -3.854 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.188    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.092 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.616    -0.476    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y65         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.419    -0.057 f  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/Q
                         net (fo=11, routed)          1.073     1.016    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg_n_0_[9]
    SLICE_X62Y64         LUT3 (Prop_lut3_I1_O)        0.299     1.315 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           0.669     1.984    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_20_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.108 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_12/O
                         net (fo=4, routed)           1.012     3.121    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[8]_0
    SLICE_X58Y64         LUT4 (Prop_lut4_I1_O)        0.124     3.245 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_6__0/O
                         net (fo=2, routed)           0.948     4.193    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_6__0_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.317 r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_1/O
                         net (fo=16, routed)          0.497     4.814    sd_card_top_m0/sd_card_cmd_m0/byte_cnt
    SLICE_X59Y64         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    W19                  IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652    22.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    15.444 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.031    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.122 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.500    18.622    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X59Y64         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0]/C
                         clock pessimism              0.879    19.501    
                         clock uncertainty           -0.141    19.360    
    SLICE_X59Y64         FDCE (Setup_fdce_C_CE)      -0.205    19.155    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         19.155    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 14.342    

Slack (MET) :             14.342ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.090ns (20.607%)  route 4.200ns (79.393%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          3.096     3.096    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -3.854 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.188    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.092 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.616    -0.476    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y65         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.419    -0.057 f  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/Q
                         net (fo=11, routed)          1.073     1.016    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg_n_0_[9]
    SLICE_X62Y64         LUT3 (Prop_lut3_I1_O)        0.299     1.315 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           0.669     1.984    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_20_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.108 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_12/O
                         net (fo=4, routed)           1.012     3.121    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[8]_0
    SLICE_X58Y64         LUT4 (Prop_lut4_I1_O)        0.124     3.245 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_6__0/O
                         net (fo=2, routed)           0.948     4.193    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_6__0_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.317 r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_1/O
                         net (fo=16, routed)          0.497     4.814    sd_card_top_m0/sd_card_cmd_m0/byte_cnt
    SLICE_X59Y64         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    W19                  IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652    22.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    15.444 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.031    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.122 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.500    18.622    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X59Y64         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15]/C
                         clock pessimism              0.879    19.501    
                         clock uncertainty           -0.141    19.360    
    SLICE_X59Y64         FDCE (Setup_fdce_C_CE)      -0.205    19.155    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         19.155    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 14.342    

Slack (MET) :             14.342ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.090ns (20.607%)  route 4.200ns (79.393%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          3.096     3.096    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -3.854 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.188    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.092 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.616    -0.476    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y65         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.419    -0.057 f  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/Q
                         net (fo=11, routed)          1.073     1.016    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg_n_0_[9]
    SLICE_X62Y64         LUT3 (Prop_lut3_I1_O)        0.299     1.315 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           0.669     1.984    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_20_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.108 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_12/O
                         net (fo=4, routed)           1.012     3.121    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[8]_0
    SLICE_X58Y64         LUT4 (Prop_lut4_I1_O)        0.124     3.245 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_6__0/O
                         net (fo=2, routed)           0.948     4.193    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_6__0_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.317 r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_1/O
                         net (fo=16, routed)          0.497     4.814    sd_card_top_m0/sd_card_cmd_m0/byte_cnt
    SLICE_X59Y64         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    W19                  IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652    22.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    15.444 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.031    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.122 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.500    18.622    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X59Y64         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[1]/C
                         clock pessimism              0.879    19.501    
                         clock uncertainty           -0.141    19.360    
    SLICE_X59Y64         FDCE (Setup_fdce_C_CE)      -0.205    19.155    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         19.155    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 14.342    

Slack (MET) :             14.342ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.090ns (20.607%)  route 4.200ns (79.393%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          3.096     3.096    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -3.854 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.188    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.092 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.616    -0.476    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y65         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.419    -0.057 f  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/Q
                         net (fo=11, routed)          1.073     1.016    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg_n_0_[9]
    SLICE_X62Y64         LUT3 (Prop_lut3_I1_O)        0.299     1.315 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           0.669     1.984    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_20_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.108 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_12/O
                         net (fo=4, routed)           1.012     3.121    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[8]_0
    SLICE_X58Y64         LUT4 (Prop_lut4_I1_O)        0.124     3.245 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_6__0/O
                         net (fo=2, routed)           0.948     4.193    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_6__0_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.317 r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_1/O
                         net (fo=16, routed)          0.497     4.814    sd_card_top_m0/sd_card_cmd_m0/byte_cnt
    SLICE_X59Y64         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    W19                  IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652    22.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    15.444 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.031    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.122 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.500    18.622    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X59Y64         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[2]/C
                         clock pessimism              0.879    19.501    
                         clock uncertainty           -0.141    19.360    
    SLICE_X59Y64         FDCE (Setup_fdce_C_CE)      -0.205    19.155    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         19.155    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 14.342    

Slack (MET) :             14.342ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.090ns (20.607%)  route 4.200ns (79.393%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          3.096     3.096    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -3.854 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.188    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.092 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.616    -0.476    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y65         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.419    -0.057 f  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/Q
                         net (fo=11, routed)          1.073     1.016    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg_n_0_[9]
    SLICE_X62Y64         LUT3 (Prop_lut3_I1_O)        0.299     1.315 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           0.669     1.984    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_20_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.108 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_12/O
                         net (fo=4, routed)           1.012     3.121    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[8]_0
    SLICE_X58Y64         LUT4 (Prop_lut4_I1_O)        0.124     3.245 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_6__0/O
                         net (fo=2, routed)           0.948     4.193    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_6__0_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.317 r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_1/O
                         net (fo=16, routed)          0.497     4.814    sd_card_top_m0/sd_card_cmd_m0/byte_cnt
    SLICE_X59Y64         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    W19                  IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652    22.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    15.444 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.031    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.122 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.500    18.622    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X59Y64         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]/C
                         clock pessimism              0.879    19.501    
                         clock uncertainty           -0.141    19.360    
    SLICE_X59Y64         FDCE (Setup_fdce_C_CE)      -0.205    19.155    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         19.155    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 14.342    

Slack (MET) :             14.342ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 1.090ns (20.607%)  route 4.200ns (79.393%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          3.096     3.096    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -3.854 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.188    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.092 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.616    -0.476    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y65         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.419    -0.057 f  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/Q
                         net (fo=11, routed)          1.073     1.016    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg_n_0_[9]
    SLICE_X62Y64         LUT3 (Prop_lut3_I1_O)        0.299     1.315 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           0.669     1.984    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_20_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.108 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_12/O
                         net (fo=4, routed)           1.012     3.121    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[8]_0
    SLICE_X58Y64         LUT4 (Prop_lut4_I1_O)        0.124     3.245 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_6__0/O
                         net (fo=2, routed)           0.948     4.193    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_6__0_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.317 r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_1/O
                         net (fo=16, routed)          0.497     4.814    sd_card_top_m0/sd_card_cmd_m0/byte_cnt
    SLICE_X59Y64         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    W19                  IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652    22.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    15.444 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.031    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.122 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.500    18.622    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X59Y64         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[6]/C
                         clock pessimism              0.879    19.501    
                         clock uncertainty           -0.141    19.360    
    SLICE_X59Y64         FDCE (Setup_fdce_C_CE)      -0.205    19.155    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         19.155    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                 14.342    

Slack (MET) :             14.356ns  (required time - arrival time)
  Source:                 sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_tf_pll rise@20.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 1.090ns (20.661%)  route 4.186ns (79.339%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    0.879ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          3.096     3.096    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -3.854 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.188    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.092 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.616    -0.476    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y65         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDCE (Prop_fdce_C_Q)         0.419    -0.057 f  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/Q
                         net (fo=11, routed)          1.073     1.016    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg_n_0_[9]
    SLICE_X62Y64         LUT3 (Prop_lut3_I1_O)        0.299     1.315 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_20/O
                         net (fo=1, routed)           0.669     1.984    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_20_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.108 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_12/O
                         net (fo=4, routed)           1.012     3.121    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[8]_0
    SLICE_X58Y64         LUT4 (Prop_lut4_I1_O)        0.124     3.245 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_6__0/O
                         net (fo=2, routed)           0.948     4.193    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_6__0_n_0
    SLICE_X64Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.317 r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_i_1/O
                         net (fo=16, routed)          0.483     4.800    sd_card_top_m0/sd_card_cmd_m0/byte_cnt
    SLICE_X61Y64         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                     20.000    20.000 r  
    W19                  IBUF                         0.000    20.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652    22.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    15.444 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.031    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.122 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.500    18.622    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y64         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]/C
                         clock pessimism              0.879    19.501    
                         clock uncertainty           -0.141    19.360    
    SLICE_X61Y64         FDCE (Setup_fdce_C_CE)      -0.205    19.155    sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         19.155    
                         arrival time                          -4.800    
  -------------------------------------------------------------------
                         slack                                 14.356    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/send_data_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    0.100ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.356     1.356    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.003 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.514    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.488 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.588     0.100    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X60Y60         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.164     0.264 r  sd_card_top_m0/sd_card_sec_read_write_m0/cmd_reg[45]/Q
                         net (fo=1, routed)           0.050     0.314    sd_card_top_m0/sd_card_cmd_m0/send_data_reg[5]_0[10]
    SLICE_X61Y60         LUT6 (Prop_lut6_I2_O)        0.045     0.359 r  sd_card_top_m0/sd_card_cmd_m0/send_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.359    sd_card_top_m0/sd_card_cmd_m0/send_data[5]_i_1_n_0
    SLICE_X61Y60         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/send_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.858    -0.161    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y60         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/send_data_reg[5]/C
                         clock pessimism              0.274     0.113    
    SLICE_X61Y60         FDPE (Hold_fdpe_C_D)         0.092     0.205    sd_card_top_m0/sd_card_cmd_m0/send_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.205    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sd_card_top_m0/sd_card_cmd_m0/send_data_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/spi_master_m0/MOSI_shift_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.715%)  route 0.115ns (38.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns
    Source Clock Delay      (SCD):    0.100ns
    Clock Pessimism Removal (CPR):    -0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.356     1.356    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.003 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.514    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.488 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.588     0.100    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y60         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/send_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDPE (Prop_fdpe_C_Q)         0.141     0.241 r  sd_card_top_m0/sd_card_cmd_m0/send_data_reg[5]/Q
                         net (fo=1, routed)           0.115     0.356    sd_card_top_m0/spi_master_m0/MOSI_shift_reg[7]_1[5]
    SLICE_X62Y59         LUT6 (Prop_lut6_I0_O)        0.045     0.401 r  sd_card_top_m0/spi_master_m0/MOSI_shift[5]_i_1/O
                         net (fo=1, routed)           0.000     0.401    sd_card_top_m0/spi_master_m0/p_1_in[5]
    SLICE_X62Y59         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -0.158    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X62Y59         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[5]/C
                         clock pessimism              0.297     0.139    
    SLICE_X62Y59         FDCE (Hold_fdce_C_D)         0.092     0.231    sd_card_top_m0/spi_master_m0/MOSI_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.865%)  route 0.155ns (45.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    0.100ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.356     1.356    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.003 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.514    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.488 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.588     0.100    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y61         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDCE (Prop_fdce_C_Q)         0.141     0.241 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.155     0.397    sd_card_top_m0/sd_card_sec_read_write_m0/state__0[1]
    SLICE_X58Y61         LUT5 (Prop_lut5_I1_O)        0.048     0.445 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.445    sd_card_top_m0/sd_card_sec_read_write_m0/state__1[2]
    SLICE_X58Y61         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.858    -0.161    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X58Y61         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.274     0.113    
    SLICE_X58Y61         FDCE (Hold_fdce_C_D)         0.107     0.220    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.479%)  route 0.143ns (43.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    0.098ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.356     1.356    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.003 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.514    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.488 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.586     0.098    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X58Y63         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.239 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/Q
                         net (fo=39, routed)          0.143     0.382    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]_0[0]
    SLICE_X59Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.427 r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.427    sd_card_top_m0/sd_card_cmd_m0/state__1[1]
    SLICE_X59Y63         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.855    -0.164    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X59Y63         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275     0.111    
    SLICE_X59Y63         FDCE (Hold_fdce_C_D)         0.091     0.202    sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    0.100ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.356     1.356    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.003 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.514    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.488 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.588     0.100    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X60Y61         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDCE (Prop_fdce_C_Q)         0.164     0.264 r  sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req_reg/Q
                         net (fo=2, routed)           0.149     0.413    sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req
    SLICE_X60Y61         LUT6 (Prop_lut6_I5_O)        0.045     0.458 r  sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req_i_1/O
                         net (fo=1, routed)           0.000     0.458    sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req_i_1_n_0
    SLICE_X60Y61         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.858    -0.161    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X60Y61         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req_reg/C
                         clock pessimism              0.261     0.100    
    SLICE_X60Y61         FDCE (Hold_fdce_C_D)         0.121     0.221    sd_card_top_m0/sd_card_sec_read_write_m0/block_write_req_reg
  -------------------------------------------------------------------
                         required time                         -0.221    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.469%)  route 0.155ns (45.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    0.100ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.356     1.356    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.003 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.514    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.488 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.588     0.100    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y61         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDCE (Prop_fdce_C_Q)         0.141     0.241 f  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.155     0.397    sd_card_top_m0/sd_card_sec_read_write_m0/state__0[1]
    SLICE_X58Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.442 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.442    sd_card_top_m0/sd_card_sec_read_write_m0/state__1[0]
    SLICE_X58Y61         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.858    -0.161    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X58Y61         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.274     0.113    
    SLICE_X58Y61         FDCE (Hold_fdce_C_D)         0.091     0.204    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.204    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns
    Source Clock Delay      (SCD):    0.102ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.356     1.356    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.003 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.514    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.488 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.590     0.102    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X62Y57         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDCE (Prop_fdce_C_Q)         0.128     0.230 r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[3]/Q
                         net (fo=4, routed)           0.105     0.335    sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg_n_0_[3]
    SLICE_X62Y57         LUT6 (Prop_lut6_I4_O)        0.099     0.434 r  sd_card_top_m0/spi_master_m0/clk_edge_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.434    sd_card_top_m0/spi_master_m0/clk_edge_cnt[4]
    SLICE_X62Y57         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -0.158    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X62Y57         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[4]/C
                         clock pessimism              0.260     0.102    
    SLICE_X62Y57         FDCE (Hold_fdce_C_D)         0.092     0.194    sd_card_top_m0/spi_master_m0/clk_edge_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 sd_card_top_m0/sd_card_cmd_m0/send_data_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/spi_master_m0/MOSI_shift_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.165%)  route 0.177ns (43.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns
    Source Clock Delay      (SCD):    0.100ns
    Clock Pessimism Removal (CPR):    -0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.356     1.356    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.003 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.514    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.488 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.588     0.100    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y60         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/send_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDPE (Prop_fdpe_C_Q)         0.128     0.228 r  sd_card_top_m0/sd_card_cmd_m0/send_data_reg[2]/Q
                         net (fo=1, routed)           0.177     0.405    sd_card_top_m0/spi_master_m0/MOSI_shift_reg[7]_1[2]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.099     0.504 r  sd_card_top_m0/spi_master_m0/MOSI_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     0.504    sd_card_top_m0/spi_master_m0/p_1_in[2]
    SLICE_X64Y58         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -0.158    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X64Y58         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[2]/C
                         clock pessimism              0.297     0.139    
    SLICE_X64Y58         FDCE (Hold_fdce_C_D)         0.121     0.260    sd_card_top_m0/spi_master_m0/MOSI_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 sd_card_top_m0/spi_master_m0/MISO_shift_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/spi_master_m0/MISO_shift_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.159ns
    Source Clock Delay      (SCD):    0.101ns
    Clock Pessimism Removal (CPR):    -0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.356     1.356    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.003 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.514    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.488 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.589     0.101    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X65Y60         FDCE                                         r  sd_card_top_m0/spi_master_m0/MISO_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDCE (Prop_fdce_C_Q)         0.141     0.242 r  sd_card_top_m0/spi_master_m0/MISO_shift_reg[0]/Q
                         net (fo=3, routed)           0.168     0.410    sd_card_top_m0/spi_master_m0/spi_data_out[0]
    SLICE_X65Y60         LUT3 (Prop_lut3_I0_O)        0.042     0.452 r  sd_card_top_m0/spi_master_m0/MISO_shift[1]_i_1/O
                         net (fo=1, routed)           0.000     0.452    sd_card_top_m0/spi_master_m0/MISO_shift[1]_i_1_n_0
    SLICE_X65Y60         FDCE                                         r  sd_card_top_m0/spi_master_m0/MISO_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -0.159    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X65Y60         FDCE                                         r  sd_card_top_m0/spi_master_m0/MISO_shift_reg[1]/C
                         clock pessimism              0.260     0.101    
    SLICE_X65Y60         FDCE (Hold_fdce_C_D)         0.107     0.208    sd_card_top_m0/spi_master_m0/MISO_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_tf_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_tf_pll rise@0.000ns - clk_out1_tf_pll rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.421%)  route 0.179ns (48.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    0.100ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.356     1.356    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.003 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.514    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.488 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.588     0.100    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X58Y61         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDCE (Prop_fdce_C_Q)         0.141     0.241 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.179     0.420    sd_card_top_m0/sd_card_sec_read_write_m0/state__0[0]
    SLICE_X59Y61         LUT5 (Prop_lut5_I0_O)        0.048     0.468 r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.468    sd_card_top_m0/sd_card_sec_read_write_m0/state__1[3]
    SLICE_X59Y61         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.858    -0.161    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y61         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.274     0.113    
    SLICE_X59Y61         FDCE (Hold_fdce_C_D)         0.107     0.220    sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_tf_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   tf_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X64Y63     sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X58Y63     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X59Y63     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X58Y62     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X58Y62     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X59Y64     sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X61Y65     sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X61Y65     sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X64Y63     sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X64Y63     sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X58Y63     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X58Y63     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X59Y63     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X59Y63     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X58Y62     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X58Y62     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X58Y62     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X58Y62     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X64Y63     sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X64Y63     sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X58Y63     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X58Y63     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X59Y63     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X59Y63     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X58Y62     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X58Y62     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X58Y62     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X58Y62     sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_tf_pll
  To Clock:  clkfbout_tf_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_tf_pll
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { tf_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   tf_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  tf_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.020ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.456ns (16.484%)  route 2.310ns (83.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 10.466 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.639    -2.330    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.310     0.436    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X62Y14         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.514    10.466    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X62Y14         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[3]/C
                         clock pessimism              0.506    10.972    
                         clock uncertainty           -0.111    10.861    
    SLICE_X62Y14         FDCE (Recov_fdce_C_CLR)     -0.405    10.456    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.456    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                 10.020    

Slack (MET) :             10.020ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.456ns (16.484%)  route 2.310ns (83.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 10.466 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.639    -2.330    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.310     0.436    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X62Y14         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.514    10.466    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X62Y14         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[4]/C
                         clock pessimism              0.506    10.972    
                         clock uncertainty           -0.111    10.861    
    SLICE_X62Y14         FDCE (Recov_fdce_C_CLR)     -0.405    10.456    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.456    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                 10.020    

Slack (MET) :             10.242ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 0.456ns (17.338%)  route 2.174ns (82.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 10.466 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.639    -2.330    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.174     0.300    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X64Y14         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.514    10.466    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X64Y14         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]/C
                         clock pessimism              0.506    10.972    
                         clock uncertainty           -0.111    10.861    
    SLICE_X64Y14         FDCE (Recov_fdce_C_CLR)     -0.319    10.542    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.542    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                 10.242    

Slack (MET) :             10.381ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.456ns (18.301%)  route 2.036ns (81.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 10.466 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.639    -2.330    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          2.036     0.162    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X64Y13         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.514    10.466    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X64Y13         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[2]/C
                         clock pessimism              0.506    10.972    
                         clock uncertainty           -0.111    10.861    
    SLICE_X64Y13         FDCE (Recov_fdce_C_CLR)     -0.319    10.542    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.542    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                 10.381    

Slack (MET) :             10.477ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.456ns (19.727%)  route 1.856ns (80.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 10.468 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.639    -2.330    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.856    -0.018    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X62Y11         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.516    10.468    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X62Y11         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[9]/C
                         clock pessimism              0.506    10.974    
                         clock uncertainty           -0.111    10.863    
    SLICE_X62Y11         FDCE (Recov_fdce_C_CLR)     -0.405    10.458    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         10.458    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                 10.477    

Slack (MET) :             10.540ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.456ns (19.542%)  route 1.877ns (80.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 10.467 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.639    -2.330    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.877     0.004    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X64Y12         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.515    10.467    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X64Y12         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[1]/C
                         clock pessimism              0.506    10.973    
                         clock uncertainty           -0.111    10.862    
    SLICE_X64Y12         FDCE (Recov_fdce_C_CLR)     -0.319    10.543    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                 10.540    

Slack (MET) :             10.540ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.456ns (19.542%)  route 1.877ns (80.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 10.467 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.639    -2.330    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.877     0.004    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X64Y12         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.515    10.467    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X64Y12         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[3]/C
                         clock pessimism              0.506    10.973    
                         clock uncertainty           -0.111    10.862    
    SLICE_X64Y12         FDCE (Recov_fdce_C_CLR)     -0.319    10.543    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                 10.540    

Slack (MET) :             10.689ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.456ns (20.868%)  route 1.729ns (79.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 10.468 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.639    -2.330    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.729    -0.145    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X64Y11         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.516    10.468    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X64Y11         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[2]/C
                         clock pessimism              0.506    10.974    
                         clock uncertainty           -0.111    10.863    
    SLICE_X64Y11         FDCE (Recov_fdce_C_CLR)     -0.319    10.544    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                 10.689    

Slack (MET) :             10.689ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.456ns (20.868%)  route 1.729ns (79.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 10.468 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.639    -2.330    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.729    -0.145    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X64Y11         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.516    10.468    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X64Y11         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[5]/C
                         clock pessimism              0.506    10.974    
                         clock uncertainty           -0.111    10.863    
    SLICE_X64Y11         FDCE (Recov_fdce_C_CLR)     -0.319    10.544    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                 10.689    

Slack (MET) :             10.689ns  (required time - arrival time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.456ns (20.868%)  route 1.729ns (79.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 10.468 - 13.333 ) 
    Source Clock Delay      (SCD):    -2.330ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.639    -2.330    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.456    -1.874 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          1.729    -0.145    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/AR[0]
    SLICE_X64Y11         FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    W19                  IBUF                         0.000    13.333 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162    14.495    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     7.274 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     8.861    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.952 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         1.516    10.468    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/clk_out1
    SLICE_X64Y11         FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[6]/C
                         clock pessimism              0.506    10.974    
                         clock uncertainty           -0.111    10.863    
    SLICE_X64Y11         FDCE (Recov_fdce_C_CLR)     -0.319    10.544    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_b/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         10.544    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                 10.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.081%)  route 0.135ns (48.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.596    -0.812    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.135    -0.536    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X64Y2          FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.867    -1.236    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X64Y2          FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[1]/C
                         clock pessimism              0.440    -0.796    
    SLICE_X64Y2          FDCE (Remov_fdce_C_CLR)     -0.067    -0.863    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.863    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.081%)  route 0.135ns (48.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.596    -0.812    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.135    -0.536    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X64Y2          FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.867    -1.236    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X64Y2          FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[2]/C
                         clock pessimism              0.440    -0.796    
    SLICE_X64Y2          FDCE (Remov_fdce_C_CLR)     -0.067    -0.863    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.863    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.081%)  route 0.135ns (48.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.596    -0.812    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.135    -0.536    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X65Y2          FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.867    -1.236    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X65Y2          FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[3]/C
                         clock pessimism              0.440    -0.796    
    SLICE_X65Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.888    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.888    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.081%)  route 0.135ns (48.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.596    -0.812    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.135    -0.536    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X65Y2          FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.867    -1.236    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X65Y2          FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]/C
                         clock pessimism              0.440    -0.796    
    SLICE_X65Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.888    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.888    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.081%)  route 0.135ns (48.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.596    -0.812    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.135    -0.536    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X65Y2          FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.867    -1.236    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X65Y2          FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]/C
                         clock pessimism              0.440    -0.796    
    SLICE_X65Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.888    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.888    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.081%)  route 0.135ns (48.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.596    -0.812    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.135    -0.536    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X65Y2          FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.867    -1.236    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X65Y2          FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[8]/C
                         clock pessimism              0.440    -0.796    
    SLICE_X65Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.888    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.888    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.081%)  route 0.135ns (48.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.236ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.596    -0.812    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.135    -0.536    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X65Y2          FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.867    -1.236    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X65Y2          FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[9]/C
                         clock pessimism              0.440    -0.796    
    SLICE_X65Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.888    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.888    
                         arrival time                          -0.536    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.709%)  route 0.243ns (63.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.596    -0.812    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.243    -0.428    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X60Y3          FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.864    -1.239    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X60Y3          FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[2]/C
                         clock pessimism              0.461    -0.778    
    SLICE_X60Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.845    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.845    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.709%)  route 0.243ns (63.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.596    -0.812    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.243    -0.428    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X60Y3          FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.864    -1.239    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X60Y3          FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[4]/C
                         clock pessimism              0.461    -0.778    
    SLICE_X60Y3          FDCE (Remov_fdce_C_CLR)     -0.067    -0.845    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.845    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.709%)  route 0.243ns (63.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns
    Source Clock Delay      (SCD):    -0.812ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.440     0.440    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.596    -0.812    hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/clk_out1
    SLICE_X63Y2          FDPE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y2          FDPE (Prop_fdpe_C_Q)         0.141    -0.671 f  hdmi_colorbar_top_m0/u_rgb2dvi_0/reset_syn/reset_2_reg/Q
                         net (fo=50, routed)          0.243    -0.428    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/AR[0]
    SLICE_X61Y3          FDCE                                         f  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480     0.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=197, routed)         0.864    -1.239    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/clk_out1
    SLICE_X61Y3          FDCE                                         r  hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[3]/C
                         clock pessimism              0.461    -0.778    
    SLICE_X61Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.870    hdmi_colorbar_top_m0/u_rgb2dvi_0/encoder_g/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.870    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.442    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.637ns  (logic 4.167ns (32.977%)  route 8.470ns (67.023%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_reg[24]/Q
                         net (fo=40, routed)          2.946     3.402    exter_io2_OBUF[0]
    SLICE_X32Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.526 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          5.523     9.050    exter_io2_OBUF[1]
    B1                   OBUF (Prop_obuf_I_O)         3.587    12.637 r  exter_io2_OBUF[31]_inst/O
                         net (fo=0)                   0.000    12.637    exter_io2[31]
    B1                                                                r  exter_io2[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.348ns  (logic 4.161ns (33.702%)  route 8.186ns (66.298%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_reg[24]/Q
                         net (fo=40, routed)          2.946     3.402    exter_io2_OBUF[0]
    SLICE_X32Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.526 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          5.240     8.766    exter_io2_OBUF[1]
    B2                   OBUF (Prop_obuf_I_O)         3.581    12.348 r  exter_io2_OBUF[33]_inst/O
                         net (fo=0)                   0.000    12.348    exter_io2[33]
    B2                                                                r  exter_io2[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.181ns  (logic 4.146ns (34.035%)  route 8.035ns (65.965%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_reg[24]/Q
                         net (fo=40, routed)          2.946     3.402    exter_io2_OBUF[0]
    SLICE_X32Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.526 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          5.089     8.615    exter_io2_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         3.566    12.181 r  exter_io2_OBUF[29]_inst/O
                         net (fo=0)                   0.000    12.181    exter_io2[29]
    E1                                                                r  exter_io2[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.895ns  (logic 4.152ns (34.909%)  route 7.742ns (65.091%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_reg[24]/Q
                         net (fo=40, routed)          2.946     3.402    exter_io2_OBUF[0]
    SLICE_X32Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.526 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          4.796     8.322    exter_io2_OBUF[1]
    D2                   OBUF (Prop_obuf_I_O)         3.572    11.895 r  exter_io2_OBUF[25]_inst/O
                         net (fo=0)                   0.000    11.895    exter_io2[25]
    D2                                                                r  exter_io2[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.726ns  (logic 4.135ns (35.263%)  route 7.591ns (64.737%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_reg[24]/Q
                         net (fo=40, routed)          2.946     3.402    exter_io2_OBUF[0]
    SLICE_X32Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.526 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          4.645     8.171    exter_io2_OBUF[1]
    F1                   OBUF (Prop_obuf_I_O)         3.555    11.726 r  exter_io2_OBUF[23]_inst/O
                         net (fo=0)                   0.000    11.726    exter_io2[23]
    F1                                                                r  exter_io2[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.575ns  (logic 4.135ns (35.723%)  route 7.440ns (64.277%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_reg[24]/Q
                         net (fo=40, routed)          2.946     3.402    exter_io2_OBUF[0]
    SLICE_X32Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.526 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          4.494     8.020    exter_io2_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         3.555    11.575 r  exter_io2_OBUF[21]_inst/O
                         net (fo=0)                   0.000    11.575    exter_io2[21]
    E3                                                                r  exter_io2[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.424ns  (logic 4.135ns (36.198%)  route 7.289ns (63.802%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_reg[24]/Q
                         net (fo=40, routed)          2.946     3.402    exter_io2_OBUF[0]
    SLICE_X32Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.526 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          4.343     7.869    exter_io2_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         3.555    11.424 r  exter_io2_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.424    exter_io2[1]
    K1                                                                r  exter_io2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.271ns  (logic 4.133ns (36.671%)  route 7.138ns (63.329%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_reg[24]/Q
                         net (fo=40, routed)          2.946     3.402    exter_io2_OBUF[0]
    SLICE_X32Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.526 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          4.192     7.718    exter_io2_OBUF[1]
    J1                   OBUF (Prop_obuf_I_O)         3.553    11.271 r  exter_io2_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.271    exter_io2[5]
    J1                                                                r  exter_io2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io1[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.126ns  (logic 4.124ns (37.064%)  route 7.002ns (62.936%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_reg[24]/Q
                         net (fo=40, routed)          2.946     3.402    exter_io2_OBUF[0]
    SLICE_X32Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.526 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          4.056     7.582    exter_io2_OBUF[1]
    J14                  OBUF (Prop_obuf_I_O)         3.544    11.126 r  exter_io1_OBUF[31]_inst/O
                         net (fo=0)                   0.000    11.126    exter_io1[31]
    J14                                                               r  exter_io1[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            exter_io2[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.983ns  (logic 4.123ns (37.542%)  route 6.860ns (62.458%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  cnt_reg[24]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cnt_reg[24]/Q
                         net (fo=40, routed)          2.946     3.402    exter_io2_OBUF[0]
    SLICE_X32Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.526 r  exter_io1_OBUF[33]_inst_i_1/O
                         net (fo=34, routed)          3.913     7.440    exter_io2_OBUF[1]
    T3                   OBUF (Prop_obuf_I_O)         3.543    10.983 r  exter_io2_OBUF[27]_inst/O
                         net (fo=0)                   0.000    10.983    exter_io2[27]
    T3                                                                r  exter_io2[27] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    cnt_reg_n_0_[10]
    SLICE_X0Y50          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    cnt_reg[8]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    cnt_reg_n_0_[14]
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    cnt_reg[12]_i_1_n_5
    SLICE_X0Y51          FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  cnt_reg[18]/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[18]/Q
                         net (fo=1, routed)           0.121     0.262    cnt_reg_n_0_[18]
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    cnt_reg[16]_i_1_n_5
    SLICE_X0Y52          FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  cnt_reg[22]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[22]/Q
                         net (fo=1, routed)           0.121     0.262    cnt_reg_n_0_[22]
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    cnt_reg[20]_i_1_n_5
    SLICE_X0Y53          FDRE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    cnt_reg_n_0_[2]
    SLICE_X0Y48          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    cnt_reg[0]_i_1_n_5
    SLICE_X0Y48          FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE                         0.000     0.000 r  cnt_reg[6]/C
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    cnt_reg_n_0_[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    cnt_reg[4]_i_1_n_5
    SLICE_X0Y49          FDRE                                         r  cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE                         0.000     0.000 r  cnt_reg[10]/C
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    cnt_reg_n_0_[10]
    SLICE_X0Y50          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    cnt_reg[8]_i_1_n_4
    SLICE_X0Y50          FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  cnt_reg[14]/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[14]/Q
                         net (fo=1, routed)           0.121     0.262    cnt_reg_n_0_[14]
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    cnt_reg[12]_i_1_n_4
    SLICE_X0Y51          FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  cnt_reg[18]/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[18]/Q
                         net (fo=1, routed)           0.121     0.262    cnt_reg_n_0_[18]
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    cnt_reg[16]_i_1_n_4
    SLICE_X0Y52          FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE                         0.000     0.000 r  cnt_reg[22]/C
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cnt_reg[22]/Q
                         net (fo=1, routed)           0.121     0.262    cnt_reg_n_0_[22]
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    cnt_reg[20]_i_1_n_4
    SLICE_X0Y53          FDRE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_tf_pll
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.152ns  (logic 4.374ns (43.081%)  route 5.778ns (56.919%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          3.096     3.096    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -3.854 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.188    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.092 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.621    -0.471    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X58Y60         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.015 r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/Q
                         net (fo=3, routed)           2.648     2.633    sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done
    SLICE_X1Y48          LUT5 (Prop_lut5_I1_O)        0.150     2.783 r  sd_card_top_m0/sd_card_sec_read_write_m0/o_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.130     5.913    o_led_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         3.768     9.681 r  o_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.681    o_led[0]
    P17                                                               r  o_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.434ns  (logic 4.135ns (43.830%)  route 5.299ns (56.170%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          3.096     3.096    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -3.854 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.188    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.092 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.621    -0.471    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X58Y60         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.456    -0.015 r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/Q
                         net (fo=3, routed)           3.012     2.997    sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.124     3.121 r  sd_card_top_m0/sd_card_sec_read_write_m0/o_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.287     5.408    o_led_OBUF[1]
    V20                  OBUF (Prop_obuf_I_O)         3.555     8.963 r  o_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.963    o_led[1]
    V20                                                               r  o_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card_top_m0/spi_master_m0/MOSI_shift_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 4.205ns (58.575%)  route 2.974ns (41.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          3.096     3.096    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -3.854 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.188    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.092 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.623    -0.469    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X64Y58         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDCE (Prop_fdce_C_Q)         0.478     0.009 r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.974     2.983    lopt
    R4                   OBUF (Prop_obuf_I_O)         3.727     6.709 r  sd_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     6.709    sd_mosi
    R4                                                                r  sd_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_ncs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.050ns  (logic 4.077ns (57.830%)  route 2.973ns (42.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          3.096     3.096    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -3.854 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.188    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.092 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.619    -0.473    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X64Y63         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.518     0.045 r  sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/Q
                         net (fo=1, routed)           2.973     3.018    sd_ncs_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.559     6.577 r  sd_ncs_OBUF_inst/O
                         net (fo=0)                   0.000     6.577    sd_ncs
    T4                                                                r  sd_ncs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card_top_m0/spi_master_m0/DCLK_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_dclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.863ns  (logic 3.989ns (68.033%)  route 1.874ns (31.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          3.096     3.096    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -3.854 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.188    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.092 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.623    -0.469    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X63Y57         FDCE                                         r  sd_card_top_m0/spi_master_m0/DCLK_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.013 r  sd_card_top_m0/spi_master_m0/DCLK_reg_reg/Q
                         net (fo=2, routed)           1.874     1.861    sd_dclk_OBUF
    N5                   OBUF (Prop_obuf_I_O)         3.533     5.394 r  sd_dclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.394    sd_dclk
    N5                                                                r  sd_dclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd_card_top_m0/spi_master_m0/DCLK_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_dclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.375ns (76.499%)  route 0.422ns (23.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.356     1.356    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.003 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.514    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.488 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.590     0.102    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X63Y57         FDCE                                         r  sd_card_top_m0/spi_master_m0/DCLK_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDCE (Prop_fdce_C_Q)         0.141     0.243 r  sd_card_top_m0/spi_master_m0/DCLK_reg_reg/Q
                         net (fo=2, routed)           0.422     0.665    sd_dclk_OBUF
    N5                   OBUF (Prop_obuf_I_O)         1.234     1.899 r  sd_dclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.899    sd_dclk
    N5                                                                r  sd_dclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_ncs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.423ns (61.243%)  route 0.901ns (38.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.356     1.356    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.003 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.514    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.488 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.587     0.099    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X64Y63         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDPE (Prop_fdpe_C_Q)         0.164     0.263 r  sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/Q
                         net (fo=1, routed)           0.901     1.164    sd_ncs_OBUF
    T4                   OBUF (Prop_obuf_I_O)         1.259     2.423 r  sd_ncs_OBUF_inst/O
                         net (fo=0)                   0.000     2.423    sd_ncs
    T4                                                                r  sd_ncs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card_top_m0/spi_master_m0/MOSI_shift_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sd_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.457ns (62.068%)  route 0.891ns (37.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.356     1.356    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.003 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.514    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.488 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.590     0.102    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X64Y58         FDCE                                         r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDCE (Prop_fdce_C_Q)         0.148     0.250 r  sd_card_top_m0/spi_master_m0/MOSI_shift_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.891     1.141    lopt
    R4                   OBUF (Prop_obuf_I_O)         1.309     2.450 r  sd_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     2.450    sd_mosi
    R4                                                                r  sd_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.463ns  (logic 1.441ns (41.619%)  route 2.022ns (58.381%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.356     1.356    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.003 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.514    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.488 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.588     0.100    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X58Y60         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.141     0.241 r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/Q
                         net (fo=3, routed)           1.423     1.664    sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done
    SLICE_X1Y47          LUT5 (Prop_lut5_I1_O)        0.045     1.709 r  sd_card_top_m0/sd_card_sec_read_write_m0/o_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.599     2.308    o_led_OBUF[1]
    V20                  OBUF (Prop_obuf_I_O)         1.255     3.563 r  o_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.563    o_led[1]
    V20                                                               r  o_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.771ns  (logic 1.515ns (40.173%)  route 2.256ns (59.827%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.356     1.356    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.003 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.514    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.488 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.588     0.100    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X58Y60         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDCE (Prop_fdce_C_Q)         0.141     0.241 r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/Q
                         net (fo=3, routed)           1.284     1.525    sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done
    SLICE_X1Y48          LUT5 (Prop_lut5_I1_O)        0.046     1.571 r  sd_card_top_m0/sd_card_sec_read_write_m0/o_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.972     2.543    o_led_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         1.328     3.872 r  o_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.872    o_led[0]
    P17                                                               r  o_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    W19                  IBUF                         0.000    20.000 f  i_clk_IBUF_inst/O
                         net (fo=27, routed)          0.480    20.480    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    17.335 f  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    17.868    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.897 f  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    18.713    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -6.060 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.472    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.926    hdmi_colorbar_top_m0/clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_tf_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tf_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tf_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tf_pll_m0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.029ns (2.110%)  route 1.345ns (97.889%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tf_pll fall edge)
                                                     20.000    20.000 f  
    W19                  IBUF                         0.000    20.000 f  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560    21.560    tf_pll_m0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.141    18.419 f  tf_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    18.953    tf_pll_m0/inst/clkfbout_tf_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    18.982 f  tf_pll_m0/inst/clkf_buf/O
                         net (fo=1, routed)           0.812    19.793    tf_pll_m0/inst/clkfbout_buf_tf_pll
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  tf_pll_m0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tf_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_tf_pll'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tf_pll_m0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 0.091ns (2.917%)  route 3.029ns (97.083%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.325ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652     2.652    tf_pll_m0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.208    -4.556 r  tf_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -2.969    tf_pll_m0/inst/clkfbout_tf_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.878 r  tf_pll_m0/inst/clkf_buf/O
                         net (fo=1, routed)           1.442    -1.436    tf_pll_m0/inst/clkfbout_buf_tf_pll
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  tf_pll_m0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pixel_clk_5x
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            o_hdmi_d_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.350ns  (logic 2.349ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.679    -2.291    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/serial_clk_5x
    OLOGIC_X1Y6          OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y6          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.819 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.818    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_2
    AA8                  OBUFDS (Prop_obufds_I_OB)    1.877     0.060 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS2/OB
                         net (fo=0)                   0.000     0.060    o_hdmi_d_n[2]
    AB8                                                               r  o_hdmi_d_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            o_hdmi_d_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.349ns  (logic 2.348ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.679    -2.291    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/serial_clk_5x
    OLOGIC_X1Y6          OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y6          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.819 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.818    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_2
    AA8                  OBUFDS (Prop_obufds_I_O)     1.876     0.059 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS2/O
                         net (fo=0)                   0.000     0.059    o_hdmi_d_p[2]
    AA8                                                               r  o_hdmi_d_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            o_hdmi_d_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.331ns  (logic 2.330ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.679    -2.291    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/serial_clk_5x
    OLOGIC_X1Y8          OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.819 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.818    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_0
    V9                   OBUFDS (Prop_obufds_I_OB)    1.858     0.041 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS0/OB
                         net (fo=0)                   0.000     0.041    o_hdmi_d_n[0]
    V8                                                                r  o_hdmi_d_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            o_hdmi_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.329ns  (logic 2.328ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.680    -2.290    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/serial_clk_5x
    OLOGIC_X1Y4          OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.818 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.817    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_clk_serial
    Y8                   OBUFDS (Prop_obufds_I_OB)    1.856     0.040 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS3/OB
                         net (fo=0)                   0.000     0.040    o_hdmi_clk_n
    Y7                                                                r  o_hdmi_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            o_hdmi_d_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.330ns  (logic 2.329ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.679    -2.291    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/serial_clk_5x
    OLOGIC_X1Y8          OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.819 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.818    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_0
    V9                   OBUFDS (Prop_obufds_I_O)     1.857     0.040 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS0/O
                         net (fo=0)                   0.000     0.040    o_hdmi_d_p[0]
    V9                                                                r  o_hdmi_d_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            o_hdmi_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.328ns  (logic 2.327ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.680    -2.290    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/serial_clk_5x
    OLOGIC_X1Y4          OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.818 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.817    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_clk_serial
    Y8                   OBUFDS (Prop_obufds_I_O)     1.855     0.039 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS3/O
                         net (fo=0)                   0.000     0.039    o_hdmi_clk_p
    Y8                                                                r  o_hdmi_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            o_hdmi_d_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.319ns  (logic 2.318ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.681    -2.289    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/serial_clk_5x
    OLOGIC_X1Y2          OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.817 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.816    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_1
    W9                   OBUFDS (Prop_obufds_I_OB)    1.846     0.031 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS1/OB
                         net (fo=0)                   0.000     0.031    o_hdmi_d_n[1]
    Y9                                                                r  o_hdmi_d_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            o_hdmi_d_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.318ns  (logic 2.317ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.233     1.233    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.681    -2.289    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/serial_clk_5x
    OLOGIC_X1Y2          OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472    -1.817 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -1.816    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_1
    W9                   OBUFDS (Prop_obufds_I_O)     1.845     0.030 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS1/O
                         net (fo=0)                   0.000     0.030    o_hdmi_d_p[1]
    W9                                                                r  o_hdmi_d_p[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            o_hdmi_d_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.176ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.536    -2.846    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/serial_clk_5x
    OLOGIC_X1Y2          OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.397 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -2.396    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_1
    W9                   OBUFDS (Prop_obufds_I_O)     1.727    -0.669 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS1/O
                         net (fo=0)                   0.000    -0.669    o_hdmi_d_p[1]
    W9                                                                r  o_hdmi_d_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            o_hdmi_d_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.177ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.536    -2.846    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/serial_clk_5x
    OLOGIC_X1Y2          OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.397 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_g/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -2.396    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_1
    W9                   OBUFDS (Prop_obufds_I_OB)    1.728    -0.668 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS1/OB
                         net (fo=0)                   0.000    -0.668    o_hdmi_d_n[1]
    Y9                                                                r  o_hdmi_d_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            o_hdmi_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.187ns  (logic 2.186ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.535    -2.847    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/serial_clk_5x
    OLOGIC_X1Y4          OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.398 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -2.397    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_clk_serial
    Y8                   OBUFDS (Prop_obufds_I_O)     1.737    -0.660 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS3/O
                         net (fo=0)                   0.000    -0.660    o_hdmi_clk_p
    Y8                                                                r  o_hdmi_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            o_hdmi_d_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.534    -2.848    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/serial_clk_5x
    OLOGIC_X1Y8          OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.399 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -2.398    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_0
    V9                   OBUFDS (Prop_obufds_I_O)     1.739    -0.659 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS0/O
                         net (fo=0)                   0.000    -0.659    o_hdmi_d_p[0]
    V9                                                                r  o_hdmi_d_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            o_hdmi_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.535    -2.847    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/serial_clk_5x
    OLOGIC_X1Y4          OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.398 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_clk/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -2.397    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_clk_serial
    Y8                   OBUFDS (Prop_obufds_I_OB)    1.738    -0.659 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS3/OB
                         net (fo=0)                   0.000    -0.659    o_hdmi_clk_n
    Y7                                                                r  o_hdmi_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            o_hdmi_d_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 2.189ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.534    -2.848    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/serial_clk_5x
    OLOGIC_X1Y8          OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.399 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_b/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -2.398    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_0
    V9                   OBUFDS (Prop_obufds_I_OB)    1.740    -0.658 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS0/OB
                         net (fo=0)                   0.000    -0.658    o_hdmi_d_n[0]
    V8                                                                r  o_hdmi_d_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            o_hdmi_d_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.208ns  (logic 2.207ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.534    -2.848    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/serial_clk_5x
    OLOGIC_X1Y6          OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y6          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.399 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -2.398    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_2
    AA8                  OBUFDS (Prop_obufds_I_O)     1.758    -0.640 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS2/O
                         net (fo=0)                   0.000    -0.640    o_hdmi_d_p[2]
    AA8                                                               r  o_hdmi_d_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by pixel_clk_5x  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            o_hdmi_d_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.209ns  (logic 2.208ns (99.955%)  route 0.001ns (0.045%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.172ns
    Phase Error              (PE):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk_5x rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.162     1.162    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  hdmi_colorbar_top_m0/clk_wiz_0/inst/clk_out2_BUFG_inst/O
                         net (fo=8, routed)           1.534    -2.848    hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/serial_clk_5x
    OLOGIC_X1Y6          OSERDESE2                                    r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y6          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.449    -2.399 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/serializer_r/OSERDESE2_Master/OQ
                         net (fo=1, routed)           0.001    -2.398    hdmi_colorbar_top_m0/u_rgb2dvi_0/tmds_data_serial_2
    AA8                  OBUFDS (Prop_obufds_I_OB)    1.759    -0.639 r  hdmi_colorbar_top_m0/u_rgb2dvi_0/TMDS2/OB
                         net (fo=0)                   0.000    -0.639    o_hdmi_d_n[2]
    AB8                                                               r  o_hdmi_d_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_tf_pll

Max Delay           107 Endpoints
Min Delay           107 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.179ns  (logic 1.607ns (22.387%)  route 5.572ns (77.613%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.780     3.263    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.387 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         3.792     7.179    sd_card_top_m0/sd_card_cmd_m0/AR[0]
    SLICE_X61Y66         FDCE                                         f  sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652     2.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.556 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -2.969    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.878 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.498    -1.380    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y66         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/wr_data_cnt_reg[6]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.169ns  (logic 1.607ns (22.416%)  route 5.562ns (77.584%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.780     3.263    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.387 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         3.782     7.169    sd_card_top_m0/sd_card_cmd_m0/AR[0]
    SLICE_X63Y63         FDCE                                         f  sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652     2.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.556 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -2.969    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.878 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.501    -1.377    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X63Y63         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_reg/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.888ns  (logic 1.607ns (23.331%)  route 5.281ns (76.669%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.780     3.263    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.387 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         3.501     6.888    sd_card_top_m0/sd_card_cmd_m0/AR[0]
    SLICE_X61Y65         FDCE                                         f  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652     2.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.556 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -2.969    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.878 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.499    -1.379    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y65         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[10]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.888ns  (logic 1.607ns (23.331%)  route 5.281ns (76.669%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.780     3.263    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.387 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         3.501     6.888    sd_card_top_m0/sd_card_cmd_m0/AR[0]
    SLICE_X61Y65         FDCE                                         f  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652     2.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.556 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -2.969    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.878 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.499    -1.379    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y65         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[11]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.888ns  (logic 1.607ns (23.331%)  route 5.281ns (76.669%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.780     3.263    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.387 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         3.501     6.888    sd_card_top_m0/sd_card_cmd_m0/AR[0]
    SLICE_X61Y65         FDCE                                         f  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652     2.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.556 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -2.969    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.878 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.499    -1.379    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y65         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[12]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.888ns  (logic 1.607ns (23.331%)  route 5.281ns (76.669%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.780     3.263    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.387 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         3.501     6.888    sd_card_top_m0/sd_card_cmd_m0/AR[0]
    SLICE_X61Y65         FDCE                                         f  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652     2.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.556 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -2.969    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.878 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.499    -1.379    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y65         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[13]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.888ns  (logic 1.607ns (23.331%)  route 5.281ns (76.669%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.780     3.263    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.387 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         3.501     6.888    sd_card_top_m0/sd_card_cmd_m0/AR[0]
    SLICE_X61Y65         FDCE                                         f  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652     2.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.556 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -2.969    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.878 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.499    -1.379    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y65         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[14]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.888ns  (logic 1.607ns (23.331%)  route 5.281ns (76.669%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.780     3.263    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.387 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         3.501     6.888    sd_card_top_m0/sd_card_cmd_m0/AR[0]
    SLICE_X61Y65         FDCE                                         f  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652     2.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.556 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -2.969    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.878 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.499    -1.379    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y65         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[9]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.872ns  (logic 1.607ns (23.387%)  route 5.265ns (76.613%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.780     3.263    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.387 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         3.485     6.872    sd_card_top_m0/sd_card_cmd_m0/AR[0]
    SLICE_X64Y63         FDPE                                         f  sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652     2.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.556 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -2.969    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.878 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.501    -1.377    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X64Y63         FDPE                                         r  sd_card_top_m0/sd_card_cmd_m0/CS_reg_reg/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.740ns  (logic 1.607ns (23.845%)  route 5.133ns (76.155%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.376ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           1.780     3.263    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.124     3.387 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         3.353     6.740    sd_card_top_m0/sd_card_cmd_m0/AR[0]
    SLICE_X61Y64         FDCE                                         f  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          2.652     2.652    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -4.556 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -2.969    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.878 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         1.500    -1.378    sd_card_top_m0/sd_card_cmd_m0/clk_out1
    SLICE_X61Y64         FDCE                                         r  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd_miso
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/MISO_shift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.808ns  (logic 0.290ns (35.838%)  route 0.518ns (64.162%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  sd_miso (IN)
                         net (fo=0)                   0.000     0.000    sd_miso
    P6                   IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sd_miso_IBUF_inst/O
                         net (fo=1, routed)           0.518     0.763    sd_card_top_m0/spi_master_m0/sd_miso_IBUF
    SLICE_X65Y60         LUT3 (Prop_lut3_I0_O)        0.045     0.808 r  sd_card_top_m0/spi_master_m0/MISO_shift[0]_i_1/O
                         net (fo=1, routed)           0.000     0.808    sd_card_top_m0/spi_master_m0/MISO_shift[0]_i_1_n_0
    SLICE_X65Y60         FDCE                                         r  sd_card_top_m0/spi_master_m0/MISO_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -0.159    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X65Y60         FDCE                                         r  sd_card_top_m0/spi_master_m0/MISO_shift_reg[0]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/CLR
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.173ns  (logic 0.296ns (13.615%)  route 1.877ns (86.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           0.741     0.992    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.045     1.037 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         1.136     2.173    sd_card_top_m0/sd_card_sec_read_write_m0/AR[0]
    SLICE_X58Y60         FDCE                                         f  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.858    -0.161    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X58Y60         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/sd_init_done_reg/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.240ns  (logic 0.296ns (13.211%)  route 1.944ns (86.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           0.741     0.992    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.045     1.037 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         1.203     2.240    sd_card_top_m0/sd_card_sec_read_write_m0/AR[0]
    SLICE_X59Y61         FDCE                                         f  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.858    -0.161    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y61         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.240ns  (logic 0.296ns (13.211%)  route 1.944ns (86.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           0.741     0.992    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.045     1.037 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         1.203     2.240    sd_card_top_m0/sd_card_sec_read_write_m0/AR[0]
    SLICE_X59Y61         FDCE                                         f  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.858    -0.161    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X59Y61         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[3]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.244ns  (logic 0.296ns (13.186%)  route 1.948ns (86.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           0.741     0.992    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.045     1.037 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         1.207     2.244    sd_card_top_m0/sd_card_sec_read_write_m0/AR[0]
    SLICE_X58Y61         FDCE                                         f  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.858    -0.161    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X58Y61         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.244ns  (logic 0.296ns (13.186%)  route 1.948ns (86.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           0.741     0.992    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.045     1.037 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         1.207     2.244    sd_card_top_m0/sd_card_sec_read_write_m0/AR[0]
    SLICE_X58Y61         FDCE                                         f  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.858    -0.161    sd_card_top_m0/sd_card_sec_read_write_m0/clk_out1
    SLICE_X58Y61         FDCE                                         r  sd_card_top_m0/sd_card_sec_read_write_m0/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/clk_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.293ns  (logic 0.296ns (12.906%)  route 1.997ns (87.094%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           0.741     0.992    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.045     1.037 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         1.256     2.293    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X63Y60         FDCE                                         f  sd_card_top_m0/spi_master_m0/clk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -0.159    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X63Y60         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_cnt_reg[10]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/clk_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.293ns  (logic 0.296ns (12.906%)  route 1.997ns (87.094%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           0.741     0.992    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.045     1.037 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         1.256     2.293    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X63Y60         FDCE                                         f  sd_card_top_m0/spi_master_m0/clk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -0.159    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X63Y60         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_cnt_reg[11]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/clk_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.293ns  (logic 0.296ns (12.906%)  route 1.997ns (87.094%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           0.741     0.992    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.045     1.037 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         1.256     2.293    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X63Y60         FDCE                                         f  sd_card_top_m0/spi_master_m0/clk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -0.159    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X63Y60         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_cnt_reg[8]/C

Slack:                    inf
  Source:                 i_key[0]
                            (input port)
  Destination:            sd_card_top_m0/spi_master_m0/clk_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_tf_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.293ns  (logic 0.296ns (12.906%)  route 1.997ns (87.094%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  i_key[0] (IN)
                         net (fo=0)                   0.000     0.000    i_key[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  i_key_IBUF[0]_inst/O
                         net (fo=2, routed)           0.741     0.992    sd_card_top_m0/sd_card_cmd_m0/i_key_IBUF[0]
    SLICE_X1Y48          LUT1 (Prop_lut1_I0_O)        0.045     1.037 f  sd_card_top_m0/sd_card_cmd_m0/FSM_sequential_state[3]_i_3/O
                         net (fo=106, routed)         1.256     2.293    sd_card_top_m0/spi_master_m0/AR[0]
    SLICE_X63Y60         FDCE                                         f  sd_card_top_m0/spi_master_m0/clk_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_tf_pll rise edge)
                                                      0.000     0.000 r  
    W19                  IBUF                         0.000     0.000 r  i_clk_IBUF_inst/O
                         net (fo=27, routed)          1.560     1.560    tf_pll_m0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -1.581 r  tf_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.047    tf_pll_m0/inst/clk_out1_tf_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.018 r  tf_pll_m0/inst/clkout1_buf/O
                         net (fo=106, routed)         0.860    -0.159    sd_card_top_m0/spi_master_m0/clk_out1
    SLICE_X63Y60         FDCE                                         r  sd_card_top_m0/spi_master_m0/clk_cnt_reg[9]/C





