****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 50
        -report_by scenario
Design : vlsu_cam_top
Version: U-2022.12
Date   : Sun Jul 16 19:09:54 2023
****************************************
Information: Timer using 'PrimeTime Delay Calculation, SI, Timing Window Analysis'. (TIM-050)

  Startpoint: asic_model_gen.memory_core/word[16].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6601 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.13      0.63

  asic_model_gen.memory_core/word[16].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.63 f
  asic_model_gen.memory_core/word[16].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.66 f
  asic_model_gen.memory_core/U6601/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.13      0.63
  asic_model_gen.memory_core/U6601/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.63 f
  clock uncertainty                                0.03      0.66
  library hold time                                0.00      0.66
  data required time                                         0.66
  ------------------------------------------------------------------------
  data required time                                         0.66
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: asic_model_gen.memory_core/word[24].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6609 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.13      0.63

  asic_model_gen.memory_core/word[24].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.63 f
  asic_model_gen.memory_core/word[24].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.04      0.66 f
  asic_model_gen.memory_core/U6609/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.13      0.63
  asic_model_gen.memory_core/U6609/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.63 f
  clock uncertainty                                0.03      0.66
  library hold time                                0.00      0.66
  data required time                                         0.66
  ------------------------------------------------------------------------
  data required time                                         0.66
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: asic_model_gen.memory_core/word[21].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6606 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.13      0.63

  asic_model_gen.memory_core/word[21].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.63 f
  asic_model_gen.memory_core/word[21].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.66 f
  asic_model_gen.memory_core/U6606/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.13      0.63
  asic_model_gen.memory_core/U6606/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.63 f
  clock uncertainty                                0.03      0.66
  library hold time                                0.00      0.66
  data required time                                         0.66
  ------------------------------------------------------------------------
  data required time                                         0.66
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.00



  Startpoint: asic_model_gen.memory_core/word[22].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6607 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59

  asic_model_gen.memory_core/word[22].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.59 f
  asic_model_gen.memory_core/word[22].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.04      0.63 f
  asic_model_gen.memory_core/U6607/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.63 f
  data arrival time                                          0.63

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U6607/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  clock uncertainty                                0.03      0.62
  library hold time                                0.00      0.62
  data required time                                         0.62
  ------------------------------------------------------------------------
  data required time                                         0.62
  data arrival time                                         -0.63
  ------------------------------------------------------------------------
  slack (MET)                                                0.01



  Startpoint: asic_model_gen.memory_core/word[19].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6604 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.13      0.63

  asic_model_gen.memory_core/word[19].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.63 f
  asic_model_gen.memory_core/word[19].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.02      0.65 f
  asic_model_gen.memory_core/ropt_h_inst_1997/X (HDBSLT20_BUF_0P5)
                                                   0.03      0.68 f
  asic_model_gen.memory_core/U6604/A2 (HDBSLT20_AN2_1)
                                                  -0.01      0.67 f
  data arrival time                                          0.67

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.13      0.63
  asic_model_gen.memory_core/U6604/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.63 f
  clock uncertainty                                0.03      0.66
  library hold time                                0.00      0.66
  data required time                                         0.66
  ------------------------------------------------------------------------
  data required time                                         0.66
  data arrival time                                         -0.67
  ------------------------------------------------------------------------
  slack (MET)                                                0.01



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: match_reg[0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.11 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.16 r
  asic_model_gen.memory_core/U4208/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.18 f
  asic_model_gen.memory_core/U306/X (HDBSLT20_ND3_0P75)
                                                   0.01      0.19 r
  asic_model_gen.memory_core/U74/X (HDBSLT20_NR4_3)
                                                   0.01      0.20 f
  U3692/X (HDBSLT20_ND2_MM_1)                      0.02      0.22 r
  U2745/X (HDBSLT20_ND4_0P5)                       0.05      0.27 f
  U4255/X (HDBSLT20_NR3_0P75)                      0.01      0.28 r
  U4256/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.30 f
  match_reg[0]/D (HDBSLT20_FDPRBQ_V2_1)            0.00      0.30 f
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  match_reg[0]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: asic_model_gen.memory_core/word[20].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6605 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.13      0.63

  asic_model_gen.memory_core/word[20].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.63 f
  asic_model_gen.memory_core/word[20].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.04      0.67 f
  asic_model_gen.memory_core/U6605/A2 (HDBSLT20_AN2_1)
                                                  -0.01      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U6605/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  clock uncertainty                                0.03      0.62
  library hold time                                0.00      0.62
  data required time                                         0.62
  ------------------------------------------------------------------------
  data required time                                         0.62
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: asic_model_gen.memory_core/word[23].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6608 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.13      0.63

  asic_model_gen.memory_core/word[23].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.63 f
  asic_model_gen.memory_core/word[23].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.66 f
  asic_model_gen.memory_core/U6608/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U6608/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  clock uncertainty                                0.03      0.62
  library hold time                                0.00      0.62
  data required time                                         0.62
  ------------------------------------------------------------------------
  data required time                                         0.62
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: asic_model_gen.memory_core/word[17].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6602 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.13      0.63

  asic_model_gen.memory_core/word[17].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.63 f
  asic_model_gen.memory_core/word[17].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.04      0.66 f
  asic_model_gen.memory_core/U6602/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U6602/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  clock uncertainty                                0.03      0.62
  library hold time                                0.00      0.62
  data required time                                         0.62
  ------------------------------------------------------------------------
  data required time                                         0.62
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: asic_model_gen.memory_core/word[25].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6610 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.13      0.63

  asic_model_gen.memory_core/word[25].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.63 f
  asic_model_gen.memory_core/word[25].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.04      0.66 f
  asic_model_gen.memory_core/U6610/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U6610/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  clock uncertainty                                0.03      0.62
  library hold time                                0.00      0.62
  data required time                                         0.62
  ------------------------------------------------------------------------
  data required time                                         0.62
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.11 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.16 r
  asic_model_gen.memory_core/U4208/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.18 f
  asic_model_gen.memory_core/U306/X (HDBSLT20_ND3_0P75)
                                                   0.01      0.19 r
  asic_model_gen.memory_core/U74/X (HDBSLT20_NR4_3)
                                                   0.01      0.20 f
  U3692/X (HDBSLT20_ND2_MM_1)                      0.02      0.22 r
  U2745/X (HDBSLT20_ND4_0P5)                       0.05      0.27 f
  U4255/X (HDBSLT20_NR3_0P75)                      0.01      0.28 r
  U4256/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.30 f
  U2349/X (HDBSLT20_AN3B_0P5)                      0.02      0.31 f
  mdata_reg[0][0]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.31 f
  data arrival time                                          0.31

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[0][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.31
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: match_reg[0] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  arst_n (in)                                      0.00      0.34 r
  match_reg[0]/RD (HDBSLT20_FDPRBQ_V2_1)           0.00      0.34 r
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  match_reg[0]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.03      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[0][3] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  arst_n (in)                                      0.00      0.34 r
  mdata_reg[0][3]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.34 r
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[0][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.03      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[0][4] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  arst_n (in)                                      0.00      0.34 r
  mdata_reg[0][4]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.34 r
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[0][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.03      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[0][2] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  arst_n (in)                                      0.00      0.34 r
  mdata_reg[0][2]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.34 r
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[0][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.03      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[0][1] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  arst_n (in)                                      0.00      0.34 r
  mdata_reg[0][1]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.34 r
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[0][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.03      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[1][3] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  arst_n (in)                                      0.00      0.34 r
  mdata_reg[1][3]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.34 r
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[1][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.03      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[1][1] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  arst_n (in)                                      0.00      0.34 r
  mdata_reg[1][1]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.34 r
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[1][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.03      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[0][0] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  arst_n (in)                                      0.00      0.34 r
  mdata_reg[0][0]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.34 r
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[0][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.03      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: match_reg[1] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  arst_n (in)                                      0.00      0.34 r
  match_reg[1]/RD (HDBSLT20_FDPRBQ_V2_1)           0.00      0.34 r
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  match_reg[1]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.03      0.28
  data required time                                         0.28
  ------------------------------------------------------------------------
  data required time                                         0.28
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.11 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.16 r
  asic_model_gen.memory_core/U4208/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.18 f
  asic_model_gen.memory_core/U306/X (HDBSLT20_ND3_0P75)
                                                   0.01      0.19 r
  asic_model_gen.memory_core/U74/X (HDBSLT20_NR4_3)
                                                   0.01      0.20 f
  U3692/X (HDBSLT20_ND2_MM_1)                      0.02      0.22 r
  U2745/X (HDBSLT20_ND4_0P5)                       0.05      0.27 f
  U4255/X (HDBSLT20_NR3_0P75)                      0.01      0.28 r
  U4256/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.30 f
  U4280/X (HDBSLT20_INV_0P75)                      0.02      0.31 r
  U2347/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.33 f
  mdata_reg[0][1]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.33 f
  data arrival time                                          0.33

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[0][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.33
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.11 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.16 r
  asic_model_gen.memory_core/U4208/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.18 f
  asic_model_gen.memory_core/U306/X (HDBSLT20_ND3_0P75)
                                                   0.01      0.19 r
  asic_model_gen.memory_core/U74/X (HDBSLT20_NR4_3)
                                                   0.01      0.20 f
  U3692/X (HDBSLT20_ND2_MM_1)                      0.02      0.22 r
  U2745/X (HDBSLT20_ND4_0P5)                       0.05      0.27 f
  U4255/X (HDBSLT20_NR3_0P75)                      0.01      0.28 r
  U4256/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.30 f
  U4280/X (HDBSLT20_INV_0P75)                      0.02      0.31 r
  U4310/X (HDBSLT20_NR2_MM_1)                      0.01      0.33 f
  mdata_reg[0][4]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.33 f
  data arrival time                                          0.33

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[0][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.33
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.11 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.16 r
  asic_model_gen.memory_core/U4208/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.18 f
  asic_model_gen.memory_core/U306/X (HDBSLT20_ND3_0P75)
                                                   0.01      0.19 r
  asic_model_gen.memory_core/U74/X (HDBSLT20_NR4_3)
                                                   0.01      0.20 f
  U3692/X (HDBSLT20_ND2_MM_1)                      0.02      0.22 r
  U2745/X (HDBSLT20_ND4_0P5)                       0.05      0.27 f
  U4255/X (HDBSLT20_NR3_0P75)                      0.01      0.28 r
  U4256/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.30 f
  U4280/X (HDBSLT20_INV_0P75)                      0.02      0.31 r
  U4290/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.33 f
  mdata_reg[0][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.33 f
  data arrival time                                          0.33

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[0][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.33
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.11 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.16 r
  asic_model_gen.memory_core/U4208/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.18 f
  asic_model_gen.memory_core/U306/X (HDBSLT20_ND3_0P75)
                                                   0.01      0.19 r
  asic_model_gen.memory_core/U74/X (HDBSLT20_NR4_3)
                                                   0.01      0.20 f
  U3692/X (HDBSLT20_ND2_MM_1)                      0.02      0.22 r
  U2745/X (HDBSLT20_ND4_0P5)                       0.05      0.27 f
  U4255/X (HDBSLT20_NR3_0P75)                      0.01      0.28 r
  U4256/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.30 f
  U4280/X (HDBSLT20_INV_0P75)                      0.02      0.31 r
  U4285/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.33 f
  mdata_reg[0][2]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.33 f
  data arrival time                                          0.33

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  mdata_reg[0][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                                0.01      0.26
  data required time                                         0.26
  ------------------------------------------------------------------------
  data required time                                         0.26
  data arrival time                                         -0.33
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[2][0] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  arst_n (in)                                      0.00      0.34 r
  mdata_reg[2][0]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.34 r
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.21      0.21
  mdata_reg[2][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.21 r
  clock uncertainty                                0.03      0.24
  library hold time                                0.03      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[1][4] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  arst_n (in)                                      0.00      0.34 r
  mdata_reg[1][4]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.34 r
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.21      0.21
  mdata_reg[1][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.21 r
  clock uncertainty                                0.03      0.24
  library hold time                                0.03      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: match_reg[2] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  arst_n (in)                                      0.00      0.34 r
  match_reg[2]/RD (HDBSLT20_FDPRBQ_V2_1)           0.00      0.34 r
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.21      0.21
  match_reg[2]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.21 r
  clock uncertainty                                0.03      0.24
  library hold time                                0.03      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[2][4] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  arst_n (in)                                      0.00      0.34 r
  mdata_reg[2][4]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.34 r
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.21      0.21
  mdata_reg[2][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.21 r
  clock uncertainty                                0.03      0.24
  library hold time                                0.03      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[2][3] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  arst_n (in)                                      0.00      0.34 r
  mdata_reg[2][3]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.34 r
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.21      0.21
  mdata_reg[2][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.21 r
  clock uncertainty                                0.03      0.24
  library hold time                                0.03      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: arst_n (input port clocked by clk_core)
  Endpoint: mdata_reg[2][2] (removal check against rising-edge clock clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: I2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.04      0.04
  input external delay                             0.30      0.34 r
  arst_n (in)                                      0.00      0.34 r
  mdata_reg[2][2]/RD (HDBSLT20_FDPRBQ_V2_1)        0.00      0.34 r
  data arrival time                                          0.34

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.21      0.21
  mdata_reg[2][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.21 r
  clock uncertainty                                0.03      0.24
  library hold time                                0.03      0.27
  data required time                                         0.27
  ------------------------------------------------------------------------
  data required time                                         0.27
  data arrival time                                         -0.34
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: match_reg[1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.11      0.11

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.11 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.05      0.16 f
  asic_model_gen.memory_core/U1294/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.17 r
  asic_model_gen.memory_core/U287/X (HDBSLT20_ND3_0P75)
                                                   0.02      0.19 f
  asic_model_gen.memory_core/U12/X (HDBSLT20_NR4_1)
                                                   0.05      0.24 r
  U3222/X (HDBSLT20_ND2_MM_3)                      0.02      0.26 f
  U3037/X (HDBSLT20_ND4_0P5)                       0.01      0.27 r
  U2879/X (HDBSLT20_NR4_0P5)                       0.01      0.28 f
  U2772/X (HDBSLT20_ND4_0P5)                       0.02      0.30 r
  U3244/X (HDBSLT20_NR3_0P75)                      0.02      0.31 f
  U3245/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.32 r
  match_reg[1]/D (HDBSLT20_FDPRBQ_V2_1)            0.00      0.32 r
  data arrival time                                          0.32

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.22      0.22
  match_reg[1]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.22 r
  clock uncertainty                                0.03      0.25
  library hold time                               -0.00      0.25
  data required time                                         0.25
  ------------------------------------------------------------------------
  data required time                                         0.25
  data arrival time                                         -0.32
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6616 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.16      0.66

  asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.66 f
  asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.04      0.70 f
  asic_model_gen.memory_core/U6616/A2 (HDBSLT20_AN2_1)
                                                  -0.01      0.70 f
  data arrival time                                          0.70

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.08      0.58
  asic_model_gen.memory_core/U6616/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.58 f
  clock uncertainty                                0.03      0.61
  library hold time                                0.00      0.61
  data required time                                         0.61
  ------------------------------------------------------------------------
  data required time                                         0.61
  data arrival time                                         -0.70
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[29].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.23 f
  U3609/X (HDBSLT20_ND3_0P75)                      0.02      0.26 r
  U3647/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.28 f
  asic_model_gen.memory_core/word[29].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.27 f
  data arrival time                                          0.27

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  asic_model_gen.memory_core/word[29].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.18 r
  clock uncertainty                                0.03      0.21
  library hold time                               -0.02      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.27
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.memory_core/word[26].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6611 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.16      0.66

  asic_model_gen.memory_core/word[26].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.66 f
  asic_model_gen.memory_core/word[26].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.04      0.70 f
  asic_model_gen.memory_core/U6611/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.70 f
  data arrival time                                          0.70

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.08      0.58
  asic_model_gen.memory_core/U6611/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.58 f
  clock uncertainty                                0.03      0.61
  library hold time                                0.00      0.61
  data required time                                         0.61
  ------------------------------------------------------------------------
  data required time                                         0.61
  data arrival time                                         -0.70
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[7].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.23 r
  U3619/X (HDBSLT20_ND3_0P75)                      0.05      0.29 f
  U3620/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.30 r
  asic_model_gen.memory_core/word[7].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  asic_model_gen.memory_core/word[7].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.19 r
  clock uncertainty                                0.03      0.22
  library hold time                               -0.01      0.21
  data required time                                         0.21
  ------------------------------------------------------------------------
  data required time                                         0.21
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[5].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.23 r
  U3619/X (HDBSLT20_ND3_0P75)                      0.05      0.29 f
  U3650/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.30 r
  asic_model_gen.memory_core/word[5].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  asic_model_gen.memory_core/word[5].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.19 r
  clock uncertainty                                0.03      0.22
  library hold time                               -0.01      0.21
  data required time                                         0.21
  ------------------------------------------------------------------------
  data required time                                         0.21
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.23 f
  U3609/X (HDBSLT20_ND3_0P75)                      0.02      0.26 r
  U3628/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.28 f
  asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.28 f
  data arrival time                                          0.28

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.18 r
  clock uncertainty                                0.03      0.21
  library hold time                               -0.02      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[15].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6600 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.18      0.68

  asic_model_gen.memory_core/word[15].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.68 f
  asic_model_gen.memory_core/word[15].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.04      0.72 f
  asic_model_gen.memory_core/U6600/A2 (HDBSLT20_AN2_1)
                                                  -0.01      0.71 f
  data arrival time                                          0.71

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U6600/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  clock uncertainty                                0.03      0.62
  library hold time                                0.00      0.62
  data required time                                         0.62
  ------------------------------------------------------------------------
  data required time                                         0.62
  data arrival time                                         -0.71
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.23 f
  U3609/X (HDBSLT20_ND3_0P75)                      0.02      0.26 r
  U3638/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.28 f
  asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.28 f
  data arrival time                                          0.28

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.18 r
  clock uncertainty                                0.03      0.21
  library hold time                               -0.02      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[18].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.23 f
  U3611/X (HDBSLT20_ND2_MM_0P5)                    0.03      0.26 r
  U3634/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.28 f
  asic_model_gen.memory_core/word[18].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.28 f
  data arrival time                                          0.28

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  asic_model_gen.memory_core/word[18].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.18 r
  clock uncertainty                                0.03      0.21
  library hold time                               -0.02      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[18].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6603 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.18      0.68

  asic_model_gen.memory_core/word[18].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.68 f
  asic_model_gen.memory_core/word[18].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.04      0.71 f
  asic_model_gen.memory_core/U6603/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.71 f
  data arrival time                                          0.71

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U6603/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  clock uncertainty                                0.03      0.62
  library hold time                                0.00      0.62
  data required time                                         0.62
  ------------------------------------------------------------------------
  data required time                                         0.62
  data arrival time                                         -0.71
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[2].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.decoder/addr_ff_reg[0][1]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.decoder/addr_ff_reg[0][1]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.23 r
  ctmTdsLR_1_634/X (HDBSLT20_ND3B_1)               0.07      0.29 f
  U3625/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.30 r
  asic_model_gen.memory_core/word[2].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  asic_model_gen.memory_core/word[2].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.19 r
  clock uncertainty                                0.03      0.22
  library hold time                               -0.01      0.21
  data required time                                         0.21
  ------------------------------------------------------------------------
  data required time                                         0.21
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.decoder/addr_ff_reg[0][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.decoder/addr_ff_reg[0][3]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.24 f
  U3629/X (HDBSLT20_ND3_0P75)                      0.03      0.27 r
  U3646/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.28 f
  asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.28 f
  data arrival time                                          0.28

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.18 r
  clock uncertainty                                0.03      0.21
  library hold time                               -0.02      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[14].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.decoder/addr_ff_reg[0][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.decoder/addr_ff_reg[0][3]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.24 f
  U3629/X (HDBSLT20_ND3_0P75)                      0.03      0.27 r
  U3631/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.28 f
  asic_model_gen.memory_core/word[14].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.28 f
  data arrival time                                          0.28

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  asic_model_gen.memory_core/word[14].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.18 r
  clock uncertainty                                0.03      0.21
  library hold time                               -0.02      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6598 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.18      0.68

  asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.68 f
  asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.04      0.71 f
  asic_model_gen.memory_core/U6598/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.71 f
  data arrival time                                          0.71

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U6598/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  clock uncertainty                                0.03      0.62
  library hold time                                0.00      0.62
  data required time                                         0.62
  ------------------------------------------------------------------------
  data required time                                         0.62
  data arrival time                                         -0.71
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[14].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6599 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.18      0.68

  asic_model_gen.memory_core/word[14].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.68 f
  asic_model_gen.memory_core/word[14].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.04      0.71 f
  asic_model_gen.memory_core/U6599/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.71 f
  data arrival time                                          0.71

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.09      0.59
  asic_model_gen.memory_core/U6599/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.59 f
  clock uncertainty                                0.03      0.62
  library hold time                                0.00      0.62
  data required time                                         0.62
  ------------------------------------------------------------------------
  data required time                                         0.62
  data arrival time                                         -0.71
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[15].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.decoder/addr_ff_reg[0][3]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.decoder/addr_ff_reg[0][3]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.24 f
  U3629/X (HDBSLT20_ND3_0P75)                      0.03      0.27 r
  U3630/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.29 f
  asic_model_gen.memory_core/word[15].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.28 f
  data arrival time                                          0.28

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  asic_model_gen.memory_core/word[15].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.18 r
  clock uncertainty                                0.03      0.21
  library hold time                               -0.02      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][0] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[1].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.decoder/addr_ff_reg[0][0]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.decoder/addr_ff_reg[0][0]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.23 r
  U3644/X (HDBSLT20_ND3B_1)                        0.08      0.30 f
  U3645/X (HDBSLT20_NR2_MM_0P5)                   -0.00      0.30 r
  asic_model_gen.memory_core/word[1].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.30 r
  data arrival time                                          0.30

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  asic_model_gen.memory_core/word[1].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.19 r
  clock uncertainty                                0.03      0.22
  library hold time                               -0.01      0.21
  data required time                                         0.21
  ------------------------------------------------------------------------
  data required time                                         0.21
  data arrival time                                         -0.30
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6612 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.17      0.67

  asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.67 f
  asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.70 f
  asic_model_gen.memory_core/U6612/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.70 f
  data arrival time                                          0.70

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.08      0.58
  asic_model_gen.memory_core/U6612/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.58 f
  clock uncertainty                                0.03      0.61
  library hold time                                0.00      0.61
  data required time                                         0.61
  ------------------------------------------------------------------------
  data required time                                         0.61
  data arrival time                                         -0.70
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[6].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: slow_corner
  Scenario: SS_maxRC
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.17 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.06      0.23 f
  U3619/X (HDBSLT20_ND3_0P75)                      0.03      0.26 r
  U3632/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.29 f
  asic_model_gen.memory_core/word[6].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.28 f
  data arrival time                                          0.28

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.19      0.19
  asic_model_gen.memory_core/word[6].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.19 r
  clock uncertainty                                0.03      0.22
  library hold time                               -0.03      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.28
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[16].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6601 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60

  asic_model_gen.memory_core/word[16].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.60 f
  asic_model_gen.memory_core/word[16].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.02      0.63 f
  asic_model_gen.memory_core/U6601/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.63 f
  data arrival time                                          0.63

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60
  asic_model_gen.memory_core/U6601/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.60 f
  library hold time                                0.00      0.60
  data required time                                         0.60
  ------------------------------------------------------------------------
  data required time                                         0.60
  data arrival time                                         -0.63
  ------------------------------------------------------------------------
  slack (MET)                                                0.02



  Startpoint: asic_model_gen.memory_core/word[24].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6609 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60

  asic_model_gen.memory_core/word[24].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.60 f
  asic_model_gen.memory_core/word[24].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.63 f
  asic_model_gen.memory_core/U6609/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.63 f
  data arrival time                                          0.63

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60
  asic_model_gen.memory_core/U6609/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.60 f
  library hold time                                0.00      0.60
  data required time                                         0.60
  ------------------------------------------------------------------------
  data required time                                         0.60
  data arrival time                                         -0.63
  ------------------------------------------------------------------------
  slack (MET)                                                0.02



  Startpoint: asic_model_gen.memory_core/word[21].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6606 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60

  asic_model_gen.memory_core/word[21].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.60 f
  asic_model_gen.memory_core/word[21].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.02      0.63 f
  asic_model_gen.memory_core/U6606/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.63 f
  data arrival time                                          0.63

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60
  asic_model_gen.memory_core/U6606/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.60 f
  library hold time                                0.00      0.60
  data required time                                         0.60
  ------------------------------------------------------------------------
  data required time                                         0.60
  data arrival time                                         -0.63
  ------------------------------------------------------------------------
  slack (MET)                                                0.02



  Startpoint: asic_model_gen.memory_core/word[22].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6607 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.07      0.57

  asic_model_gen.memory_core/word[22].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.57 f
  asic_model_gen.memory_core/word[22].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.60 f
  asic_model_gen.memory_core/U6607/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.60 f
  data arrival time                                          0.60

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.08      0.58
  asic_model_gen.memory_core/U6607/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.58 f
  library hold time                                0.00      0.58
  data required time                                         0.58
  ------------------------------------------------------------------------
  data required time                                         0.58
  data arrival time                                         -0.60
  ------------------------------------------------------------------------
  slack (MET)                                                0.02



  Startpoint: asic_model_gen.memory_core/word[19].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6604 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60

  asic_model_gen.memory_core/word[19].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.60 f
  asic_model_gen.memory_core/word[19].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.02      0.62 f
  asic_model_gen.memory_core/ropt_h_inst_1997/X (HDBSLT20_BUF_0P5)
                                                   0.02      0.64 f
  asic_model_gen.memory_core/U6604/A2 (HDBSLT20_AN2_1)
                                                  -0.01      0.63 f
  data arrival time                                          0.63

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60
  asic_model_gen.memory_core/U6604/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.60 f
  library hold time                                0.00      0.60
  data required time                                         0.60
  ------------------------------------------------------------------------
  data required time                                         0.60
  data arrival time                                         -0.63
  ------------------------------------------------------------------------
  slack (MET)                                                0.03



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: match_reg[0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.12 r
  asic_model_gen.memory_core/U4208/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.13 f
  asic_model_gen.memory_core/U306/X (HDBSLT20_ND3_0P75)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/U74/X (HDBSLT20_NR4_3)
                                                   0.01      0.15 f
  U3692/X (HDBSLT20_ND2_MM_1)                      0.02      0.17 r
  U2745/X (HDBSLT20_ND4_0P5)                       0.04      0.21 f
  U4255/X (HDBSLT20_NR3_0P75)                      0.00      0.21 r
  U4256/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.22 f
  match_reg[0]/D (HDBSLT20_FDPRBQ_V2_1)            0.00      0.22 f
  data arrival time                                          0.22

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  match_reg[0]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.18 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.04



  Startpoint: asic_model_gen.memory_core/word[23].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6608 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60

  asic_model_gen.memory_core/word[23].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.60 f
  asic_model_gen.memory_core/word[23].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.63 f
  asic_model_gen.memory_core/U6608/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.63 f
  data arrival time                                          0.63

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.08      0.58
  asic_model_gen.memory_core/U6608/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.58 f
  library hold time                                0.00      0.58
  data required time                                         0.58
  ------------------------------------------------------------------------
  data required time                                         0.58
  data arrival time                                         -0.63
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: asic_model_gen.memory_core/word[20].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6605 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60

  asic_model_gen.memory_core/word[20].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.60 f
  asic_model_gen.memory_core/word[20].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.63 f
  asic_model_gen.memory_core/U6605/A2 (HDBSLT20_AN2_1)
                                                  -0.01      0.63 f
  data arrival time                                          0.63

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.08      0.58
  asic_model_gen.memory_core/U6605/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.58 f
  library hold time                                0.00      0.58
  data required time                                         0.58
  ------------------------------------------------------------------------
  data required time                                         0.58
  data arrival time                                         -0.63
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][0] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.12 r
  asic_model_gen.memory_core/U4208/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.13 f
  asic_model_gen.memory_core/U306/X (HDBSLT20_ND3_0P75)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/U74/X (HDBSLT20_NR4_3)
                                                   0.01      0.15 f
  U3692/X (HDBSLT20_ND2_MM_1)                      0.02      0.17 r
  U2745/X (HDBSLT20_ND4_0P5)                       0.04      0.21 f
  U4255/X (HDBSLT20_NR3_0P75)                      0.00      0.21 r
  U4256/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.22 f
  U2349/X (HDBSLT20_AN3B_0P5)                      0.01      0.24 f
  mdata_reg[0][0]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.24 f
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  mdata_reg[0][0]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.18 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: asic_model_gen.memory_core/word[17].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6602 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60

  asic_model_gen.memory_core/word[17].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.60 f
  asic_model_gen.memory_core/word[17].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.63 f
  asic_model_gen.memory_core/U6602/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.63 f
  data arrival time                                          0.63

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.08      0.58
  asic_model_gen.memory_core/U6602/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.58 f
  library hold time                                0.00      0.58
  data required time                                         0.58
  ------------------------------------------------------------------------
  data required time                                         0.58
  data arrival time                                         -0.63
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: asic_model_gen.memory_core/word[25].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6610 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.10      0.60

  asic_model_gen.memory_core/word[25].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.60 f
  asic_model_gen.memory_core/word[25].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.63 f
  asic_model_gen.memory_core/U6610/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.63 f
  data arrival time                                          0.63

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.08      0.58
  asic_model_gen.memory_core/U6610/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.58 f
  library hold time                                0.00      0.58
  data required time                                         0.58
  ------------------------------------------------------------------------
  data required time                                         0.58
  data arrival time                                         -0.63
  ------------------------------------------------------------------------
  slack (MET)                                                0.05



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.12 r
  asic_model_gen.memory_core/U4208/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.13 f
  asic_model_gen.memory_core/U306/X (HDBSLT20_ND3_0P75)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/U74/X (HDBSLT20_NR4_3)
                                                   0.01      0.15 f
  U3692/X (HDBSLT20_ND2_MM_1)                      0.02      0.17 r
  U2745/X (HDBSLT20_ND4_0P5)                       0.04      0.21 f
  U4255/X (HDBSLT20_NR3_0P75)                      0.00      0.21 r
  U4256/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.22 f
  U4280/X (HDBSLT20_INV_0P75)                      0.01      0.24 r
  U2347/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.25 f
  mdata_reg[0][1]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.25 f
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  mdata_reg[0][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.18 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.12 r
  asic_model_gen.memory_core/U4208/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.13 f
  asic_model_gen.memory_core/U306/X (HDBSLT20_ND3_0P75)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/U74/X (HDBSLT20_NR4_3)
                                                   0.01      0.15 f
  U3692/X (HDBSLT20_ND2_MM_1)                      0.02      0.17 r
  U2745/X (HDBSLT20_ND4_0P5)                       0.04      0.21 f
  U4255/X (HDBSLT20_NR3_0P75)                      0.00      0.21 r
  U4256/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.22 f
  U4280/X (HDBSLT20_INV_0P75)                      0.01      0.24 r
  U4310/X (HDBSLT20_NR2_MM_1)                      0.01      0.25 f
  mdata_reg[0][4]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.25 f
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  mdata_reg[0][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.18 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.12 r
  asic_model_gen.memory_core/U4208/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.13 f
  asic_model_gen.memory_core/U306/X (HDBSLT20_ND3_0P75)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/U74/X (HDBSLT20_NR4_3)
                                                   0.01      0.15 f
  U3692/X (HDBSLT20_ND2_MM_1)                      0.02      0.17 r
  U2745/X (HDBSLT20_ND4_0P5)                       0.04      0.21 f
  U4255/X (HDBSLT20_NR3_0P75)                      0.00      0.21 r
  U4256/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.22 f
  U4280/X (HDBSLT20_INV_0P75)                      0.01      0.24 r
  U4290/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.25 f
  mdata_reg[0][3]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.25 f
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  mdata_reg[0][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.18 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.12 r
  asic_model_gen.memory_core/U4208/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.13 f
  asic_model_gen.memory_core/U306/X (HDBSLT20_ND3_0P75)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/U74/X (HDBSLT20_NR4_3)
                                                   0.01      0.15 f
  U3692/X (HDBSLT20_ND2_MM_1)                      0.02      0.17 r
  U2745/X (HDBSLT20_ND4_0P5)                       0.04      0.21 f
  U4255/X (HDBSLT20_NR3_0P75)                      0.00      0.21 r
  U4256/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.22 f
  U4280/X (HDBSLT20_INV_0P75)                      0.01      0.24 r
  U4285/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.25 f
  mdata_reg[0][2]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.25 f
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  mdata_reg[0][2]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.18 r
  library hold time                                0.01      0.19
  data required time                                         0.19
  ------------------------------------------------------------------------
  data required time                                         0.19
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.06



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: match_reg[1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.12 f
  asic_model_gen.memory_core/U1294/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.13 r
  asic_model_gen.memory_core/U287/X (HDBSLT20_ND3_0P75)
                                                   0.01      0.14 f
  asic_model_gen.memory_core/U12/X (HDBSLT20_NR4_1)
                                                   0.03      0.18 r
  U3222/X (HDBSLT20_ND2_MM_3)                      0.02      0.19 f
  U3037/X (HDBSLT20_ND4_0P5)                       0.01      0.20 r
  U2879/X (HDBSLT20_NR4_0P5)                       0.01      0.21 f
  U2772/X (HDBSLT20_ND4_0P5)                       0.01      0.22 r
  U3244/X (HDBSLT20_NR3_0P75)                      0.01      0.23 f
  U3245/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.24 r
  match_reg[1]/D (HDBSLT20_FDPRBQ_V2_1)            0.00      0.24 r
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  match_reg[1]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.18 r
  library hold time                               -0.00      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.07



  Startpoint: asic_model_gen.memory_core/word[10].word_bits[48].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: match_reg[2] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.10      0.10

  asic_model_gen.memory_core/word[10].word_bits[48].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.10 r
  asic_model_gen.memory_core/word[10].word_bits[48].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.03      0.13 r
  asic_model_gen.memory_core/U6423/X (HDBSLT20_EO2_V2_0P5)
                                                   0.01      0.14 f
  asic_model_gen.memory_core/U6477/X (HDBSLT20_NR4_0P5)
                                                   0.04      0.18 r
  U3898/X (HDBSLT20_ND2_MM_2)                      0.01      0.19 f
  U3018/X (HDBSLT20_ND4_0P5)                       0.01      0.20 r
  U2917/X (HDBSLT20_NR4_0P5)                       0.01      0.21 f
  U2710/X (HDBSLT20_ND4_0P5)                       0.01      0.22 r
  U3921/X (HDBSLT20_NR3_0P75)                      0.01      0.23 f
  U3922/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.25 r
  match_reg[2]/D (HDBSLT20_FDPRBQ_V2_1)            0.00      0.25 r
  data arrival time                                          0.25

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17
  match_reg[2]/CK (HDBSLT20_FDPRBQ_V2_1)           0.00      0.17 r
  library hold time                               -0.00      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.25
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[7].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.18 r
  U3619/X (HDBSLT20_ND3_0P75)                      0.04      0.22 f
  U3620/X (HDBSLT20_NR2_MM_0P5)                    0.00      0.23 r
  asic_model_gen.memory_core/word[7].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.23 r
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.memory_core/word[7].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.15 r
  library hold time                               -0.01      0.14
  data required time                                         0.14
  ------------------------------------------------------------------------
  data required time                                         0.14
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[5].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.18 r
  U3619/X (HDBSLT20_ND3_0P75)                      0.04      0.22 f
  U3650/X (HDBSLT20_NR2_MM_0P5)                    0.00      0.23 r
  asic_model_gen.memory_core/word[5].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.23 r
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.memory_core/word[5].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.15 r
  library hold time                               -0.01      0.14
  data required time                                         0.14
  ------------------------------------------------------------------------
  data required time                                         0.14
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.08



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[29].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.18 f
  U3609/X (HDBSLT20_ND3_0P75)                      0.02      0.20 r
  U3647/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.22 f
  asic_model_gen.memory_core/word[29].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.21 f
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  asic_model_gen.memory_core/word[29].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.14 r
  library hold time                               -0.01      0.13
  data required time                                         0.13
  ------------------------------------------------------------------------
  data required time                                         0.13
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6616 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.13      0.63

  asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.63 f
  asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.66 f
  asic_model_gen.memory_core/U6616/A2 (HDBSLT20_AN2_1)
                                                  -0.01      0.65 f
  data arrival time                                          0.65

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.07      0.57
  asic_model_gen.memory_core/U6616/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.57 f
  library hold time                                0.00      0.57
  data required time                                         0.57
  ------------------------------------------------------------------------
  data required time                                         0.57
  data arrival time                                         -0.65
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.18 f
  U3609/X (HDBSLT20_ND3_0P75)                      0.02      0.20 r
  U3628/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.21 f
  asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.21 f
  data arrival time                                          0.21

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.14 r
  library hold time                               -0.01      0.13
  data required time                                         0.13
  ------------------------------------------------------------------------
  data required time                                         0.13
  data arrival time                                         -0.21
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[26].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6611 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.13      0.63

  asic_model_gen.memory_core/word[26].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.63 f
  asic_model_gen.memory_core/word[26].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.65 f
  asic_model_gen.memory_core/U6611/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.65 f
  data arrival time                                          0.65

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.07      0.57
  asic_model_gen.memory_core/U6611/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.57 f
  library hold time                                0.00      0.57
  data required time                                         0.57
  ------------------------------------------------------------------------
  data required time                                         0.57
  data arrival time                                         -0.65
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[2].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][1]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][1]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  ctmTdsLR_1_634/X (HDBSLT20_ND3B_1)               0.05      0.23 f
  U3625/X (HDBSLT20_NR2_MM_0P5)                    0.00      0.23 r
  asic_model_gen.memory_core/word[2].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.23 r
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.memory_core/word[2].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.15 r
  library hold time                               -0.01      0.14
  data required time                                         0.14
  ------------------------------------------------------------------------
  data required time                                         0.14
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][0] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[1].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][0]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][0]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  U3644/X (HDBSLT20_ND3B_1)                        0.06      0.23 f
  U3645/X (HDBSLT20_NR2_MM_0P5)                   -0.00      0.23 r
  asic_model_gen.memory_core/word[1].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.23 r
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.memory_core/word[1].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.15 r
  library hold time                               -0.01      0.14
  data required time                                         0.14
  ------------------------------------------------------------------------
  data required time                                         0.14
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.18 f
  U3609/X (HDBSLT20_ND3_0P75)                      0.02      0.20 r
  U3638/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.22 f
  asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.22 f
  data arrival time                                          0.22

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.14 r
  library hold time                               -0.02      0.13
  data required time                                         0.13
  ------------------------------------------------------------------------
  data required time                                         0.13
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[18].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.18 f
  U3611/X (HDBSLT20_ND2_MM_0P5)                    0.02      0.21 r
  U3634/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.22 f
  asic_model_gen.memory_core/word[18].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.22 f
  data arrival time                                          0.22

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.memory_core/word[18].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.15 r
  library hold time                               -0.02      0.13
  data required time                                         0.13
  ------------------------------------------------------------------------
  data required time                                         0.13
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][1]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][1]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  U3644/X (HDBSLT20_ND3B_1)                        0.03      0.21 r
  U3646/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.22 f
  asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.22 f
  data arrival time                                          0.22

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.15 r
  library hold time                               -0.02      0.13
  data required time                                         0.13
  ------------------------------------------------------------------------
  data required time                                         0.13
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[14].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][1]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][1]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 f
  ctmTdsLR_1_634/X (HDBSLT20_ND3B_1)               0.03      0.20 r
  U3631/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.22 f
  asic_model_gen.memory_core/word[14].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.22 f
  data arrival time                                          0.22

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.memory_core/word[14].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.15 r
  library hold time                               -0.02      0.13
  data required time                                         0.13
  ------------------------------------------------------------------------
  data required time                                         0.13
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][4] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.12 r
  asic_model_gen.memory_core/U1294/X (HDBSLT20_EN2_V2_0P5)
                                                   0.02      0.14 f
  asic_model_gen.memory_core/U287/X (HDBSLT20_ND3_0P75)
                                                   0.01      0.14 r
  asic_model_gen.memory_core/U12/X (HDBSLT20_NR4_1)
                                                   0.01      0.16 f
  U3222/X (HDBSLT20_ND2_MM_3)                      0.01      0.17 r
  U3549/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.18 f
  U3554/X (HDBSLT20_NR3_0P75)                      0.02      0.20 r
  U3575/X (HDBSLT20_MUX4_1)                        0.03      0.23 r
  U2554/X (HDBSLT20_INV_0P75)                      0.01      0.24 f
  U3600/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.25 r
  U3601/X (HDBSLT20_EN2_V2_1)                      0.01      0.26 r
  U3603/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.27 f
  mdata_reg[1][4]/D (HDBSLT20_FDPRBQ_V2_1)         0.00      0.27 f
  data arrival time                                          0.27

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.17      0.17
  mdata_reg[1][4]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.17 r
  library hold time                                0.01      0.18
  data required time                                         0.18
  ------------------------------------------------------------------------
  data required time                                         0.18
  data arrival time                                         -0.27
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[15].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6600 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[15].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[15].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.67 f
  asic_model_gen.memory_core/U6600/A2 (HDBSLT20_AN2_1)
                                                  -0.01      0.67 f
  data arrival time                                          0.67

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.08      0.58
  asic_model_gen.memory_core/U6600/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.58 f
  library hold time                                0.00      0.58
  data required time                                         0.58
  ------------------------------------------------------------------------
  data required time                                         0.58
  data arrival time                                         -0.67
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[10].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][1]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][1]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  ctmTdsLR_1_634/X (HDBSLT20_ND3B_1)               0.05      0.23 f
  U3633/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.24 r
  asic_model_gen.memory_core/word[10].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.01      0.23 r
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.memory_core/word[10].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.15 r
  library hold time                               -0.01      0.14
  data required time                                         0.14
  ------------------------------------------------------------------------
  data required time                                         0.14
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[6].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.18 r
  U3619/X (HDBSLT20_ND3_0P75)                      0.04      0.22 f
  U3632/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.23 r
  asic_model_gen.memory_core/word[6].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.23 r
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.memory_core/word[6].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.15 r
  library hold time                               -0.01      0.14
  data required time                                         0.14
  ------------------------------------------------------------------------
  data required time                                         0.14
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[15].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.18 f
  U3629/X (HDBSLT20_ND3_0P75)                      0.03      0.21 r
  U3630/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.22 f
  asic_model_gen.memory_core/word[15].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.22 f
  data arrival time                                          0.22

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.memory_core/word[15].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.15 r
  library hold time                               -0.02      0.13
  data required time                                         0.13
  ------------------------------------------------------------------------
  data required time                                         0.13
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][1] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.12 f
  asic_model_gen.memory_core/U1294/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.13 r
  asic_model_gen.memory_core/U287/X (HDBSLT20_ND3_0P75)
                                                   0.01      0.14 f
  asic_model_gen.memory_core/U12/X (HDBSLT20_NR4_1)
                                                   0.03      0.18 r
  U3222/X (HDBSLT20_ND2_MM_3)                      0.02      0.19 f
  U3037/X (HDBSLT20_ND4_0P5)                       0.01      0.20 r
  U2879/X (HDBSLT20_NR4_0P5)                       0.01      0.21 f
  U2772/X (HDBSLT20_ND4_0P5)                       0.01      0.22 r
  U3244/X (HDBSLT20_NR3_0P75)                      0.01      0.23 f
  U3245/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.24 r
  U3602/X (HDBSLT20_INV_0P75)                      0.01      0.26 f
  U4288/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.27 r
  mdata_reg[1][1]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.26 r
  data arrival time                                          0.26

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  mdata_reg[1][1]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.18 r
  library hold time                               -0.00      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.26
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][0] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[9].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][0]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][0]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  U3644/X (HDBSLT20_ND3B_1)                        0.06      0.23 f
  U3652/X (HDBSLT20_NR2_MM_0P5)                   -0.00      0.23 r
  asic_model_gen.memory_core/word[9].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.23 r
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.memory_core/word[9].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.15 r
  library hold time                               -0.01      0.14
  data required time                                         0.14
  ------------------------------------------------------------------------
  data required time                                         0.14
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[18].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6603 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[18].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[18].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.67 f
  asic_model_gen.memory_core/U6603/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.67 f
  data arrival time                                          0.67

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.08      0.58
  asic_model_gen.memory_core/U6603/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.58 f
  library hold time                                0.00      0.58
  data required time                                         0.58
  ------------------------------------------------------------------------
  data required time                                         0.58
  data arrival time                                         -0.67
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  U3609/X (HDBSLT20_ND3_0P75)                      0.04      0.22 f
  U3610/X (HDBSLT20_NR2_MM_0P5)                    0.00      0.22 r
  asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.22 r
  data arrival time                                          0.22

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  asic_model_gen.memory_core/word[31].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.14 r
  library hold time                               -0.01      0.13
  data required time                                         0.13
  ------------------------------------------------------------------------
  data required time                                         0.13
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg (positive level-sensitive latch clocked by clk_core)
  Endpoint: mdata_reg[1][3] (rising edge-triggered flip-flop clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.09      0.09

  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/G (HDBSLT20_LDPQ_1)
                                                   0.00      0.09 r
  asic_model_gen.memory_core/word[9].word_bits[15].memory_cell/cam_memory_reg/Q (HDBSLT20_LDPQ_1)
                                                   0.04      0.12 f
  asic_model_gen.memory_core/U1294/X (HDBSLT20_EN2_V2_0P5)
                                                   0.01      0.13 r
  asic_model_gen.memory_core/U287/X (HDBSLT20_ND3_0P75)
                                                   0.01      0.14 f
  asic_model_gen.memory_core/U12/X (HDBSLT20_NR4_1)
                                                   0.03      0.18 r
  U3222/X (HDBSLT20_ND2_MM_3)                      0.02      0.19 f
  U3037/X (HDBSLT20_ND4_0P5)                       0.01      0.20 r
  U2879/X (HDBSLT20_NR4_0P5)                       0.01      0.21 f
  U2772/X (HDBSLT20_ND4_0P5)                       0.01      0.22 r
  U3244/X (HDBSLT20_NR3_0P75)                      0.01      0.23 f
  U3245/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.24 r
  U3602/X (HDBSLT20_INV_0P75)                      0.01      0.26 f
  U4295/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.27 r
  mdata_reg[1][3]/D (HDBSLT20_FDPRBQ_V2_1)        -0.00      0.27 r
  data arrival time                                          0.27

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.18      0.18
  mdata_reg[1][3]/CK (HDBSLT20_FDPRBQ_V2_1)        0.00      0.18 r
  library hold time                               -0.00      0.17
  data required time                                         0.17
  ------------------------------------------------------------------------
  data required time                                         0.17
  data arrival time                                         -0.27
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/we_ff_reg[0] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[8].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/we_ff_reg[0]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/we_ff_reg[0]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  U3635/X (HDBSLT20_OR3B_0P75)                     0.05      0.23 f
  U3639/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.23 r
  asic_model_gen.memory_core/word[8].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.23 r
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.memory_core/word[8].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.15 r
  library hold time                               -0.01      0.14
  data required time                                         0.14
  ------------------------------------------------------------------------
  data required time                                         0.14
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/we_ff_reg[0] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[12].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/we_ff_reg[0]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/we_ff_reg[0]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  U3635/X (HDBSLT20_OR3B_0P75)                     0.05      0.23 f
  U3637/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.23 r
  asic_model_gen.memory_core/word[12].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.23 r
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.memory_core/word[12].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.15 r
  library hold time                               -0.01      0.14
  data required time                                         0.14
  ------------------------------------------------------------------------
  data required time                                         0.14
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6598 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[13].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.67 f
  asic_model_gen.memory_core/U6598/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.67 f
  data arrival time                                          0.67

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.08      0.58
  asic_model_gen.memory_core/U6598/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.58 f
  library hold time                                0.00      0.58
  data required time                                         0.58
  ------------------------------------------------------------------------
  data required time                                         0.58
  data arrival time                                         -0.67
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][4] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][4]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][4]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.18 f
  U3614/X (HDBSLT20_ND3_0P75)                      0.03      0.21 r
  U3615/X (HDBSLT20_NR2_MM_0P5)                    0.02      0.22 f
  asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                  -0.00      0.22 f
  data arrival time                                          0.22

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.14 r
  library hold time                               -0.02      0.13
  data required time                                         0.13
  ------------------------------------------------------------------------
  data required time                                         0.13
  data arrival time                                         -0.22
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[14].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6599 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[14].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[14].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.67 f
  asic_model_gen.memory_core/U6599/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.67 f
  data arrival time                                          0.67

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.08      0.58
  asic_model_gen.memory_core/U6599/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.58 f
  library hold time                                0.00      0.58
  data required time                                         0.58
  ------------------------------------------------------------------------
  data required time                                         0.58
  data arrival time                                         -0.67
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][1] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[3].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][1]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][1]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.04      0.18 r
  U3607/X (HDBSLT20_ND3_MM_0P5)                    0.06      0.23 f
  U3608/X (HDBSLT20_NR2_MM_0P5)                    0.00      0.24 r
  asic_model_gen.memory_core/word[3].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.24 r
  data arrival time                                          0.24

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.15      0.15
  asic_model_gen.memory_core/word[3].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.15 r
  library hold time                               -0.01      0.14
  data required time                                         0.14
  ------------------------------------------------------------------------
  data required time                                         0.14
  data arrival time                                         -0.24
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6612 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[27].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.02      0.66 f
  asic_model_gen.memory_core/U6612/A2 (HDBSLT20_AN2_1)
                                                   0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.07      0.57
  asic_model_gen.memory_core/U6612/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.57 f
  library hold time                                0.00      0.57
  data required time                                         0.57
  ------------------------------------------------------------------------
  data required time                                         0.57
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.09



  Startpoint: asic_model_gen.memory_core/word[29].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6614 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[29].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[29].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.66 f
  asic_model_gen.memory_core/U6614/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.07      0.57
  asic_model_gen.memory_core/U6614/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.57 f
  library hold time                                0.00      0.57
  data required time                                         0.57
  ------------------------------------------------------------------------
  data required time                                         0.57
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.10



  Startpoint: asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6615 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[30].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.66 f
  asic_model_gen.memory_core/U6615/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.07      0.57
  asic_model_gen.memory_core/U6615/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.57 f
  library hold time                                0.00      0.57
  data required time                                         0.57
  ------------------------------------------------------------------------
  data required time                                         0.57
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.10



  Startpoint: asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/U6613 (falling clock gating-check end-point clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: clk_core
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.14      0.64

  asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.64 f
  asic_model_gen.memory_core/word[28].clkgate/clk_enable_reg/Q (HDBSLT20_LDNQ_1)
                                                   0.03      0.66 f
  asic_model_gen.memory_core/U6613/A2 (HDBSLT20_AN2_1)
                                                  -0.00      0.66 f
  data arrival time                                          0.66

  clock clk_core (fall edge)                       0.50      0.50
  clock network delay (propagated)                 0.07      0.57
  asic_model_gen.memory_core/U6613/A1 (HDBSLT20_AN2_1)
                                                   0.00      0.57 f
  library hold time                                0.00      0.57
  data required time                                         0.57
  ------------------------------------------------------------------------
  data required time                                         0.57
  data arrival time                                         -0.66
  ------------------------------------------------------------------------
  slack (MET)                                                0.10



  Startpoint: asic_model_gen.decoder/addr_ff_reg[0][2] (rising edge-triggered flip-flop clocked by clk_core)
  Endpoint: asic_model_gen.memory_core/word[4].clkgate/clk_enable_reg (negative level-sensitive latch clocked by clk_core)
  Mode: func_mode
  Corner: typ_corner
  Scenario: TT_nominal
  Path Group: R2R
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14

  asic_model_gen.decoder/addr_ff_reg[0][2]/CK (HDBSLT20_FDPQ_V2_1)
                                                   0.00      0.14 r
  asic_model_gen.decoder/addr_ff_reg[0][2]/Q (HDBSLT20_FDPQ_V2_1)
                                                   0.05      0.18 r
  U3619/X (HDBSLT20_ND3_0P75)                      0.04      0.22 f
  U3642/X (HDBSLT20_NR2_MM_0P5)                    0.01      0.23 r
  asic_model_gen.memory_core/word[4].clkgate/clk_enable_reg/D (HDBSLT20_LDNQ_1)
                                                   0.00      0.23 r
  data arrival time                                          0.23

  clock clk_core (rise edge)                       0.00      0.00
  clock network delay (propagated)                 0.14      0.14
  asic_model_gen.memory_core/word[4].clkgate/clk_enable_reg/G (HDBSLT20_LDNQ_1)
                                                   0.00      0.14 r
  library hold time                               -0.01      0.13
  data required time                                         0.13
  ------------------------------------------------------------------------
  data required time                                         0.13
  data arrival time                                         -0.23
  ------------------------------------------------------------------------
  slack (MET)                                                0.10


1
