set_false_path -to [get_cells [list hss0/hss_phy/bit_synchronizer_vio_gtwiz_buffbypass_tx_done_0_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_gtwiz_buffbypass_tx_error_0_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_gtwiz_reset_rx_done_0_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_rxpmaresetdone_0_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_rxpmaresetdone_1_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_rxpmaresetdone_2_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_rxpmaresetdone_3_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_rxpmaresetdone_4_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_rxpmaresetdone_5_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_rxpmaresetdone_6_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_rxpmaresetdone_7_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_txpmaresetdone_0_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_txpmaresetdone_1_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_txpmaresetdone_2_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_txpmaresetdone_3_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_txpmaresetdone_4_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_txpmaresetdone_5_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_txpmaresetdone_6_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_txpmaresetdone_7_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_txprgdivresetdone_0_inst/i_in_meta_reg \
          hss0/hss_phy/bit_synchronizer_vio_txprgdivresetdone_1_inst/i_in_meta_reg \
          hss0/hss_phy/example_init_inst/bit_synchronizer_rx_data_good_inst/i_in_meta_reg \
          hss0/hss_phy/example_init_inst/bit_synchronizer_rx_init_done_inst/i_in_meta_reg \
          hss0/hss_phy/example_init_inst/bit_synchronizer_tx_init_done_inst/i_in_meta_reg \
          {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg} \
          {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg} \
          {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_meta_reg} \
          {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_meta_reg} \
          {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_meta_reg} \
          {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_meta_reg} \
          {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_meta_reg} \
          {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_meta_reg} \
          {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_rxresetdone_inst/i_in_meta_reg} \
          {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_txresetdone_inst/i_in_meta_reg} \
          {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[5].bit_synchronizer_rxresetdone_inst/i_in_meta_reg} \
          {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[5].bit_synchronizer_txresetdone_inst/i_in_meta_reg} \
          {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[6].bit_synchronizer_rxresetdone_inst/i_in_meta_reg} \
          {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[6].bit_synchronizer_txresetdone_inst/i_in_meta_reg} \
          {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_rxresetdone_inst/i_in_meta_reg} \
          {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_txresetdone_inst/i_in_meta_reg} \
          hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_meta_reg \
          hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg \
          hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg \
          hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg \
          hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg \
          hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg \
          hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg \
          hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg \
          hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg \
          hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg \
          hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst/i_in_meta_reg \
          hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_gtwiz_buffbypass_tx_done_0_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_gtwiz_buffbypass_tx_error_0_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_gtwiz_reset_rx_done_0_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_gtwiz_reset_tx_done_0_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_rxpmaresetdone_0_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_rxpmaresetdone_1_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_rxpmaresetdone_2_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_rxpmaresetdone_3_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_rxpmaresetdone_4_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_rxpmaresetdone_5_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_rxpmaresetdone_6_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_rxpmaresetdone_7_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_txpmaresetdone_0_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_txpmaresetdone_1_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_txpmaresetdone_2_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_txpmaresetdone_3_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_txpmaresetdone_4_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_txpmaresetdone_5_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_txpmaresetdone_6_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_txpmaresetdone_7_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_txprgdivresetdone_0_inst/i_in_meta_reg \
          hss1/hss_phy/bit_synchronizer_vio_txprgdivresetdone_1_inst/i_in_meta_reg \
          hss1/hss_phy/example_init_inst/bit_synchronizer_rx_data_good_inst/i_in_meta_reg \
          hss1/hss_phy/example_init_inst/bit_synchronizer_rx_init_done_inst/i_in_meta_reg \
          hss1/hss_phy/example_init_inst/bit_synchronizer_tx_init_done_inst/i_in_meta_reg \
          {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg} \
          {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst/i_in_meta_reg} \
          {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_meta_reg} \
          {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_meta_reg} \
          {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst/i_in_meta_reg} \
          {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_meta_reg} \
          {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_rxresetdone_inst/i_in_meta_reg} \
          {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[3].bit_synchronizer_txresetdone_inst/i_in_meta_reg} \
          {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_rxresetdone_inst/i_in_meta_reg} \
          {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[4].bit_synchronizer_txresetdone_inst/i_in_meta_reg} \
          {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[5].bit_synchronizer_rxresetdone_inst/i_in_meta_reg} \
          {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[5].bit_synchronizer_txresetdone_inst/i_in_meta_reg} \
          {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[6].bit_synchronizer_rxresetdone_inst/i_in_meta_reg} \
          {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[6].bit_synchronizer_txresetdone_inst/i_in_meta_reg} \
          {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_rxresetdone_inst/i_in_meta_reg} \
          {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[7].bit_synchronizer_txresetdone_inst/i_in_meta_reg} \
          hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtpowergood_inst/i_in_meta_reg \
          hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst/i_in_meta_reg \
          hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg \
          hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst/i_in_meta_reg \
          hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg \
          hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg \
          hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg \
          hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg \
          hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg \
          hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_rxcdrlock_inst/i_in_meta_reg \
          hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst/i_in_meta_reg \
          hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/i_in_meta_reg]]
###########################################################################
# Clocks
###########################################################################
#create_clock -period 5.000 -add -name ASYNC_SYSCLK [get_nets oc_host_cfg0_axis_aclk]
#create_clock -period 5.000 -add -name ASYNC_CCLK [get_nets cclk_b]
#create_clock -period 5.000 -add -name ASYNC_CCLK [get_nets cclk_d]

###########################################################################
# False Paths
###########################################################################
#BM was 120MHz create_clock -period 8.333 -name RAW_RCLK_P [get_ports RAW_RCLK_P]
#BM Is now 100MHz
create_clock -period 10.000 -name RAW_RCLK_P [get_ports RAW_RCLK_P]
create_clock -period 7.500 -name DDIMMA_FPGA_REFCLK_P_1 [get_ports {DDIMMA_FPGA_REFCLK_P[1]}]
create_clock -period 7.500 -name DDIMMA_FPGA_REFCLK_P_0 [get_ports {DDIMMA_FPGA_REFCLK_P[0]}]
create_clock -period 7.500 -name DDIMMB_FPGA_REFCLK_P_1 [get_ports {DDIMMB_FPGA_REFCLK_P[1]}]
create_clock -period 7.500 -name DDIMMB_FPGA_REFCLK_P_0 [get_ports {DDIMMB_FPGA_REFCLK_P[0]}]
#BM create_clock -period 7.500 -name DDIMMC_FPGA_REFCLK_P_1 [get_ports {DDIMMC_FPGA_REFCLK_P[1]}]
#BM create_clock -period 7.500 -name DDIMMC_FPGA_REFCLK_P_0 [get_ports {DDIMMC_FPGA_REFCLK_P[0]}]
#BM create_clock -period 7.500 -name DDIMMD_FPGA_REFCLK_P_1 [get_ports {DDIMMD_FPGA_REFCLK_P[1]}]
#BM create_clock -period 7.500 -name DDIMMD_FPGA_REFCLK_P_0 [get_ports {DDIMMD_FPGA_REFCLK_P[0]}]
set_false_path -to [get_cells -hierarchical -filter {NAME =~ *bit_synchronizer*inst/i_in_meta_reg}]
set_false_path -to [get_cells -hierarchical -filter {NAME =~ *reset_synchronizer*inst/rst_in_*_reg}]
set_false_path -to [get_cells -hierarchical -filter {NAME =~ *gtwiz_userclk_tx_inst/*gtwiz_userclk_tx_active_*_reg}]
create_clock -period 3.000 -name {VIRTUAL_txoutclk_out[0]_1} -waveform {0.000 1.500}
set_input_delay -clock [get_clocks RAW_SYSCLK_P] -min -add_delay 0.200 [get_ports SCL_IO]
set_input_delay -clock [get_clocks RAW_SYSCLK_P] -max -add_delay 0.400 [get_ports SCL_IO]
set_input_delay -clock [get_clocks RAW_SYSCLK_P] -min -add_delay 0.200 [get_ports SDA_IO]
set_input_delay -clock [get_clocks RAW_SYSCLK_P] -max -add_delay 0.400 [get_ports SDA_IO]
set_output_delay -clock [get_clocks RAW_SYSCLK_P] -min -add_delay 0.000 [get_ports SCL_IO]
set_output_delay -clock [get_clocks RAW_SYSCLK_P] -max -add_delay 0.200 [get_ports SCL_IO]
set_output_delay -clock [get_clocks RAW_SYSCLK_P] -min -add_delay 0.000 [get_ports SDA_IO]
set_output_delay -clock [get_clocks RAW_SYSCLK_P] -max -add_delay 0.200 [get_ports SDA_IO]
#BM set_output_delay -clock [get_clocks RAW_SYSCLK_P] -clock_fall -min -add_delay 0.000 [get_ports SYSCLK_PROBE0_N]
#BM set_output_delay -clock [get_clocks RAW_SYSCLK_P] -clock_fall -max -add_delay 0.200 [get_ports SYSCLK_PROBE0_N]
#BM set_output_delay -clock [get_clocks RAW_SYSCLK_P] -min -add_delay 0.000 [get_ports SYSCLK_PROBE0_N]
#BM set_output_delay -clock [get_clocks RAW_SYSCLK_P] -max -add_delay 0.200 [get_ports SYSCLK_PROBE0_N]
#BM set_output_delay -clock [get_clocks RAW_SYSCLK_P] -clock_fall -min -add_delay 0.000 [get_ports SYSCLK_PROBE0_P]
#BM set_output_delay -clock [get_clocks RAW_SYSCLK_P] -clock_fall -max -add_delay 0.200 [get_ports SYSCLK_PROBE0_P]
#BM set_output_delay -clock [get_clocks RAW_SYSCLK_P] -min -add_delay 0.000 [get_ports SYSCLK_PROBE0_P]
#BM set_output_delay -clock [get_clocks RAW_SYSCLK_P] -max -add_delay 0.200 [get_ports SYSCLK_PROBE0_P]
#BM set_output_delay -clock [get_clocks RAW_SYSCLK_P] -clock_fall -min -add_delay 0.000 [get_ports SYSCLK_PROBE1_N]
#BM set_output_delay -clock [get_clocks RAW_SYSCLK_P] -clock_fall -max -add_delay 0.200 [get_ports SYSCLK_PROBE1_N]
#BM set_output_delay -clock [get_clocks RAW_SYSCLK_P] -min -add_delay 0.000 [get_ports SYSCLK_PROBE1_N]
#BM set_output_delay -clock [get_clocks RAW_SYSCLK_P] -max -add_delay 0.200 [get_ports SYSCLK_PROBE1_N]
#BM set_output_delay -clock [get_clocks RAW_SYSCLK_P] -clock_fall -min -add_delay 0.000 [get_ports SYSCLK_PROBE1_P]
#BM set_output_delay -clock [get_clocks RAW_SYSCLK_P] -clock_fall -max -add_delay 0.200 [get_ports SYSCLK_PROBE1_P]
#BM set_output_delay -clock [get_clocks RAW_SYSCLK_P] -min -add_delay 0.000 [get_ports SYSCLK_PROBE1_P]
#BM set_output_delay -clock [get_clocks RAW_SYSCLK_P] -max -add_delay 0.200 [get_ports SYSCLK_PROBE1_P]
create_clock -period 16.666 -name VIRTUAL_rclk -waveform {0.000 8.333}
set_input_delay -clock [get_clocks VIRTUAL_rclk] -min -add_delay 1.000 [get_ports OCDE]
set_input_delay -clock [get_clocks VIRTUAL_rclk] -max -add_delay 2.000 [get_ports OCDE]
#set_false_path -from [get_pins {vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C}] -to [get_pins fire_core/dl/dlx/xlx_if/ocde_q_reg/D]
#BM set_false_path -from [get_clocks -of_objects [get_pins {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_00_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[6].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -to [get_clocks -of_objects [get_pins BUFGCE_DIV_inst/O]]
set_false_path -from [get_clocks -of_objects [get_pins {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -to [get_clocks -of_objects [get_pins BUFGCE_DIV_inst/O]]

#BM set_false_path -from [get_clocks -of_objects [get_pins {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -to [get_clocks -of_objects [get_pins BUFGCE_DIV_inst/O]]
set_false_path -from [get_clocks -of_objects [get_pins {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[5].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -to [get_clocks -of_objects [get_pins BUFGCE_DIV_inst/O]]
#BM set_false_path -from [get_clocks -of_objects [get_pins {hss2/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -to [get_clocks -of_objects [get_pins BUFGCE_DIV_inst/O]]
#BM set_false_path -from [get_clocks -of_objects [get_pins {hss3/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]] -to [get_clocks -of_objects [get_pins BUFGCE_DIV_inst/O]]

set_clock_groups -asynchronous -group [get_clocks RAW_SYSCLK_P]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins fire_pervasive/clk_wiz/inst/plle4_adv_inst/CLKOUT0]]
#BM set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_00_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[6].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]]
#set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins {hss0/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[5].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]]
#BM set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_0_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[5].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]]
#set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins {hss1/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[7].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]]
#BM set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins {hss2/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]]
#BM set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins {hss3/hss_phy/example_wrapper_inst/DLx_phy_inst/inst/gen_gtwizard_gtye4_top.gtwizard_ultrascale_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK}]]
set_clock_groups -asynchronous -group [get_clocks {VIRTUAL_txoutclk_out[0]_1}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins BUFGCE_DIV_inst/O]]

#BM set_output_delay -clock [get_clocks clk_out1_clk_wiz_sysclk] -min -add_delay 0.000 [get_ports PLL_LOCKED]
#BM set_output_delay -clock [get_clocks clk_out1_clk_wiz_sysclk] -max -add_delay 0.000 [get_ports PLL_LOCKED]

set_property BITSTREAM.CONFIG.OVERTEMPSHUTDOWN ENABLE [current_design]




