// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Conv_sysarr_Conv_sysarr,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu200-fsgd2104-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=68897,HLS_SYN_TPT=none,HLS_SYN_MEM=88,HLS_SYN_DSP=0,HLS_SYN_FF=18001,HLS_SYN_LUT=17877,HLS_VERSION=2020_1}" *)

module Conv_sysarr (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        param,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM2_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM2_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM2_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM2_USER_VALUE = 0;
parameter    C_M_AXI_GMEM2_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM2_CACHE_VALUE = 3;
parameter    C_M_AXI_GMEM3_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM3_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM3_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM3_USER_VALUE = 0;
parameter    C_M_AXI_GMEM3_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM3_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM2_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM3_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_AWADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_AWID;
output  [7:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [C_M_AXI_GMEM2_AWUSER_WIDTH - 1:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_WDATA;
output  [C_M_AXI_GMEM2_WSTRB_WIDTH - 1:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_WID;
output  [C_M_AXI_GMEM2_WUSER_WIDTH - 1:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [C_M_AXI_GMEM2_ADDR_WIDTH - 1:0] m_axi_gmem2_ARADDR;
output  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_ARID;
output  [7:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [C_M_AXI_GMEM2_ARUSER_WIDTH - 1:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [C_M_AXI_GMEM2_DATA_WIDTH - 1:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_RID;
input  [C_M_AXI_GMEM2_RUSER_WIDTH - 1:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [C_M_AXI_GMEM2_ID_WIDTH - 1:0] m_axi_gmem2_BID;
input  [C_M_AXI_GMEM2_BUSER_WIDTH - 1:0] m_axi_gmem2_BUSER;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_AWADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_AWID;
output  [7:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [C_M_AXI_GMEM3_AWUSER_WIDTH - 1:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_WDATA;
output  [C_M_AXI_GMEM3_WSTRB_WIDTH - 1:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_WID;
output  [C_M_AXI_GMEM3_WUSER_WIDTH - 1:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [C_M_AXI_GMEM3_ADDR_WIDTH - 1:0] m_axi_gmem3_ARADDR;
output  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_ARID;
output  [7:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [C_M_AXI_GMEM3_ARUSER_WIDTH - 1:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [C_M_AXI_GMEM3_DATA_WIDTH - 1:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_RID;
input  [C_M_AXI_GMEM3_RUSER_WIDTH - 1:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [C_M_AXI_GMEM3_ID_WIDTH - 1:0] m_axi_gmem3_BID;
input  [C_M_AXI_GMEM3_BUSER_WIDTH - 1:0] m_axi_gmem3_BUSER;
input  [1183:0] param;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] bias_in;
wire   [63:0] weight_in;
wire   [63:0] data_in;
wire   [63:0] conv_out;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [7:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire   [1:0] gmem0_BRESP;
wire   [0:0] gmem0_BID;
wire   [0:0] gmem0_BUSER;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
reg    gmem1_ARVALID;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
reg    gmem1_RREADY;
wire   [7:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
wire    gmem2_AWREADY;
wire    gmem2_WREADY;
reg    gmem2_ARVALID;
wire    gmem2_ARREADY;
wire    gmem2_RVALID;
reg    gmem2_RREADY;
wire   [7:0] gmem2_RDATA;
wire    gmem2_RLAST;
wire   [0:0] gmem2_RID;
wire   [0:0] gmem2_RUSER;
wire   [1:0] gmem2_RRESP;
wire    gmem2_BVALID;
wire   [1:0] gmem2_BRESP;
wire   [0:0] gmem2_BID;
wire   [0:0] gmem2_BUSER;
reg    gmem3_AWVALID;
wire    gmem3_AWREADY;
reg    gmem3_WVALID;
wire    gmem3_WREADY;
reg    gmem3_ARVALID;
wire    gmem3_ARREADY;
wire    gmem3_RVALID;
reg    gmem3_RREADY;
wire   [31:0] gmem3_RDATA;
wire    gmem3_RLAST;
wire   [0:0] gmem3_RID;
wire   [0:0] gmem3_RUSER;
wire   [1:0] gmem3_RRESP;
wire    gmem3_BVALID;
reg    gmem3_BREADY;
wire   [1:0] gmem3_BRESP;
wire   [0:0] gmem3_BID;
wire   [0:0] gmem3_BUSER;
reg   [63:0] conv_out_read_reg_427;
reg   [63:0] data_in_read_reg_432;
reg   [63:0] weight_in_read_reg_437;
reg   [63:0] bias_in_read_reg_442;
reg   [31:0] param_L2_TILENUM_S_reg_452;
reg   [31:0] trunc_ln_reg_457;
reg   [31:0] trunc_ln282_4_reg_462;
reg   [31:0] trunc_ln282_5_reg_467;
reg   [31:0] trunc_ln282_6_reg_472;
reg   [31:0] trunc_ln282_7_reg_477;
wire   [29:0] trunc_ln282_fu_360_p1;
reg   [29:0] trunc_ln282_reg_482;
wire    ap_CS_fsm_state2;
wire   [31:0] kmo_1_fu_369_p2;
reg   [31:0] kmo_1_reg_490;
wire   [31:0] cmo_1_fu_380_p2;
reg   [31:0] cmo_1_reg_498;
wire    ap_CS_fsm_state3;
wire   [29:0] trunc_ln286_fu_386_p1;
reg   [29:0] trunc_ln286_reg_503;
wire    ap_CS_fsm_state4;
wire   [31:0] hmo_1_fu_395_p2;
reg   [31:0] hmo_1_reg_511;
wire   [29:0] trunc_ln288_fu_401_p1;
reg   [29:0] trunc_ln288_reg_516;
wire    ap_CS_fsm_state5;
wire   [31:0] wmo_1_fu_410_p2;
reg   [31:0] wmo_1_reg_524;
wire   [31:0] rmo_1_fu_421_p2;
reg   [31:0] rmo_1_reg_532;
wire    ap_CS_fsm_state6;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWUSER;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_WVALID;
wire   [7:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_WDATA;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_WSTRB;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_WLAST;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_WID;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_WUSER;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARUSER;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_RREADY;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_BREADY;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWUSER;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_WVALID;
wire   [7:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_WDATA;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_WSTRB;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_WLAST;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_WID;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_WUSER;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARUSER;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_RREADY;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_BREADY;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWUSER;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_WVALID;
wire   [7:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_WDATA;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_WSTRB;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_WLAST;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_WID;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_WUSER;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARUSER;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_RREADY;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_BREADY;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWUSER;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WVALID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WDATA;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WSTRB;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WLAST;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WID;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WUSER;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARVALID;
wire   [63:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARADDR;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARID;
wire   [31:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARLEN;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARSIZE;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARBURST;
wire   [1:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARLOCK;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARCACHE;
wire   [2:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARPROT;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARQOS;
wire   [3:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARREGION;
wire   [0:0] grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARUSER;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_RREADY;
wire    grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_BREADY;
wire    grp_dataflow_parent_loop_proc_fu_235_ap_start;
wire    grp_dataflow_parent_loop_proc_fu_235_ap_done;
wire    grp_dataflow_parent_loop_proc_fu_235_ap_ready;
wire    grp_dataflow_parent_loop_proc_fu_235_ap_idle;
reg    grp_dataflow_parent_loop_proc_fu_235_ap_continue;
reg   [31:0] kmo_reg_178;
wire   [0:0] icmp_ln284_fu_375_p2;
reg   [31:0] cmo_reg_189;
wire   [0:0] icmp_ln282_fu_364_p2;
wire   [0:0] icmp_ln286_fu_390_p2;
reg   [31:0] hmo_reg_201;
wire   [0:0] icmp_ln288_fu_405_p2;
reg   [31:0] wmo_reg_212;
wire   [0:0] icmp_ln290_fu_416_p2;
reg   [31:0] rmo_reg_223;
wire    ap_CS_fsm_state7;
wire    ap_sync_grp_dataflow_parent_loop_proc_fu_235_ap_ready;
wire    ap_sync_grp_dataflow_parent_loop_proc_fu_235_ap_done;
reg    ap_block_state7_on_subcall_done;
reg    grp_dataflow_parent_loop_proc_fu_235_ap_start_reg;
reg    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_235_ap_ready;
reg    ap_sync_reg_grp_dataflow_parent_loop_proc_fu_235_ap_done;
reg   [6:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_dataflow_parent_loop_proc_fu_235_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_proc_fu_235_ap_ready = 1'b0;
#0 ap_sync_reg_grp_dataflow_parent_loop_proc_fu_235_ap_done = 1'b0;
end

Conv_sysarr_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .bias_in(bias_in),
    .weight_in(weight_in),
    .data_in(data_in),
    .conv_out(conv_out)
);

Conv_sysarr_gmem0_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARADDR),
    .I_ARID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARID),
    .I_ARLEN(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARLEN),
    .I_ARSIZE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARSIZE),
    .I_ARLOCK(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARLOCK),
    .I_ARCACHE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARCACHE),
    .I_ARQOS(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARQOS),
    .I_ARPROT(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARPROT),
    .I_ARUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARUSER),
    .I_ARBURST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARBURST),
    .I_ARREGION(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARREGION),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RID(gmem0_RID),
    .I_RUSER(gmem0_RUSER),
    .I_RRESP(gmem0_RRESP),
    .I_RLAST(gmem0_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem0_BRESP),
    .I_BID(gmem0_BID),
    .I_BUSER(gmem0_BUSER)
);

Conv_sysarr_gmem1_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARADDR),
    .I_ARID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARID),
    .I_ARLEN(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARLEN),
    .I_ARSIZE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARSIZE),
    .I_ARLOCK(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARLOCK),
    .I_ARCACHE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARCACHE),
    .I_ARQOS(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARQOS),
    .I_ARPROT(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARPROT),
    .I_ARUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARUSER),
    .I_ARBURST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARBURST),
    .I_ARREGION(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARREGION),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RID(gmem1_RID),
    .I_RUSER(gmem1_RUSER),
    .I_RRESP(gmem1_RRESP),
    .I_RLAST(gmem1_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem1_BRESP),
    .I_BID(gmem1_BID),
    .I_BUSER(gmem1_BUSER)
);

Conv_sysarr_gmem2_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM2_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM2_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM2_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM2_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM2_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM2_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM2_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM2_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM2_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM2_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM2_CACHE_VALUE ))
gmem2_m_axi_U(
    .AWVALID(m_axi_gmem2_AWVALID),
    .AWREADY(m_axi_gmem2_AWREADY),
    .AWADDR(m_axi_gmem2_AWADDR),
    .AWID(m_axi_gmem2_AWID),
    .AWLEN(m_axi_gmem2_AWLEN),
    .AWSIZE(m_axi_gmem2_AWSIZE),
    .AWBURST(m_axi_gmem2_AWBURST),
    .AWLOCK(m_axi_gmem2_AWLOCK),
    .AWCACHE(m_axi_gmem2_AWCACHE),
    .AWPROT(m_axi_gmem2_AWPROT),
    .AWQOS(m_axi_gmem2_AWQOS),
    .AWREGION(m_axi_gmem2_AWREGION),
    .AWUSER(m_axi_gmem2_AWUSER),
    .WVALID(m_axi_gmem2_WVALID),
    .WREADY(m_axi_gmem2_WREADY),
    .WDATA(m_axi_gmem2_WDATA),
    .WSTRB(m_axi_gmem2_WSTRB),
    .WLAST(m_axi_gmem2_WLAST),
    .WID(m_axi_gmem2_WID),
    .WUSER(m_axi_gmem2_WUSER),
    .ARVALID(m_axi_gmem2_ARVALID),
    .ARREADY(m_axi_gmem2_ARREADY),
    .ARADDR(m_axi_gmem2_ARADDR),
    .ARID(m_axi_gmem2_ARID),
    .ARLEN(m_axi_gmem2_ARLEN),
    .ARSIZE(m_axi_gmem2_ARSIZE),
    .ARBURST(m_axi_gmem2_ARBURST),
    .ARLOCK(m_axi_gmem2_ARLOCK),
    .ARCACHE(m_axi_gmem2_ARCACHE),
    .ARPROT(m_axi_gmem2_ARPROT),
    .ARQOS(m_axi_gmem2_ARQOS),
    .ARREGION(m_axi_gmem2_ARREGION),
    .ARUSER(m_axi_gmem2_ARUSER),
    .RVALID(m_axi_gmem2_RVALID),
    .RREADY(m_axi_gmem2_RREADY),
    .RDATA(m_axi_gmem2_RDATA),
    .RLAST(m_axi_gmem2_RLAST),
    .RID(m_axi_gmem2_RID),
    .RUSER(m_axi_gmem2_RUSER),
    .RRESP(m_axi_gmem2_RRESP),
    .BVALID(m_axi_gmem2_BVALID),
    .BREADY(m_axi_gmem2_BREADY),
    .BRESP(m_axi_gmem2_BRESP),
    .BID(m_axi_gmem2_BID),
    .BUSER(m_axi_gmem2_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem2_ARVALID),
    .I_ARREADY(gmem2_ARREADY),
    .I_ARADDR(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARADDR),
    .I_ARID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARID),
    .I_ARLEN(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARLEN),
    .I_ARSIZE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARSIZE),
    .I_ARLOCK(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARLOCK),
    .I_ARCACHE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARCACHE),
    .I_ARQOS(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARQOS),
    .I_ARPROT(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARPROT),
    .I_ARUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARUSER),
    .I_ARBURST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARBURST),
    .I_ARREGION(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARREGION),
    .I_RVALID(gmem2_RVALID),
    .I_RREADY(gmem2_RREADY),
    .I_RDATA(gmem2_RDATA),
    .I_RID(gmem2_RID),
    .I_RUSER(gmem2_RUSER),
    .I_RRESP(gmem2_RRESP),
    .I_RLAST(gmem2_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem2_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem2_WREADY),
    .I_WDATA(8'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(1'd0),
    .I_BVALID(gmem2_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem2_BRESP),
    .I_BID(gmem2_BID),
    .I_BUSER(gmem2_BUSER)
);

Conv_sysarr_gmem3_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM3_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM3_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM3_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM3_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM3_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM3_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM3_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM3_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM3_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM3_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM3_CACHE_VALUE ))
gmem3_m_axi_U(
    .AWVALID(m_axi_gmem3_AWVALID),
    .AWREADY(m_axi_gmem3_AWREADY),
    .AWADDR(m_axi_gmem3_AWADDR),
    .AWID(m_axi_gmem3_AWID),
    .AWLEN(m_axi_gmem3_AWLEN),
    .AWSIZE(m_axi_gmem3_AWSIZE),
    .AWBURST(m_axi_gmem3_AWBURST),
    .AWLOCK(m_axi_gmem3_AWLOCK),
    .AWCACHE(m_axi_gmem3_AWCACHE),
    .AWPROT(m_axi_gmem3_AWPROT),
    .AWQOS(m_axi_gmem3_AWQOS),
    .AWREGION(m_axi_gmem3_AWREGION),
    .AWUSER(m_axi_gmem3_AWUSER),
    .WVALID(m_axi_gmem3_WVALID),
    .WREADY(m_axi_gmem3_WREADY),
    .WDATA(m_axi_gmem3_WDATA),
    .WSTRB(m_axi_gmem3_WSTRB),
    .WLAST(m_axi_gmem3_WLAST),
    .WID(m_axi_gmem3_WID),
    .WUSER(m_axi_gmem3_WUSER),
    .ARVALID(m_axi_gmem3_ARVALID),
    .ARREADY(m_axi_gmem3_ARREADY),
    .ARADDR(m_axi_gmem3_ARADDR),
    .ARID(m_axi_gmem3_ARID),
    .ARLEN(m_axi_gmem3_ARLEN),
    .ARSIZE(m_axi_gmem3_ARSIZE),
    .ARBURST(m_axi_gmem3_ARBURST),
    .ARLOCK(m_axi_gmem3_ARLOCK),
    .ARCACHE(m_axi_gmem3_ARCACHE),
    .ARPROT(m_axi_gmem3_ARPROT),
    .ARQOS(m_axi_gmem3_ARQOS),
    .ARREGION(m_axi_gmem3_ARREGION),
    .ARUSER(m_axi_gmem3_ARUSER),
    .RVALID(m_axi_gmem3_RVALID),
    .RREADY(m_axi_gmem3_RREADY),
    .RDATA(m_axi_gmem3_RDATA),
    .RLAST(m_axi_gmem3_RLAST),
    .RID(m_axi_gmem3_RID),
    .RUSER(m_axi_gmem3_RUSER),
    .RRESP(m_axi_gmem3_RRESP),
    .BVALID(m_axi_gmem3_BVALID),
    .BREADY(m_axi_gmem3_BREADY),
    .BRESP(m_axi_gmem3_BRESP),
    .BID(m_axi_gmem3_BID),
    .BUSER(m_axi_gmem3_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem3_ARVALID),
    .I_ARREADY(gmem3_ARREADY),
    .I_ARADDR(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARADDR),
    .I_ARID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARID),
    .I_ARLEN(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARLEN),
    .I_ARSIZE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARSIZE),
    .I_ARLOCK(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARLOCK),
    .I_ARCACHE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARCACHE),
    .I_ARQOS(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARQOS),
    .I_ARPROT(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARPROT),
    .I_ARUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARUSER),
    .I_ARBURST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARBURST),
    .I_ARREGION(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARREGION),
    .I_RVALID(gmem3_RVALID),
    .I_RREADY(gmem3_RREADY),
    .I_RDATA(gmem3_RDATA),
    .I_RID(gmem3_RID),
    .I_RUSER(gmem3_RUSER),
    .I_RRESP(gmem3_RRESP),
    .I_RLAST(gmem3_RLAST),
    .I_AWVALID(gmem3_AWVALID),
    .I_AWREADY(gmem3_AWREADY),
    .I_AWADDR(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWADDR),
    .I_AWID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWID),
    .I_AWLEN(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWLEN),
    .I_AWSIZE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWSIZE),
    .I_AWLOCK(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWLOCK),
    .I_AWCACHE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWCACHE),
    .I_AWQOS(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWQOS),
    .I_AWPROT(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWPROT),
    .I_AWUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWUSER),
    .I_AWBURST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWBURST),
    .I_AWREGION(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWREGION),
    .I_WVALID(gmem3_WVALID),
    .I_WREADY(gmem3_WREADY),
    .I_WDATA(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WDATA),
    .I_WID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WID),
    .I_WUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WUSER),
    .I_WLAST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WLAST),
    .I_WSTRB(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WSTRB),
    .I_BVALID(gmem3_BVALID),
    .I_BREADY(gmem3_BREADY),
    .I_BRESP(gmem3_BRESP),
    .I_BID(gmem3_BID),
    .I_BUSER(gmem3_BUSER)
);

Conv_sysarr_dataflow_parent_loop_proc grp_dataflow_parent_loop_proc_fu_235(
    .param_L2_TILENUM_S(param_L2_TILENUM_S_reg_452),
    .param(param),
    .kmo(trunc_ln282_reg_482),
    .bias_in(bias_in_read_reg_442),
    .m_axi_gmem0_AWVALID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(gmem0_RLAST),
    .m_axi_gmem0_RID(gmem0_RID),
    .m_axi_gmem0_RUSER(gmem0_RUSER),
    .m_axi_gmem0_RRESP(gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .cmo(cmo_reg_189),
    .rmo(rmo_reg_223),
    .weight_in(weight_in_read_reg_437),
    .m_axi_gmem1_AWVALID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(1'b0),
    .m_axi_gmem1_AWADDR(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(1'b0),
    .m_axi_gmem1_WDATA(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(gmem1_ARREADY),
    .m_axi_gmem1_ARADDR(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(gmem1_RVALID),
    .m_axi_gmem1_RREADY(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(gmem1_RDATA),
    .m_axi_gmem1_RLAST(gmem1_RLAST),
    .m_axi_gmem1_RID(gmem1_RID),
    .m_axi_gmem1_RUSER(gmem1_RUSER),
    .m_axi_gmem1_RRESP(gmem1_RRESP),
    .m_axi_gmem1_BVALID(1'b0),
    .m_axi_gmem1_BREADY(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .hmo(trunc_ln286_reg_503),
    .wmo(trunc_ln288_reg_516),
    .data_in(data_in_read_reg_432),
    .m_axi_gmem2_AWVALID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWVALID),
    .m_axi_gmem2_AWREADY(1'b0),
    .m_axi_gmem2_AWADDR(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWADDR),
    .m_axi_gmem2_AWID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWID),
    .m_axi_gmem2_AWLEN(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWLEN),
    .m_axi_gmem2_AWSIZE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWSIZE),
    .m_axi_gmem2_AWBURST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWBURST),
    .m_axi_gmem2_AWLOCK(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWLOCK),
    .m_axi_gmem2_AWCACHE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWCACHE),
    .m_axi_gmem2_AWPROT(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWPROT),
    .m_axi_gmem2_AWQOS(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWQOS),
    .m_axi_gmem2_AWREGION(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWREGION),
    .m_axi_gmem2_AWUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_AWUSER),
    .m_axi_gmem2_WVALID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_WVALID),
    .m_axi_gmem2_WREADY(1'b0),
    .m_axi_gmem2_WDATA(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_WDATA),
    .m_axi_gmem2_WSTRB(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_WSTRB),
    .m_axi_gmem2_WLAST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_WLAST),
    .m_axi_gmem2_WID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_WID),
    .m_axi_gmem2_WUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_WUSER),
    .m_axi_gmem2_ARVALID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARVALID),
    .m_axi_gmem2_ARREADY(gmem2_ARREADY),
    .m_axi_gmem2_ARADDR(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARADDR),
    .m_axi_gmem2_ARID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARID),
    .m_axi_gmem2_ARLEN(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARLEN),
    .m_axi_gmem2_ARSIZE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARSIZE),
    .m_axi_gmem2_ARBURST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARBURST),
    .m_axi_gmem2_ARLOCK(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARLOCK),
    .m_axi_gmem2_ARCACHE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARCACHE),
    .m_axi_gmem2_ARPROT(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARPROT),
    .m_axi_gmem2_ARQOS(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARQOS),
    .m_axi_gmem2_ARREGION(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARREGION),
    .m_axi_gmem2_ARUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARUSER),
    .m_axi_gmem2_RVALID(gmem2_RVALID),
    .m_axi_gmem2_RREADY(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_RREADY),
    .m_axi_gmem2_RDATA(gmem2_RDATA),
    .m_axi_gmem2_RLAST(gmem2_RLAST),
    .m_axi_gmem2_RID(gmem2_RID),
    .m_axi_gmem2_RUSER(gmem2_RUSER),
    .m_axi_gmem2_RRESP(gmem2_RRESP),
    .m_axi_gmem2_BVALID(1'b0),
    .m_axi_gmem2_BREADY(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_BREADY),
    .m_axi_gmem2_BRESP(2'd0),
    .m_axi_gmem2_BID(1'd0),
    .m_axi_gmem2_BUSER(1'd0),
    .m_axi_gmem3_AWVALID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(gmem3_AWREADY),
    .m_axi_gmem3_AWADDR(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(gmem3_WREADY),
    .m_axi_gmem3_WDATA(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(gmem3_ARREADY),
    .m_axi_gmem3_ARADDR(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(gmem3_RVALID),
    .m_axi_gmem3_RREADY(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(gmem3_RDATA),
    .m_axi_gmem3_RLAST(gmem3_RLAST),
    .m_axi_gmem3_RID(gmem3_RID),
    .m_axi_gmem3_RUSER(gmem3_RUSER),
    .m_axi_gmem3_RRESP(gmem3_RRESP),
    .m_axi_gmem3_BVALID(gmem3_BVALID),
    .m_axi_gmem3_BREADY(grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(gmem3_BRESP),
    .m_axi_gmem3_BID(gmem3_BID),
    .m_axi_gmem3_BUSER(gmem3_BUSER),
    .conv_out(conv_out_read_reg_427),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .param_ap_vld(1'b1),
    .kmo_ap_vld(1'b1),
    .bias_in_ap_vld(1'b1),
    .cmo_ap_vld(1'b1),
    .rmo_ap_vld(1'b1),
    .weight_in_ap_vld(1'b1),
    .hmo_ap_vld(1'b1),
    .wmo_ap_vld(1'b1),
    .data_in_ap_vld(1'b1),
    .conv_out_ap_vld(1'b1),
    .ap_start(grp_dataflow_parent_loop_proc_fu_235_ap_start),
    .ap_done(grp_dataflow_parent_loop_proc_fu_235_ap_done),
    .ap_ready(grp_dataflow_parent_loop_proc_fu_235_ap_ready),
    .ap_idle(grp_dataflow_parent_loop_proc_fu_235_ap_idle),
    .ap_continue(grp_dataflow_parent_loop_proc_fu_235_ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_proc_fu_235_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_235_ap_done <= 1'b0;
        end else if ((grp_dataflow_parent_loop_proc_fu_235_ap_done == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_235_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_dataflow_parent_loop_proc_fu_235_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_235_ap_ready <= 1'b0;
        end else if ((grp_dataflow_parent_loop_proc_fu_235_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_dataflow_parent_loop_proc_fu_235_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_dataflow_parent_loop_proc_fu_235_ap_start_reg <= 1'b0;
    end else begin
        if ((((ap_sync_grp_dataflow_parent_loop_proc_fu_235_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state7)) | ((icmp_ln290_fu_416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
            grp_dataflow_parent_loop_proc_fu_235_ap_start_reg <= 1'b1;
        end else if ((grp_dataflow_parent_loop_proc_fu_235_ap_ready == 1'b1)) begin
            grp_dataflow_parent_loop_proc_fu_235_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln286_fu_390_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        cmo_reg_189 <= cmo_1_reg_498;
    end else if (((icmp_ln282_fu_364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        cmo_reg_189 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln288_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        hmo_reg_201 <= hmo_1_reg_511;
    end else if (((icmp_ln284_fu_375_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        hmo_reg_201 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln284_fu_375_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        kmo_reg_178 <= kmo_1_reg_490;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        kmo_reg_178 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
        rmo_reg_223 <= rmo_1_reg_532;
    end else if (((icmp_ln288_fu_405_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        rmo_reg_223 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln290_fu_416_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        wmo_reg_212 <= wmo_1_reg_524;
    end else if (((icmp_ln286_fu_390_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        wmo_reg_212 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        bias_in_read_reg_442 <= bias_in;
        conv_out_read_reg_427 <= conv_out;
        data_in_read_reg_432 <= data_in;
        param_L2_TILENUM_S_reg_452 <= {{param[351:320]}};
        trunc_ln282_4_reg_462 <= {{param[255:224]}};
        trunc_ln282_5_reg_467 <= {{param[287:256]}};
        trunc_ln282_6_reg_472 <= {{param[223:192]}};
        trunc_ln282_7_reg_477 <= {{param[191:160]}};
        trunc_ln_reg_457 <= {{param[319:288]}};
        weight_in_read_reg_437 <= weight_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cmo_1_reg_498 <= cmo_1_fu_380_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        hmo_1_reg_511 <= hmo_1_fu_395_p2;
        trunc_ln286_reg_503 <= trunc_ln286_fu_386_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        kmo_1_reg_490 <= kmo_1_fu_369_p2;
        trunc_ln282_reg_482 <= trunc_ln282_fu_360_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        rmo_1_reg_532 <= rmo_1_fu_421_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        trunc_ln288_reg_516 <= trunc_ln288_fu_401_p1;
        wmo_1_reg_524 <= wmo_1_fu_410_p2;
    end
end

always @ (*) begin
    if (((icmp_ln282_fu_364_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln282_fu_364_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln290_fu_416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        gmem0_ARVALID = grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln290_fu_416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        gmem0_RREADY = grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem0_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln290_fu_416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        gmem1_ARVALID = grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_ARVALID;
    end else begin
        gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln290_fu_416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        gmem1_RREADY = grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem1_RREADY;
    end else begin
        gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln290_fu_416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        gmem2_ARVALID = grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_ARVALID;
    end else begin
        gmem2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln290_fu_416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        gmem2_RREADY = grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem2_RREADY;
    end else begin
        gmem2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln290_fu_416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        gmem3_ARVALID = grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_ARVALID;
    end else begin
        gmem3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln290_fu_416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        gmem3_AWVALID = grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_AWVALID;
    end else begin
        gmem3_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln290_fu_416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        gmem3_BREADY = grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_BREADY;
    end else begin
        gmem3_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln290_fu_416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        gmem3_RREADY = grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_RREADY;
    end else begin
        gmem3_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln290_fu_416_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        gmem3_WVALID = grp_dataflow_parent_loop_proc_fu_235_m_axi_gmem3_WVALID;
    end else begin
        gmem3_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
        grp_dataflow_parent_loop_proc_fu_235_ap_continue = 1'b1;
    end else begin
        grp_dataflow_parent_loop_proc_fu_235_ap_continue = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln282_fu_364_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln284_fu_375_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln286_fu_390_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln288_fu_405_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln290_fu_416_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b0 == ap_block_state7_on_subcall_done) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state7_on_subcall_done = ((ap_sync_grp_dataflow_parent_loop_proc_fu_235_ap_ready & ap_sync_grp_dataflow_parent_loop_proc_fu_235_ap_done) == 1'b0);
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_grp_dataflow_parent_loop_proc_fu_235_ap_done = (grp_dataflow_parent_loop_proc_fu_235_ap_done | ap_sync_reg_grp_dataflow_parent_loop_proc_fu_235_ap_done);

assign ap_sync_grp_dataflow_parent_loop_proc_fu_235_ap_ready = (grp_dataflow_parent_loop_proc_fu_235_ap_ready | ap_sync_reg_grp_dataflow_parent_loop_proc_fu_235_ap_ready);

assign cmo_1_fu_380_p2 = (cmo_reg_189 + 32'd1);

assign grp_dataflow_parent_loop_proc_fu_235_ap_start = grp_dataflow_parent_loop_proc_fu_235_ap_start_reg;

assign hmo_1_fu_395_p2 = (32'd1 + hmo_reg_201);

assign icmp_ln282_fu_364_p2 = ((kmo_reg_178 == trunc_ln282_7_reg_477) ? 1'b1 : 1'b0);

assign icmp_ln284_fu_375_p2 = ((cmo_reg_189 == trunc_ln282_6_reg_472) ? 1'b1 : 1'b0);

assign icmp_ln286_fu_390_p2 = ((hmo_reg_201 == trunc_ln282_5_reg_467) ? 1'b1 : 1'b0);

assign icmp_ln288_fu_405_p2 = ((wmo_reg_212 == trunc_ln282_4_reg_462) ? 1'b1 : 1'b0);

assign icmp_ln290_fu_416_p2 = ((rmo_reg_223 == trunc_ln_reg_457) ? 1'b1 : 1'b0);

assign kmo_1_fu_369_p2 = (32'd1 + kmo_reg_178);

assign rmo_1_fu_421_p2 = (rmo_reg_223 + 32'd1);

assign trunc_ln282_fu_360_p1 = kmo_reg_178[29:0];

assign trunc_ln286_fu_386_p1 = hmo_reg_201[29:0];

assign trunc_ln288_fu_401_p1 = wmo_reg_212[29:0];

assign wmo_1_fu_410_p2 = (32'd1 + wmo_reg_212);

endmodule //Conv_sysarr
