INFO: [VRFC 10-163] Analyzing VHDL file "/home/SLDNAT001/Desktop/Xilinx/ug937-design-files/sources/sinegen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sinegen'
