
Ultrasonic_XMC_1400_Dynamic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000041e8  10001000  10001000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .VENEER_Code  00000144  2000000c  100051e8  0000800c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 Stack         00000400  20000150  00000000  00000150  2**0
                  ALLOC
  3 .data         000000b8  20000550  1000532c  00008550  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000060  20000608  000004b8  00008608  2**2
                  ALLOC
  5 .no_init      00000004  20003ffc  00003eac  00000150  2**2
                  ALLOC
  6 .debug_aranges 00000af8  00000000  00000000  00008608  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00012eb1  00000000  00000000  00009100  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002f64  00000000  00000000  0001bfb1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00006c5c  00000000  00000000  0001ef15  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000252c  00000000  00000000  00025b74  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00007d04  00000000  00000000  000280a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00003830  00000000  00000000  0002fda4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000008f8  00000000  00000000  000335d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 000007f5  00000000  00000000  00033ed0  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

10001000 <__Vectors>:
10001000:	50 05 00 20 1d 10 00 10 00 00 00 00 9d 10 00 10     P.. ............
10001010:	00 18 04 00 00 01 00 00 00 00 00 80                 ............

1000101c <Reset_Handler>:
    .thumb_func 
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler: 
/* Initialize interrupt veneer */
	ldr	r1, =eROData
1000101c:	4911      	ldr	r1, [pc, #68]	; (10001064 <__copy_data+0xe>)
	ldr	r2, =VeneerStart
1000101e:	4a12      	ldr	r2, [pc, #72]	; (10001068 <__copy_data+0x12>)
	ldr	r3, =VeneerEnd
10001020:	4b12      	ldr	r3, [pc, #72]	; (1000106c <__copy_data+0x16>)
	bl  __copy_data
10001022:	f000 f818 	bl	10001056 <__copy_data>

    ldr  r0, =SystemInit
10001026:	4812      	ldr	r0, [pc, #72]	; (10001070 <__copy_data+0x1a>)
    blx  r0
10001028:	4780      	blx	r0
	
/* Initialize data */
	ldr	r1, =DataLoadAddr
1000102a:	4912      	ldr	r1, [pc, #72]	; (10001074 <__copy_data+0x1e>)
	ldr	r2, =__data_start
1000102c:	4a12      	ldr	r2, [pc, #72]	; (10001078 <__copy_data+0x22>)
	ldr	r3, =__data_end
1000102e:	4b13      	ldr	r3, [pc, #76]	; (1000107c <__copy_data+0x26>)
	bl  __copy_data
10001030:	f000 f811 	bl	10001056 <__copy_data>

/* RAM code */
	ldr	r1, =__ram_code_load
10001034:	4912      	ldr	r1, [pc, #72]	; (10001080 <__copy_data+0x2a>)
	ldr	r2, =__ram_code_start
10001036:	4a13      	ldr	r2, [pc, #76]	; (10001084 <__copy_data+0x2e>)
	ldr	r3, =__ram_code_end
10001038:	4b13      	ldr	r3, [pc, #76]	; (10001088 <__copy_data+0x32>)
	bl  __copy_data
1000103a:	f000 f80c 	bl	10001056 <__copy_data>
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
#ifndef __SKIP_BSS_CLEAR
	ldr	r1, =__bss_start
1000103e:	4913      	ldr	r1, [pc, #76]	; (1000108c <__copy_data+0x36>)
	ldr	r2, =__bss_end
10001040:	4a13      	ldr	r2, [pc, #76]	; (10001090 <__copy_data+0x3a>)

	movs	r0, 0
10001042:	2000      	movs	r0, #0

	subs	r2, r1
10001044:	1a52      	subs	r2, r2, r1
	ble	.L_loop3_done
10001046:	dd02      	ble.n	1000104e <Reset_Handler+0x32>

.L_loop3:
	subs	r2, #4
10001048:	3a04      	subs	r2, #4
	str	r0, [r1, r2]
1000104a:	5088      	str	r0, [r1, r2]
	bgt	.L_loop3
1000104c:	dcfc      	bgt.n	10001048 <Reset_Handler+0x2c>
.L_loop3_done:
#endif /* __SKIP_BSS_CLEAR */

#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
1000104e:	4811      	ldr	r0, [pc, #68]	; (10001094 <__copy_data+0x3e>)
    blx  r0
10001050:	4780      	blx	r0
#endif

    ldr  r0, =main
10001052:	4811      	ldr	r0, [pc, #68]	; (10001098 <__copy_data+0x42>)
    blx  r0
10001054:	4780      	blx	r0

10001056 <__copy_data>:
 *    r3: end of the section to copy to
 *
 *  All addresses must be aligned to 4 bytes boundary.
 *  Uses r0
 */
	subs	r3, r2
10001056:	1a9b      	subs	r3, r3, r2
	ble	.L_loop_done
10001058:	dd03      	ble.n	10001062 <__copy_data+0xc>

.L_loop:
	subs	r3, #4
1000105a:	3b04      	subs	r3, #4
	ldr	r0, [r1,r3]
1000105c:	58c8      	ldr	r0, [r1, r3]
	str	r0, [r2,r3]
1000105e:	50d0      	str	r0, [r2, r3]
	bgt	.L_loop
10001060:	dcfb      	bgt.n	1000105a <__copy_data+0x4>

.L_loop_done:
	bx  lr
10001062:	4770      	bx	lr
    .thumb_func 
    .globl  Reset_Handler
    .type   Reset_Handler, %function
Reset_Handler: 
/* Initialize interrupt veneer */
	ldr	r1, =eROData
10001064:	100051e8 	.word	0x100051e8
	ldr	r2, =VeneerStart
10001068:	2000000c 	.word	0x2000000c
	ldr	r3, =VeneerEnd
1000106c:	20000150 	.word	0x20000150
	bl  __copy_data

    ldr  r0, =SystemInit
10001070:	100010a1 	.word	0x100010a1
    blx  r0
	
/* Initialize data */
	ldr	r1, =DataLoadAddr
10001074:	1000532c 	.word	0x1000532c
	ldr	r2, =__data_start
10001078:	20000550 	.word	0x20000550
	ldr	r3, =__data_end
1000107c:	20000608 	.word	0x20000608
	bl  __copy_data

/* RAM code */
	ldr	r1, =__ram_code_load
10001080:	100053e4 	.word	0x100053e4
	ldr	r2, =__ram_code_start
10001084:	20000608 	.word	0x20000608
	ldr	r3, =__ram_code_end
10001088:	20000608 	.word	0x20000608
 *    __bss_end__: end of the BSS section.
 *
 *  Both addresses must be aligned to 4 bytes boundary.
 */
#ifndef __SKIP_BSS_CLEAR
	ldr	r1, =__bss_start
1000108c:	20000608 	.word	0x20000608
	ldr	r2, =__bss_end
10001090:	20000664 	.word	0x20000664
	bgt	.L_loop3
.L_loop3_done:
#endif /* __SKIP_BSS_CLEAR */

#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
10001094:	10004f51 	.word	0x10004f51
    blx  r0
#endif

    ldr  r0, =main
10001098:	10002e91 	.word	0x10002e91

1000109c <HardFault_Handler>:
    
    .thumb_func
    .weak Default_handler
    .type Default_handler, %function
Default_Handler:
    b  .
1000109c:	e7fe      	b.n	1000109c <HardFault_Handler>
	...

100010a0 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
100010a0:	b580      	push	{r7, lr}
100010a2:	af00      	add	r7, sp, #0
  SystemCoreSetup();
100010a4:	f001 fada 	bl	1000265c <SystemCoreSetup>
  SystemCoreClockSetup();
100010a8:	f001 fb26 	bl	100026f8 <SystemCoreClockSetup>
}
100010ac:	46bd      	mov	sp, r7
100010ae:	bd80      	pop	{r7, pc}

100010b0 <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
100010b0:	b580      	push	{r7, lr}
100010b2:	af00      	add	r7, sp, #0
  static uint32_t IDIV, FDIV;

  IDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
100010b4:	4b2a      	ldr	r3, [pc, #168]	; (10001160 <SystemCoreClockUpdate+0xb0>)
100010b6:	681a      	ldr	r2, [r3, #0]
100010b8:	23ff      	movs	r3, #255	; 0xff
100010ba:	021b      	lsls	r3, r3, #8
100010bc:	4013      	ands	r3, r2
100010be:	0a1a      	lsrs	r2, r3, #8
100010c0:	4b28      	ldr	r3, [pc, #160]	; (10001164 <SystemCoreClockUpdate+0xb4>)
100010c2:	601a      	str	r2, [r3, #0]

  if (IDIV != 0)
100010c4:	4b27      	ldr	r3, [pc, #156]	; (10001164 <SystemCoreClockUpdate+0xb4>)
100010c6:	681b      	ldr	r3, [r3, #0]
100010c8:	2b00      	cmp	r3, #0
100010ca:	d037      	beq.n	1000113c <SystemCoreClockUpdate+0x8c>
  {
    FDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_FDIV_Msk) >> SCU_CLK_CLKCR_FDIV_Pos;
100010cc:	4b24      	ldr	r3, [pc, #144]	; (10001160 <SystemCoreClockUpdate+0xb0>)
100010ce:	681b      	ldr	r3, [r3, #0]
100010d0:	22ff      	movs	r2, #255	; 0xff
100010d2:	401a      	ands	r2, r3
100010d4:	4b24      	ldr	r3, [pc, #144]	; (10001168 <SystemCoreClockUpdate+0xb8>)
100010d6:	601a      	str	r2, [r3, #0]
    FDIV |= ((SCU_CLK->CLKCR1) & SCU_CLK_CLKCR1_FDIV_Msk) << 8;
100010d8:	4b21      	ldr	r3, [pc, #132]	; (10001160 <SystemCoreClockUpdate+0xb0>)
100010da:	69db      	ldr	r3, [r3, #28]
100010dc:	2203      	movs	r2, #3
100010de:	4013      	ands	r3, r2
100010e0:	021a      	lsls	r2, r3, #8
100010e2:	4b21      	ldr	r3, [pc, #132]	; (10001168 <SystemCoreClockUpdate+0xb8>)
100010e4:	681b      	ldr	r3, [r3, #0]
100010e6:	431a      	orrs	r2, r3
100010e8:	4b1f      	ldr	r3, [pc, #124]	; (10001168 <SystemCoreClockUpdate+0xb8>)
100010ea:	601a      	str	r2, [r3, #0]
    
    /* Fractional divider is enabled and used */
    if (((SCU_CLK->CLKCR1) & SCU_CLK_CLKCR1_DCLKSEL_Msk) == 0U)
100010ec:	4b1c      	ldr	r3, [pc, #112]	; (10001160 <SystemCoreClockUpdate+0xb0>)
100010ee:	69da      	ldr	r2, [r3, #28]
100010f0:	2380      	movs	r3, #128	; 0x80
100010f2:	009b      	lsls	r3, r3, #2
100010f4:	4013      	ands	r3, r2
100010f6:	d10e      	bne.n	10001116 <SystemCoreClockUpdate+0x66>
    {
       SystemCoreClock = ((uint32_t)((DCO1_FREQUENCY << 6U) / ((IDIV << 10) + FDIV))) << 4U;
100010f8:	4b1a      	ldr	r3, [pc, #104]	; (10001164 <SystemCoreClockUpdate+0xb4>)
100010fa:	681b      	ldr	r3, [r3, #0]
100010fc:	029a      	lsls	r2, r3, #10
100010fe:	4b1a      	ldr	r3, [pc, #104]	; (10001168 <SystemCoreClockUpdate+0xb8>)
10001100:	681b      	ldr	r3, [r3, #0]
10001102:	18d3      	adds	r3, r2, r3
10001104:	4819      	ldr	r0, [pc, #100]	; (1000116c <SystemCoreClockUpdate+0xbc>)
10001106:	1c19      	adds	r1, r3, #0
10001108:	f000 ff52 	bl	10001fb0 <__aeabi_uidiv>
1000110c:	1c03      	adds	r3, r0, #0
1000110e:	011a      	lsls	r2, r3, #4
10001110:	4b17      	ldr	r3, [pc, #92]	; (10001170 <SystemCoreClockUpdate+0xc0>)
10001112:	601a      	str	r2, [r3, #0]
10001114:	e021      	b.n	1000115a <SystemCoreClockUpdate+0xaa>
    }
    else
    {
       SystemCoreClock = ((uint32_t)((OSCHP_GetFrequency() << 6U) / ((IDIV << 10) + FDIV))) << 4U;
10001116:	f000 f82f 	bl	10001178 <OSCHP_GetFrequency>
1000111a:	1c03      	adds	r3, r0, #0
1000111c:	0199      	lsls	r1, r3, #6
1000111e:	4b11      	ldr	r3, [pc, #68]	; (10001164 <SystemCoreClockUpdate+0xb4>)
10001120:	681b      	ldr	r3, [r3, #0]
10001122:	029a      	lsls	r2, r3, #10
10001124:	4b10      	ldr	r3, [pc, #64]	; (10001168 <SystemCoreClockUpdate+0xb8>)
10001126:	681b      	ldr	r3, [r3, #0]
10001128:	18d3      	adds	r3, r2, r3
1000112a:	1c08      	adds	r0, r1, #0
1000112c:	1c19      	adds	r1, r3, #0
1000112e:	f000 ff3f 	bl	10001fb0 <__aeabi_uidiv>
10001132:	1c03      	adds	r3, r0, #0
10001134:	011a      	lsls	r2, r3, #4
10001136:	4b0e      	ldr	r3, [pc, #56]	; (10001170 <SystemCoreClockUpdate+0xc0>)
10001138:	601a      	str	r2, [r3, #0]
1000113a:	e00e      	b.n	1000115a <SystemCoreClockUpdate+0xaa>
    }
  }
  else
  {
    /* Fractional divider bypassed. */
    if (((SCU_CLK->CLKCR1) & SCU_CLK_CLKCR1_DCLKSEL_Msk) == 0U)
1000113c:	4b08      	ldr	r3, [pc, #32]	; (10001160 <SystemCoreClockUpdate+0xb0>)
1000113e:	69da      	ldr	r2, [r3, #28]
10001140:	2380      	movs	r3, #128	; 0x80
10001142:	009b      	lsls	r3, r3, #2
10001144:	4013      	ands	r3, r2
10001146:	d103      	bne.n	10001150 <SystemCoreClockUpdate+0xa0>
    {
        SystemCoreClock = DCO1_FREQUENCY;
10001148:	4b09      	ldr	r3, [pc, #36]	; (10001170 <SystemCoreClockUpdate+0xc0>)
1000114a:	4a0a      	ldr	r2, [pc, #40]	; (10001174 <SystemCoreClockUpdate+0xc4>)
1000114c:	601a      	str	r2, [r3, #0]
1000114e:	e004      	b.n	1000115a <SystemCoreClockUpdate+0xaa>
    }
    else
    {
        SystemCoreClock = OSCHP_GetFrequency();
10001150:	f000 f812 	bl	10001178 <OSCHP_GetFrequency>
10001154:	1c02      	adds	r2, r0, #0
10001156:	4b06      	ldr	r3, [pc, #24]	; (10001170 <SystemCoreClockUpdate+0xc0>)
10001158:	601a      	str	r2, [r3, #0]
    }
  }
}
1000115a:	46bd      	mov	sp, r7
1000115c:	bd80      	pop	{r7, pc}
1000115e:	46c0      	nop			; (mov r8, r8)
10001160:	40010300 	.word	0x40010300
10001164:	20000608 	.word	0x20000608
10001168:	2000060c 	.word	0x2000060c
1000116c:	b71b0000 	.word	0xb71b0000
10001170:	20003ffc 	.word	0x20003ffc
10001174:	02dc6c00 	.word	0x02dc6c00

10001178 <OSCHP_GetFrequency>:

__WEAK uint32_t OSCHP_GetFrequency(void)
{
10001178:	b580      	push	{r7, lr}
1000117a:	af00      	add	r7, sp, #0
  return OSCHP_FREQUENCY;
1000117c:	4b01      	ldr	r3, [pc, #4]	; (10001184 <OSCHP_GetFrequency+0xc>)
}
1000117e:	1c18      	adds	r0, r3, #0
10001180:	46bd      	mov	sp, r7
10001182:	bd80      	pop	{r7, pc}
10001184:	01312d00 	.word	0x01312d00

10001188 <XMC_ERU_Enable>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_ERU_Enable(XMC_ERU_t *const eru)
{
10001188:	b580      	push	{r7, lr}
1000118a:	b082      	sub	sp, #8
1000118c:	af00      	add	r7, sp, #0
1000118e:	6078      	str	r0, [r7, #4]
  XMC_UNUSED_ARG(eru);
}
10001190:	46bd      	mov	sp, r7
10001192:	b002      	add	sp, #8
10001194:	bd80      	pop	{r7, pc}
10001196:	46c0      	nop			; (mov r8, r8)

10001198 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
10001198:	b590      	push	{r4, r7, lr}
1000119a:	b085      	sub	sp, #20
1000119c:	af00      	add	r7, sp, #0
1000119e:	60f8      	str	r0, [r7, #12]
100011a0:	607a      	str	r2, [r7, #4]
100011a2:	230b      	movs	r3, #11
100011a4:	18fb      	adds	r3, r7, r3
100011a6:	1c0a      	adds	r2, r1, #0
100011a8:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
  XMC_ASSERT("XMC_GPIO_Init: Invalid input hysteresis", XMC_GPIO_CHECK_INPUT_HYSTERESIS(config->input_hysteresis));

  /* Switch to input */
  port->IOCR[pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
100011aa:	230b      	movs	r3, #11
100011ac:	18fb      	adds	r3, r7, r3
100011ae:	781b      	ldrb	r3, [r3, #0]
100011b0:	089b      	lsrs	r3, r3, #2
100011b2:	b2db      	uxtb	r3, r3
100011b4:	1c18      	adds	r0, r3, #0
100011b6:	230b      	movs	r3, #11
100011b8:	18fb      	adds	r3, r7, r3
100011ba:	781b      	ldrb	r3, [r3, #0]
100011bc:	089b      	lsrs	r3, r3, #2
100011be:	b2db      	uxtb	r3, r3
100011c0:	1c1a      	adds	r2, r3, #0
100011c2:	68fb      	ldr	r3, [r7, #12]
100011c4:	3204      	adds	r2, #4
100011c6:	0092      	lsls	r2, r2, #2
100011c8:	58d3      	ldr	r3, [r2, r3]
100011ca:	220b      	movs	r2, #11
100011cc:	18ba      	adds	r2, r7, r2
100011ce:	7812      	ldrb	r2, [r2, #0]
100011d0:	2103      	movs	r1, #3
100011d2:	400a      	ands	r2, r1
100011d4:	00d2      	lsls	r2, r2, #3
100011d6:	1c11      	adds	r1, r2, #0
100011d8:	22fc      	movs	r2, #252	; 0xfc
100011da:	408a      	lsls	r2, r1
100011dc:	43d2      	mvns	r2, r2
100011de:	401a      	ands	r2, r3
100011e0:	1c11      	adds	r1, r2, #0
100011e2:	68fb      	ldr	r3, [r7, #12]
100011e4:	1d02      	adds	r2, r0, #4
100011e6:	0092      	lsls	r2, r2, #2
100011e8:	50d1      	str	r1, [r2, r3]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
100011ea:	68fb      	ldr	r3, [r7, #12]
100011ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
100011ee:	220b      	movs	r2, #11
100011f0:	18ba      	adds	r2, r7, r2
100011f2:	7812      	ldrb	r2, [r2, #0]
100011f4:	0052      	lsls	r2, r2, #1
100011f6:	1c11      	adds	r1, r2, #0
100011f8:	2203      	movs	r2, #3
100011fa:	408a      	lsls	r2, r1
100011fc:	43d2      	mvns	r2, r2
100011fe:	401a      	ands	r2, r3
10001200:	68fb      	ldr	r3, [r7, #12]
10001202:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set input hysteresis */
  port->PHCR[(uint32_t)pin >> 3U] &= ~(uint32_t)((uint32_t)PORT_PHCR_Msk << ((uint32_t)PORT_PHCR_Size * ((uint32_t)pin & 0x7U)));
10001204:	230b      	movs	r3, #11
10001206:	18fb      	adds	r3, r7, r3
10001208:	781b      	ldrb	r3, [r3, #0]
1000120a:	08db      	lsrs	r3, r3, #3
1000120c:	b2db      	uxtb	r3, r3
1000120e:	1c18      	adds	r0, r3, #0
10001210:	230b      	movs	r3, #11
10001212:	18fb      	adds	r3, r7, r3
10001214:	781b      	ldrb	r3, [r3, #0]
10001216:	08db      	lsrs	r3, r3, #3
10001218:	b2db      	uxtb	r3, r3
1000121a:	1c1a      	adds	r2, r3, #0
1000121c:	68fb      	ldr	r3, [r7, #12]
1000121e:	3210      	adds	r2, #16
10001220:	0092      	lsls	r2, r2, #2
10001222:	58d3      	ldr	r3, [r2, r3]
10001224:	220b      	movs	r2, #11
10001226:	18ba      	adds	r2, r7, r2
10001228:	7812      	ldrb	r2, [r2, #0]
1000122a:	2107      	movs	r1, #7
1000122c:	400a      	ands	r2, r1
1000122e:	0092      	lsls	r2, r2, #2
10001230:	1c11      	adds	r1, r2, #0
10001232:	2204      	movs	r2, #4
10001234:	408a      	lsls	r2, r1
10001236:	43d2      	mvns	r2, r2
10001238:	401a      	ands	r2, r3
1000123a:	1c11      	adds	r1, r2, #0
1000123c:	68fb      	ldr	r3, [r7, #12]
1000123e:	1c02      	adds	r2, r0, #0
10001240:	3210      	adds	r2, #16
10001242:	0092      	lsls	r2, r2, #2
10001244:	50d1      	str	r1, [r2, r3]
  port->PHCR[(uint32_t)pin >> 3U] |= (uint32_t)config->input_hysteresis << ((uint32_t)PORT_PHCR_Size * ((uint32_t)pin & 0x7U));
10001246:	230b      	movs	r3, #11
10001248:	18fb      	adds	r3, r7, r3
1000124a:	781b      	ldrb	r3, [r3, #0]
1000124c:	08db      	lsrs	r3, r3, #3
1000124e:	b2db      	uxtb	r3, r3
10001250:	1c18      	adds	r0, r3, #0
10001252:	230b      	movs	r3, #11
10001254:	18fb      	adds	r3, r7, r3
10001256:	781b      	ldrb	r3, [r3, #0]
10001258:	08db      	lsrs	r3, r3, #3
1000125a:	b2db      	uxtb	r3, r3
1000125c:	1c1a      	adds	r2, r3, #0
1000125e:	68fb      	ldr	r3, [r7, #12]
10001260:	3210      	adds	r2, #16
10001262:	0092      	lsls	r2, r2, #2
10001264:	58d2      	ldr	r2, [r2, r3]
10001266:	687b      	ldr	r3, [r7, #4]
10001268:	785b      	ldrb	r3, [r3, #1]
1000126a:	1c1c      	adds	r4, r3, #0
1000126c:	230b      	movs	r3, #11
1000126e:	18fb      	adds	r3, r7, r3
10001270:	781b      	ldrb	r3, [r3, #0]
10001272:	2107      	movs	r1, #7
10001274:	400b      	ands	r3, r1
10001276:	009b      	lsls	r3, r3, #2
10001278:	409c      	lsls	r4, r3
1000127a:	1c23      	adds	r3, r4, #0
1000127c:	431a      	orrs	r2, r3
1000127e:	1c11      	adds	r1, r2, #0
10001280:	68fb      	ldr	r3, [r7, #12]
10001282:	1c02      	adds	r2, r0, #0
10001284:	3210      	adds	r2, #16
10001286:	0092      	lsls	r2, r2, #2
10001288:	50d1      	str	r1, [r2, r3]

  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
1000128a:	68fb      	ldr	r3, [r7, #12]
1000128c:	4a20      	ldr	r2, [pc, #128]	; (10001310 <XMC_GPIO_Init+0x178>)
1000128e:	4293      	cmp	r3, r2
10001290:	d10b      	bne.n	100012aa <XMC_GPIO_Init+0x112>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
10001292:	68fb      	ldr	r3, [r7, #12]
10001294:	6e1b      	ldr	r3, [r3, #96]	; 0x60
10001296:	220b      	movs	r2, #11
10001298:	18ba      	adds	r2, r7, r2
1000129a:	7812      	ldrb	r2, [r2, #0]
1000129c:	2101      	movs	r1, #1
1000129e:	4091      	lsls	r1, r2
100012a0:	1c0a      	adds	r2, r1, #0
100012a2:	43d2      	mvns	r2, r2
100012a4:	401a      	ands	r2, r3
100012a6:	68fb      	ldr	r3, [r7, #12]
100012a8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if ((config->mode & XMC_GPIO_MODE_OE) != 0)
100012aa:	687b      	ldr	r3, [r7, #4]
100012ac:	781b      	ldrb	r3, [r3, #0]
100012ae:	b2db      	uxtb	r3, r3
100012b0:	b25b      	sxtb	r3, r3
100012b2:	2b00      	cmp	r3, #0
100012b4:	da07      	bge.n	100012c6 <XMC_GPIO_Init+0x12e>
  {
    /* If output is enabled */

    /* Set output level */
    port->OMR = (uint32_t)config->output_level << pin;
100012b6:	687b      	ldr	r3, [r7, #4]
100012b8:	685a      	ldr	r2, [r3, #4]
100012ba:	230b      	movs	r3, #11
100012bc:	18fb      	adds	r3, r7, r3
100012be:	781b      	ldrb	r3, [r3, #0]
100012c0:	409a      	lsls	r2, r3
100012c2:	68fb      	ldr	r3, [r7, #12]
100012c4:	605a      	str	r2, [r3, #4]
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << (PORT_IOCR_PC_Size * (pin & 0x3U));
100012c6:	230b      	movs	r3, #11
100012c8:	18fb      	adds	r3, r7, r3
100012ca:	781b      	ldrb	r3, [r3, #0]
100012cc:	089b      	lsrs	r3, r3, #2
100012ce:	b2db      	uxtb	r3, r3
100012d0:	1c18      	adds	r0, r3, #0
100012d2:	230b      	movs	r3, #11
100012d4:	18fb      	adds	r3, r7, r3
100012d6:	781b      	ldrb	r3, [r3, #0]
100012d8:	089b      	lsrs	r3, r3, #2
100012da:	b2db      	uxtb	r3, r3
100012dc:	1c1a      	adds	r2, r3, #0
100012de:	68fb      	ldr	r3, [r7, #12]
100012e0:	3204      	adds	r2, #4
100012e2:	0092      	lsls	r2, r2, #2
100012e4:	58d2      	ldr	r2, [r2, r3]
100012e6:	687b      	ldr	r3, [r7, #4]
100012e8:	781b      	ldrb	r3, [r3, #0]
100012ea:	1c1c      	adds	r4, r3, #0
100012ec:	230b      	movs	r3, #11
100012ee:	18fb      	adds	r3, r7, r3
100012f0:	781b      	ldrb	r3, [r3, #0]
100012f2:	2103      	movs	r1, #3
100012f4:	400b      	ands	r3, r1
100012f6:	00db      	lsls	r3, r3, #3
100012f8:	409c      	lsls	r4, r3
100012fa:	1c23      	adds	r3, r4, #0
100012fc:	431a      	orrs	r2, r3
100012fe:	1c11      	adds	r1, r2, #0
10001300:	68fb      	ldr	r3, [r7, #12]
10001302:	1d02      	adds	r2, r0, #4
10001304:	0092      	lsls	r2, r2, #2
10001306:	50d1      	str	r1, [r2, r3]
}
10001308:	46bd      	mov	sp, r7
1000130a:	b005      	add	sp, #20
1000130c:	bd90      	pop	{r4, r7, pc}
1000130e:	46c0      	nop			; (mov r8, r8)
10001310:	40040200 	.word	0x40040200

10001314 <XMC_SCU_LockProtectedBits>:
#endif
}

/* API to lock protected bitfields from being modified */
void XMC_SCU_LockProtectedBits(void)
{
10001314:	b580      	push	{r7, lr}
10001316:	af00      	add	r7, sp, #0
  SCU_GENERAL->PASSWD = SCU_GCU_PASSWD_PROT_ENABLE;
10001318:	4b02      	ldr	r3, [pc, #8]	; (10001324 <XMC_SCU_LockProtectedBits+0x10>)
1000131a:	22c3      	movs	r2, #195	; 0xc3
1000131c:	625a      	str	r2, [r3, #36]	; 0x24
}
1000131e:	46bd      	mov	sp, r7
10001320:	bd80      	pop	{r7, pc}
10001322:	46c0      	nop			; (mov r8, r8)
10001324:	40010000 	.word	0x40010000

10001328 <XMC_SCU_UnlockProtectedBits>:

/* API to make protected bitfields available for modification */
void XMC_SCU_UnlockProtectedBits(void)
{
10001328:	b580      	push	{r7, lr}
1000132a:	af00      	add	r7, sp, #0
  SCU_GENERAL->PASSWD = SCU_GCU_PASSWD_PROT_DISABLE;
1000132c:	4b05      	ldr	r3, [pc, #20]	; (10001344 <XMC_SCU_UnlockProtectedBits+0x1c>)
1000132e:	22c0      	movs	r2, #192	; 0xc0
10001330:	625a      	str	r2, [r3, #36]	; 0x24

  while (((SCU_GENERAL->PASSWD) & SCU_GENERAL_PASSWD_PROTS_Msk))
10001332:	46c0      	nop			; (mov r8, r8)
10001334:	4b03      	ldr	r3, [pc, #12]	; (10001344 <XMC_SCU_UnlockProtectedBits+0x1c>)
10001336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
10001338:	2204      	movs	r2, #4
1000133a:	4013      	ands	r3, r2
1000133c:	d1fa      	bne.n	10001334 <XMC_SCU_UnlockProtectedBits+0xc>
  {
    /* Loop until the lock is removed */
  }
}
1000133e:	46bd      	mov	sp, r7
10001340:	bd80      	pop	{r7, pc}
10001342:	46c0      	nop			; (mov r8, r8)
10001344:	40010000 	.word	0x40010000

10001348 <XMC_SCU_CLOCK_Init>:
}


/* API which initializes the clock tree ofthe device */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
10001348:	b580      	push	{r7, lr}
1000134a:	b086      	sub	sp, #24
1000134c:	af00      	add	r7, sp, #0
1000134e:	6078      	str	r0, [r7, #4]
  /* Remove protection */
  XMC_SCU_UnlockProtectedBits();
10001350:	f7ff ffea 	bl	10001328 <XMC_SCU_UnlockProtectedBits>

#if (UC_SERIES == XMC14)
  /* OSCHP source selection - OSC mode */

  if (config->oschp_mode != XMC_SCU_CLOCK_OSCHP_MODE_DISABLED)
10001354:	687b      	ldr	r3, [r7, #4]
10001356:	799b      	ldrb	r3, [r3, #6]
10001358:	2b30      	cmp	r3, #48	; 0x30
1000135a:	d053      	beq.n	10001404 <XMC_SCU_CLOCK_Init+0xbc>
  {
    if (OSCHP_GetFrequency() > 20000000U)
1000135c:	f7ff ff0c 	bl	10001178 <OSCHP_GetFrequency>
10001360:	1e02      	subs	r2, r0, #0
10001362:	4b49      	ldr	r3, [pc, #292]	; (10001488 <XMC_SCU_CLOCK_Init+0x140>)
10001364:	429a      	cmp	r2, r3
10001366:	d909      	bls.n	1000137c <XMC_SCU_CLOCK_Init+0x34>
    {
      SCU_ANALOG->ANAOSCHPCTRL |= (uint16_t)SCU_ANALOG_ANAOSCHPCTRL_HYSCTRL_Msk;
10001368:	4a48      	ldr	r2, [pc, #288]	; (1000148c <XMC_SCU_CLOCK_Init+0x144>)
1000136a:	4948      	ldr	r1, [pc, #288]	; (1000148c <XMC_SCU_CLOCK_Init+0x144>)
1000136c:	2390      	movs	r3, #144	; 0x90
1000136e:	5acb      	ldrh	r3, [r1, r3]
10001370:	b29b      	uxth	r3, r3
10001372:	2140      	movs	r1, #64	; 0x40
10001374:	430b      	orrs	r3, r1
10001376:	b299      	uxth	r1, r3
10001378:	2390      	movs	r3, #144	; 0x90
1000137a:	52d1      	strh	r1, [r2, r3]
    }

    SCU_ANALOG->ANAOSCHPCTRL = (uint16_t)(SCU_ANALOG->ANAOSCHPCTRL & ~(SCU_ANALOG_ANAOSCHPCTRL_SHBY_Msk | SCU_ANALOG_ANAOSCHPCTRL_MODE_Msk)) |
1000137c:	4a43      	ldr	r2, [pc, #268]	; (1000148c <XMC_SCU_CLOCK_Init+0x144>)
1000137e:	4943      	ldr	r1, [pc, #268]	; (1000148c <XMC_SCU_CLOCK_Init+0x144>)
10001380:	2390      	movs	r3, #144	; 0x90
10001382:	5acb      	ldrh	r3, [r1, r3]
10001384:	b29b      	uxth	r3, r3
10001386:	b29b      	uxth	r3, r3
10001388:	1c19      	adds	r1, r3, #0
1000138a:	2332      	movs	r3, #50	; 0x32
1000138c:	4399      	bics	r1, r3
1000138e:	1c0b      	adds	r3, r1, #0
10001390:	b299      	uxth	r1, r3
                               config->oschp_mode;
10001392:	687b      	ldr	r3, [r7, #4]
10001394:	799b      	ldrb	r3, [r3, #6]
    if (OSCHP_GetFrequency() > 20000000U)
    {
      SCU_ANALOG->ANAOSCHPCTRL |= (uint16_t)SCU_ANALOG_ANAOSCHPCTRL_HYSCTRL_Msk;
    }

    SCU_ANALOG->ANAOSCHPCTRL = (uint16_t)(SCU_ANALOG->ANAOSCHPCTRL & ~(SCU_ANALOG_ANAOSCHPCTRL_SHBY_Msk | SCU_ANALOG_ANAOSCHPCTRL_MODE_Msk)) |
10001396:	b29b      	uxth	r3, r3
10001398:	430b      	orrs	r3, r1
1000139a:	b29b      	uxth	r3, r3
1000139c:	b299      	uxth	r1, r3
1000139e:	2390      	movs	r3, #144	; 0x90
100013a0:	52d1      	strh	r1, [r2, r3]
                               config->oschp_mode;

    do
    {
      /* clear the status bit before restarting the detection. */
      SCU_INTERRUPT->SRCLR1 = SCU_INTERRUPT_SRCLR1_LOECI_Msk;
100013a2:	4b3b      	ldr	r3, [pc, #236]	; (10001490 <XMC_SCU_CLOCK_Init+0x148>)
100013a4:	2202      	movs	r2, #2
100013a6:	629a      	str	r2, [r3, #40]	; 0x28

      /* According to errata SCU_CM.023, to reset the XOWD it is needed to disable/enable the watchdog,
         keeping in between at least one DCO2 cycle */

      /* Disable XOWD */
      SCU_CLK->OSCCSR &= ~SCU_CLK_OSCCSR_XOWDEN_Msk;
100013a8:	4b3a      	ldr	r3, [pc, #232]	; (10001494 <XMC_SCU_CLOCK_Init+0x14c>)
100013aa:	4a3a      	ldr	r2, [pc, #232]	; (10001494 <XMC_SCU_CLOCK_Init+0x14c>)
100013ac:	6952      	ldr	r2, [r2, #20]
100013ae:	493a      	ldr	r1, [pc, #232]	; (10001498 <XMC_SCU_CLOCK_Init+0x150>)
100013b0:	400a      	ands	r2, r1
100013b2:	615a      	str	r2, [r3, #20]
100013b4:	4b39      	ldr	r3, [pc, #228]	; (1000149c <XMC_SCU_CLOCK_Init+0x154>)
100013b6:	617b      	str	r3, [r7, #20]
100013b8:	e000      	b.n	100013bc <XMC_SCU_CLOCK_Init+0x74>
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
  {
    __NOP();
100013ba:	46c0      	nop			; (mov r8, r8)

#if UC_SERIES == XMC14
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
100013bc:	697b      	ldr	r3, [r7, #20]
100013be:	3b01      	subs	r3, #1
100013c0:	617b      	str	r3, [r7, #20]
100013c2:	697b      	ldr	r3, [r7, #20]
100013c4:	2b00      	cmp	r3, #0
100013c6:	d1f8      	bne.n	100013ba <XMC_SCU_CLOCK_Init+0x72>
      /* Clock domains synchronization, at least 1 DCO2 cycle */
      /* delay value calculation assuming worst case DCO1=48Mhz and 3cycles per delay iteration */
      delay(538);

      /* Enable XOWD */
      SCU_CLK->OSCCSR |= SCU_CLK_OSCCSR_XOWDEN_Msk | SCU_CLK_OSCCSR_XOWDRES_Msk;
100013c8:	4b32      	ldr	r3, [pc, #200]	; (10001494 <XMC_SCU_CLOCK_Init+0x14c>)
100013ca:	4a32      	ldr	r2, [pc, #200]	; (10001494 <XMC_SCU_CLOCK_Init+0x14c>)
100013cc:	6952      	ldr	r2, [r2, #20]
100013ce:	21c0      	movs	r1, #192	; 0xc0
100013d0:	0489      	lsls	r1, r1, #18
100013d2:	430a      	orrs	r2, r1
100013d4:	615a      	str	r2, [r3, #20]

      /* OSCCSR.XOWDRES bit will be automatically reset to 0 after XOWD is reset */
      while (SCU_CLK->OSCCSR & SCU_CLK_OSCCSR_XOWDRES_Msk);
100013d6:	46c0      	nop			; (mov r8, r8)
100013d8:	4b2e      	ldr	r3, [pc, #184]	; (10001494 <XMC_SCU_CLOCK_Init+0x14c>)
100013da:	695a      	ldr	r2, [r3, #20]
100013dc:	2380      	movs	r3, #128	; 0x80
100013de:	045b      	lsls	r3, r3, #17
100013e0:	4013      	ands	r3, r2
100013e2:	d1f9      	bne.n	100013d8 <XMC_SCU_CLOCK_Init+0x90>
100013e4:	4b2e      	ldr	r3, [pc, #184]	; (100014a0 <XMC_SCU_CLOCK_Init+0x158>)
100013e6:	613b      	str	r3, [r7, #16]
100013e8:	e000      	b.n	100013ec <XMC_SCU_CLOCK_Init+0xa4>
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
  {
    __NOP();
100013ea:	46c0      	nop			; (mov r8, r8)

#if UC_SERIES == XMC14
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
100013ec:	693b      	ldr	r3, [r7, #16]
100013ee:	3b01      	subs	r3, #1
100013f0:	613b      	str	r3, [r7, #16]
100013f2:	693b      	ldr	r3, [r7, #16]
100013f4:	2b00      	cmp	r3, #0
100013f6:	d1f8      	bne.n	100013ea <XMC_SCU_CLOCK_Init+0xa2>
      /* Wait a at least 5 DCO2 cycles for the update of the XTAL OWD result */
      /* delay value calculation assuming worst case DCO1=48Mhz and 3cycles per delay iteration */
      delay(2685);

    }
    while (SCU_INTERRUPT->SRRAW1 & SCU_INTERRUPT_SRRAW1_LOECI_Msk);
100013f8:	4b25      	ldr	r3, [pc, #148]	; (10001490 <XMC_SCU_CLOCK_Init+0x148>)
100013fa:	6a1b      	ldr	r3, [r3, #32]
100013fc:	2202      	movs	r2, #2
100013fe:	4013      	ands	r3, r2
10001400:	d1cf      	bne.n	100013a2 <XMC_SCU_CLOCK_Init+0x5a>
10001402:	e009      	b.n	10001418 <XMC_SCU_CLOCK_Init+0xd0>
  }
  else /* (config->oschp_mode == XMC_SCU_CLOCK_OSCHP_MODE_DISABLED) */
  {
    SCU_ANALOG->ANAOSCHPCTRL |= SCU_ANALOG_ANAOSCHPCTRL_MODE_Msk;
10001404:	4a21      	ldr	r2, [pc, #132]	; (1000148c <XMC_SCU_CLOCK_Init+0x144>)
10001406:	4921      	ldr	r1, [pc, #132]	; (1000148c <XMC_SCU_CLOCK_Init+0x144>)
10001408:	2390      	movs	r3, #144	; 0x90
1000140a:	5acb      	ldrh	r3, [r1, r3]
1000140c:	b29b      	uxth	r3, r3
1000140e:	2130      	movs	r1, #48	; 0x30
10001410:	430b      	orrs	r3, r1
10001412:	b299      	uxth	r1, r3
10001414:	2390      	movs	r3, #144	; 0x90
10001416:	52d1      	strh	r1, [r2, r3]
  }

  SCU_ANALOG->ANAOSCLPCTRL = (uint16_t)config->osclp_mode;
10001418:	4a1c      	ldr	r2, [pc, #112]	; (1000148c <XMC_SCU_CLOCK_Init+0x144>)
1000141a:	687b      	ldr	r3, [r7, #4]
1000141c:	79db      	ldrb	r3, [r3, #7]
1000141e:	b299      	uxth	r1, r3
10001420:	238c      	movs	r3, #140	; 0x8c
10001422:	52d1      	strh	r1, [r2, r3]
#ifndef DISABLE_WAIT_RTC_XTAL_OSC_STARTUP
  if (config->osclp_mode == XMC_SCU_CLOCK_OSCLP_MODE_OSC)
10001424:	687b      	ldr	r3, [r7, #4]
10001426:	79db      	ldrb	r3, [r3, #7]
10001428:	2b00      	cmp	r3, #0
1000142a:	d109      	bne.n	10001440 <XMC_SCU_CLOCK_Init+0xf8>
1000142c:	4b1d      	ldr	r3, [pc, #116]	; (100014a4 <XMC_SCU_CLOCK_Init+0x15c>)
1000142e:	60fb      	str	r3, [r7, #12]
10001430:	e000      	b.n	10001434 <XMC_SCU_CLOCK_Init+0xec>
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
  {
    __NOP();
10001432:	46c0      	nop			; (mov r8, r8)

#if UC_SERIES == XMC14
/* This is a local function used to generate the delay until register get updated with new configured value.  */
__STATIC_FORCEINLINE void delay(uint32_t cycles)
{
  while (--cycles > 0U)
10001434:	68fb      	ldr	r3, [r7, #12]
10001436:	3b01      	subs	r3, #1
10001438:	60fb      	str	r3, [r7, #12]
1000143a:	68fb      	ldr	r3, [r7, #12]
1000143c:	2b00      	cmp	r3, #0
1000143e:	d1f8      	bne.n	10001432 <XMC_SCU_CLOCK_Init+0xea>
    /* Wait oscillator startup time ~5s */
    delay(6500000);
  }
#endif

  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
10001440:	4b14      	ldr	r3, [pc, #80]	; (10001494 <XMC_SCU_CLOCK_Init+0x14c>)
10001442:	4a14      	ldr	r2, [pc, #80]	; (10001494 <XMC_SCU_CLOCK_Init+0x14c>)
10001444:	69d2      	ldr	r2, [r2, #28]
10001446:	4918      	ldr	r1, [pc, #96]	; (100014a8 <XMC_SCU_CLOCK_Init+0x160>)
10001448:	400a      	ands	r2, r1
                    config->dclk_src;
1000144a:	6879      	ldr	r1, [r7, #4]
1000144c:	8889      	ldrh	r1, [r1, #4]
    /* Wait oscillator startup time ~5s */
    delay(6500000);
  }
#endif

  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
1000144e:	430a      	orrs	r2, r1
10001450:	61da      	str	r2, [r3, #28]
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
10001452:	4a10      	ldr	r2, [pc, #64]	; (10001494 <XMC_SCU_CLOCK_Init+0x14c>)
10001454:	4b0f      	ldr	r3, [pc, #60]	; (10001494 <XMC_SCU_CLOCK_Init+0x14c>)
10001456:	681b      	ldr	r3, [r3, #0]
10001458:	4914      	ldr	r1, [pc, #80]	; (100014ac <XMC_SCU_CLOCK_Init+0x164>)
1000145a:	4019      	ands	r1, r3
                   config->rtc_src |
1000145c:	687b      	ldr	r3, [r7, #4]
1000145e:	68db      	ldr	r3, [r3, #12]
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
10001460:	4319      	orrs	r1, r3
                   config->rtc_src |
                   config->pclk_src;
10001462:	687b      	ldr	r3, [r7, #4]
10001464:	689b      	ldr	r3, [r3, #8]
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
                   config->rtc_src |
10001466:	430b      	orrs	r3, r1
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & ~SCU_CLK_CLKCR1_DCLKSEL_Msk) |
                    config->dclk_src;

#endif
  /* Update PCLK selection mux. */
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_PCLKSEL_Msk | SCU_CLK_CLKCR_RTCCLKSEL_Msk)) |
10001468:	6013      	str	r3, [r2, #0]
                   config->rtc_src |
                   config->pclk_src;

  /* Close the lock opened above. */
  XMC_SCU_LockProtectedBits();
1000146a:	f7ff ff53 	bl	10001314 <XMC_SCU_LockProtectedBits>

  /* Update the dividers now */
  XMC_SCU_CLOCK_ScaleMCLKFrequency(config->idiv, config->fdiv);
1000146e:	687b      	ldr	r3, [r7, #4]
10001470:	789b      	ldrb	r3, [r3, #2]
10001472:	1c1a      	adds	r2, r3, #0
10001474:	687b      	ldr	r3, [r7, #4]
10001476:	881b      	ldrh	r3, [r3, #0]
10001478:	1c10      	adds	r0, r2, #0
1000147a:	1c19      	adds	r1, r3, #0
1000147c:	f000 f832 	bl	100014e4 <XMC_SCU_CLOCK_ScaleMCLKFrequency>

}
10001480:	46bd      	mov	sp, r7
10001482:	b006      	add	sp, #24
10001484:	bd80      	pop	{r7, pc}
10001486:	46c0      	nop			; (mov r8, r8)
10001488:	01312d00 	.word	0x01312d00
1000148c:	40011000 	.word	0x40011000
10001490:	40010038 	.word	0x40010038
10001494:	40010300 	.word	0x40010300
10001498:	fdffffff 	.word	0xfdffffff
1000149c:	0000021a 	.word	0x0000021a
100014a0:	00000a7d 	.word	0x00000a7d
100014a4:	00632ea0 	.word	0x00632ea0
100014a8:	fffffdff 	.word	0xfffffdff
100014ac:	fff0ffff 	.word	0xfff0ffff

100014b0 <XMC_SCU_CLOCK_UngatePeripheralClock>:
  XMC_SCU_LockProtectedBits();
}

/* API which ungates a clock note at its source */
void XMC_SCU_CLOCK_UngatePeripheralClock(const XMC_SCU_PERIPHERAL_CLOCK_t peripheral)
{
100014b0:	b580      	push	{r7, lr}
100014b2:	b082      	sub	sp, #8
100014b4:	af00      	add	r7, sp, #0
100014b6:	6078      	str	r0, [r7, #4]
  XMC_SCU_UnlockProtectedBits();
100014b8:	f7ff ff36 	bl	10001328 <XMC_SCU_UnlockProtectedBits>
  SCU_CLK->CGATCLR0 |= (uint32_t)peripheral;
100014bc:	4b08      	ldr	r3, [pc, #32]	; (100014e0 <XMC_SCU_CLOCK_UngatePeripheralClock+0x30>)
100014be:	4a08      	ldr	r2, [pc, #32]	; (100014e0 <XMC_SCU_CLOCK_UngatePeripheralClock+0x30>)
100014c0:	6911      	ldr	r1, [r2, #16]
100014c2:	687a      	ldr	r2, [r7, #4]
100014c4:	430a      	orrs	r2, r1
100014c6:	611a      	str	r2, [r3, #16]
  while ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_VDDC2LOW_Msk)
100014c8:	46c0      	nop			; (mov r8, r8)
100014ca:	4b05      	ldr	r3, [pc, #20]	; (100014e0 <XMC_SCU_CLOCK_UngatePeripheralClock+0x30>)
100014cc:	681a      	ldr	r2, [r3, #0]
100014ce:	2380      	movs	r3, #128	; 0x80
100014d0:	05db      	lsls	r3, r3, #23
100014d2:	4013      	ands	r3, r2
100014d4:	d1f9      	bne.n	100014ca <XMC_SCU_CLOCK_UngatePeripheralClock+0x1a>
  {
    /* Wait voltage suply stabilization */
  }
  XMC_SCU_LockProtectedBits();
100014d6:	f7ff ff1d 	bl	10001314 <XMC_SCU_LockProtectedBits>
}
100014da:	46bd      	mov	sp, r7
100014dc:	b002      	add	sp, #8
100014de:	bd80      	pop	{r7, pc}
100014e0:	40010300 	.word	0x40010300

100014e4 <XMC_SCU_CLOCK_ScaleMCLKFrequency>:
}


/* A utility routine which updates the fractional dividers in steps */
void XMC_SCU_CLOCK_ScaleMCLKFrequency(uint32_t idiv, uint32_t fdiv)
{
100014e4:	b580      	push	{r7, lr}
100014e6:	b084      	sub	sp, #16
100014e8:	af00      	add	r7, sp, #0
100014ea:	6078      	str	r0, [r7, #4]
100014ec:	6039      	str	r1, [r7, #0]
  /* Find out current and target value of idiv */
  uint32_t curr_idiv;

  XMC_SCU_UnlockProtectedBits();
100014ee:	f7ff ff1b 	bl	10001328 <XMC_SCU_UnlockProtectedBits>

  /* Take a snapshot of value already programmed into IDIV */
  curr_idiv = (SCU_CLK->CLKCR & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
100014f2:	4b27      	ldr	r3, [pc, #156]	; (10001590 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
100014f4:	681a      	ldr	r2, [r3, #0]
100014f6:	23ff      	movs	r3, #255	; 0xff
100014f8:	021b      	lsls	r3, r3, #8
100014fa:	4013      	ands	r3, r2
100014fc:	0a1b      	lsrs	r3, r3, #8
100014fe:	60fb      	str	r3, [r7, #12]

#if (UC_SERIES == XMC14)
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & (uint32_t)~(SCU_CLK_CLKCR1_FDIV_Msk)) |
10001500:	4b23      	ldr	r3, [pc, #140]	; (10001590 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
10001502:	4a23      	ldr	r2, [pc, #140]	; (10001590 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
10001504:	69d2      	ldr	r2, [r2, #28]
10001506:	2103      	movs	r1, #3
10001508:	438a      	bics	r2, r1
1000150a:	1c11      	adds	r1, r2, #0
                    (uint32_t)((fdiv >> 8U) << SCU_CLK_CLKCR1_FDIV_Pos);
1000150c:	683a      	ldr	r2, [r7, #0]
1000150e:	0a12      	lsrs	r2, r2, #8

  /* Take a snapshot of value already programmed into IDIV */
  curr_idiv = (SCU_CLK->CLKCR & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;

#if (UC_SERIES == XMC14)
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & (uint32_t)~(SCU_CLK_CLKCR1_FDIV_Msk)) |
10001510:	430a      	orrs	r2, r1
10001512:	61da      	str	r2, [r3, #28]
                    (uint32_t)((fdiv >> 8U) << SCU_CLK_CLKCR1_FDIV_Pos);

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10001514:	4b1e      	ldr	r3, [pc, #120]	; (10001590 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
10001516:	4a1e      	ldr	r2, [pc, #120]	; (10001590 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
10001518:	6812      	ldr	r2, [r2, #0]
1000151a:	491e      	ldr	r1, [pc, #120]	; (10001594 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xb0>)
1000151c:	4011      	ands	r1, r2
                   (uint32_t)((fdiv & 0xffU) << SCU_CLK_CLKCR_FDIV_Pos) |
1000151e:	683a      	ldr	r2, [r7, #0]
10001520:	20ff      	movs	r0, #255	; 0xff
10001522:	4002      	ands	r2, r0

#if (UC_SERIES == XMC14)
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & (uint32_t)~(SCU_CLK_CLKCR1_FDIV_Msk)) |
                    (uint32_t)((fdiv >> 8U) << SCU_CLK_CLKCR1_FDIV_Pos);

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10001524:	430a      	orrs	r2, r1
                   (uint32_t)((fdiv & 0xffU) << SCU_CLK_CLKCR_FDIV_Pos) |
10001526:	491c      	ldr	r1, [pc, #112]	; (10001598 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xb4>)
10001528:	430a      	orrs	r2, r1

#if (UC_SERIES == XMC14)
  SCU_CLK->CLKCR1 = (SCU_CLK->CLKCR1 & (uint32_t)~(SCU_CLK_CLKCR1_FDIV_Msk)) |
                    (uint32_t)((fdiv >> 8U) << SCU_CLK_CLKCR1_FDIV_Pos);

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
1000152a:	601a      	str	r2, [r3, #0]
  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_FDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
                   (uint32_t)(fdiv << SCU_CLK_CLKCR_FDIV_Pos) |
                   (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
#endif

  while ((SCU_CLK->CLKCR)& SCU_CLK_CLKCR_VDDC2LOW_Msk)
1000152c:	46c0      	nop			; (mov r8, r8)
1000152e:	4b18      	ldr	r3, [pc, #96]	; (10001590 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
10001530:	681a      	ldr	r2, [r3, #0]
10001532:	2380      	movs	r3, #128	; 0x80
10001534:	05db      	lsls	r3, r3, #23
10001536:	4013      	ands	r3, r2
10001538:	d1f9      	bne.n	1000152e <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x4a>
  {
    /* Spin until the core supply stabilizes */
  }

  if (curr_idiv <= idiv)
1000153a:	68fa      	ldr	r2, [r7, #12]
1000153c:	687b      	ldr	r3, [r7, #4]
1000153e:	429a      	cmp	r2, r3
10001540:	d806      	bhi.n	10001550 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x6c>
  {
    /* Requested IDIV is greater than currently programmed IDIV. So downscale the frequency */
    XMC_SCU_CLOCK_lFrequencyDownScaling(curr_idiv, idiv);
10001542:	68fa      	ldr	r2, [r7, #12]
10001544:	687b      	ldr	r3, [r7, #4]
10001546:	1c10      	adds	r0, r2, #0
10001548:	1c19      	adds	r1, r3, #0
1000154a:	f000 f853 	bl	100015f4 <XMC_SCU_CLOCK_lFrequencyDownScaling>
1000154e:	e005      	b.n	1000155c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x78>
  }
  else
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
10001550:	68fa      	ldr	r2, [r7, #12]
10001552:	687b      	ldr	r3, [r7, #4]
10001554:	1c10      	adds	r0, r2, #0
10001556:	1c19      	adds	r1, r3, #0
10001558:	f000 f822 	bl	100015a0 <XMC_SCU_CLOCK_lFrequencyUpScaling>
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
1000155c:	4b0c      	ldr	r3, [pc, #48]	; (10001590 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
1000155e:	4a0c      	ldr	r2, [pc, #48]	; (10001590 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
10001560:	6812      	ldr	r2, [r2, #0]
10001562:	490e      	ldr	r1, [pc, #56]	; (1000159c <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xb8>)
10001564:	4011      	ands	r1, r2
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
10001566:	687a      	ldr	r2, [r7, #4]
10001568:	0212      	lsls	r2, r2, #8
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
1000156a:	430a      	orrs	r2, r1
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);
1000156c:	490a      	ldr	r1, [pc, #40]	; (10001598 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xb4>)
1000156e:	430a      	orrs	r2, r1
  {
    /* Requested IDIV is lower than currently programmed IDIV. So upscale the frequency */
    XMC_SCU_CLOCK_lFrequencyUpScaling(curr_idiv, idiv);
  }

  SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10001570:	601a      	str	r2, [r3, #0]
                   (uint32_t)(idiv << SCU_CLK_CLKCR_IDIV_Pos) | (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

  while ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10001572:	46c0      	nop			; (mov r8, r8)
10001574:	4b06      	ldr	r3, [pc, #24]	; (10001590 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0xac>)
10001576:	681a      	ldr	r2, [r3, #0]
10001578:	2380      	movs	r3, #128	; 0x80
1000157a:	05db      	lsls	r3, r3, #23
1000157c:	4013      	ands	r3, r2
1000157e:	d1f9      	bne.n	10001574 <XMC_SCU_CLOCK_ScaleMCLKFrequency+0x90>
  {
    /* Wait voltage suply stabilization */
  }

  XMC_SCU_LockProtectedBits();
10001580:	f7ff fec8 	bl	10001314 <XMC_SCU_LockProtectedBits>

  SystemCoreClockUpdate();
10001584:	f7ff fd94 	bl	100010b0 <SystemCoreClockUpdate>

}
10001588:	46bd      	mov	sp, r7
1000158a:	b004      	add	sp, #16
1000158c:	bd80      	pop	{r7, pc}
1000158e:	46c0      	nop			; (mov r8, r8)
10001590:	40010300 	.word	0x40010300
10001594:	c00fff00 	.word	0xc00fff00
10001598:	3ff00000 	.word	0x3ff00000
1000159c:	c00f00ff 	.word	0xc00f00ff

100015a0 <XMC_SCU_CLOCK_lFrequencyUpScaling>:

/* Utility routine to perform frequency up scaling */
static void XMC_SCU_CLOCK_lFrequencyUpScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
100015a0:	b580      	push	{r7, lr}
100015a2:	b082      	sub	sp, #8
100015a4:	af00      	add	r7, sp, #0
100015a6:	6078      	str	r0, [r7, #4]
100015a8:	6039      	str	r1, [r7, #0]
  while (curr_idiv > (target_idiv * 4UL))
100015aa:	e014      	b.n	100015d6 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x36>
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */
100015ac:	687b      	ldr	r3, [r7, #4]
100015ae:	089b      	lsrs	r3, r3, #2
100015b0:	607b      	str	r3, [r7, #4]

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100015b2:	4b0d      	ldr	r3, [pc, #52]	; (100015e8 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
100015b4:	4a0c      	ldr	r2, [pc, #48]	; (100015e8 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
100015b6:	6812      	ldr	r2, [r2, #0]
100015b8:	490c      	ldr	r1, [pc, #48]	; (100015ec <XMC_SCU_CLOCK_lFrequencyUpScaling+0x4c>)
100015ba:	4011      	ands	r1, r2
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
100015bc:	687a      	ldr	r2, [r7, #4]
100015be:	0212      	lsls	r2, r2, #8
{
  while (curr_idiv > (target_idiv * 4UL))
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100015c0:	430a      	orrs	r2, r1
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
100015c2:	490b      	ldr	r1, [pc, #44]	; (100015f0 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x50>)
100015c4:	430a      	orrs	r2, r1
{
  while (curr_idiv > (target_idiv * 4UL))
  {
    curr_idiv = (uint32_t)(curr_idiv >> 2UL);   /* Divide by 4. */

    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
100015c6:	601a      	str	r2, [r3, #0]
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
                     (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
100015c8:	46c0      	nop			; (mov r8, r8)
100015ca:	4b07      	ldr	r3, [pc, #28]	; (100015e8 <XMC_SCU_CLOCK_lFrequencyUpScaling+0x48>)
100015cc:	681a      	ldr	r2, [r3, #0]
100015ce:	2380      	movs	r3, #128	; 0x80
100015d0:	05db      	lsls	r3, r3, #23
100015d2:	4013      	ands	r3, r2
100015d4:	d1f9      	bne.n	100015ca <XMC_SCU_CLOCK_lFrequencyUpScaling+0x2a>
}

/* Utility routine to perform frequency up scaling */
static void XMC_SCU_CLOCK_lFrequencyUpScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
  while (curr_idiv > (target_idiv * 4UL))
100015d6:	683b      	ldr	r3, [r7, #0]
100015d8:	009a      	lsls	r2, r3, #2
100015da:	687b      	ldr	r3, [r7, #4]
100015dc:	429a      	cmp	r2, r3
100015de:	d3e5      	bcc.n	100015ac <XMC_SCU_CLOCK_lFrequencyUpScaling+0xc>
    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
    {
      /* Wait voltage suply stabilization */
    }
  }
}
100015e0:	46bd      	mov	sp, r7
100015e2:	b002      	add	sp, #8
100015e4:	bd80      	pop	{r7, pc}
100015e6:	46c0      	nop			; (mov r8, r8)
100015e8:	40010300 	.word	0x40010300
100015ec:	c00f00ff 	.word	0xc00f00ff
100015f0:	3ff00000 	.word	0x3ff00000

100015f4 <XMC_SCU_CLOCK_lFrequencyDownScaling>:

/* Utility routine to perform frequency down scaling */
static void XMC_SCU_CLOCK_lFrequencyDownScaling(uint32_t curr_idiv, uint32_t target_idiv)
{
100015f4:	b580      	push	{r7, lr}
100015f6:	b082      	sub	sp, #8
100015f8:	af00      	add	r7, sp, #0
100015fa:	6078      	str	r0, [r7, #4]
100015fc:	6039      	str	r1, [r7, #0]

  while ((curr_idiv * 4UL) < target_idiv)
100015fe:	e019      	b.n	10001634 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x40>
  {
    if (0U == curr_idiv)
10001600:	687b      	ldr	r3, [r7, #4]
10001602:	2b00      	cmp	r3, #0
10001604:	d101      	bne.n	1000160a <XMC_SCU_CLOCK_lFrequencyDownScaling+0x16>
    {
      curr_idiv = 1U;
10001606:	2301      	movs	r3, #1
10001608:	607b      	str	r3, [r7, #4]
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
1000160a:	687b      	ldr	r3, [r7, #4]
1000160c:	009b      	lsls	r3, r3, #2
1000160e:	607b      	str	r3, [r7, #4]
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10001610:	4b0c      	ldr	r3, [pc, #48]	; (10001644 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
10001612:	4a0c      	ldr	r2, [pc, #48]	; (10001644 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
10001614:	6812      	ldr	r2, [r2, #0]
10001616:	490c      	ldr	r1, [pc, #48]	; (10001648 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x54>)
10001618:	4011      	ands	r1, r2
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
1000161a:	687a      	ldr	r2, [r7, #4]
1000161c:	0212      	lsls	r2, r2, #8
    if (0U == curr_idiv)
    {
      curr_idiv = 1U;
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
1000161e:	430a      	orrs	r2, r1
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
10001620:	490a      	ldr	r1, [pc, #40]	; (1000164c <XMC_SCU_CLOCK_lFrequencyDownScaling+0x58>)
10001622:	430a      	orrs	r2, r1
    if (0U == curr_idiv)
    {
      curr_idiv = 1U;
    }
    curr_idiv  = (uint32_t)(curr_idiv << 2UL);   /* Multiply by 4. */
    SCU_CLK->CLKCR = (SCU_CLK->CLKCR & (uint32_t)~(SCU_CLK_CLKCR_IDIV_Msk | SCU_CLK_CLKCR_CNTADJ_Msk)) |
10001624:	601a      	str	r2, [r3, #0]
                     (uint32_t)(curr_idiv << SCU_CLK_CLKCR_IDIV_Pos) |
                     (uint32_t)(1023UL << SCU_CLK_CLKCR_CNTADJ_Pos);

    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
10001626:	46c0      	nop			; (mov r8, r8)
10001628:	4b06      	ldr	r3, [pc, #24]	; (10001644 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x50>)
1000162a:	681a      	ldr	r2, [r3, #0]
1000162c:	2380      	movs	r3, #128	; 0x80
1000162e:	05db      	lsls	r3, r3, #23
10001630:	4013      	ands	r3, r2
10001632:	d1f9      	bne.n	10001628 <XMC_SCU_CLOCK_lFrequencyDownScaling+0x34>

/* Utility routine to perform frequency down scaling */
static void XMC_SCU_CLOCK_lFrequencyDownScaling(uint32_t curr_idiv, uint32_t target_idiv)
{

  while ((curr_idiv * 4UL) < target_idiv)
10001634:	687b      	ldr	r3, [r7, #4]
10001636:	009a      	lsls	r2, r3, #2
10001638:	683b      	ldr	r3, [r7, #0]
1000163a:	429a      	cmp	r2, r3
1000163c:	d3e0      	bcc.n	10001600 <XMC_SCU_CLOCK_lFrequencyDownScaling+0xc>
    while (SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk)
    {
      /* Wait voltage suply stabilization */
    }
  }
}
1000163e:	46bd      	mov	sp, r7
10001640:	b002      	add	sp, #8
10001642:	bd80      	pop	{r7, pc}
10001644:	40010300 	.word	0x40010300
10001648:	c00f00ff 	.word	0xc00f00ff
1000164c:	3ff00000 	.word	0x3ff00000

10001650 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
10001650:	b580      	push	{r7, lr}
10001652:	af00      	add	r7, sp, #0
  return (SystemCoreClock);
10001654:	4b02      	ldr	r3, [pc, #8]	; (10001660 <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x10>)
10001656:	681b      	ldr	r3, [r3, #0]
}
10001658:	1c18      	adds	r0, r3, #0
1000165a:	46bd      	mov	sp, r7
1000165c:	bd80      	pop	{r7, pc}
1000165e:	46c0      	nop			; (mov r8, r8)
10001660:	20003ffc 	.word	0x20003ffc

10001664 <XMC_SCU_SetInterruptControl>:
  return (bool)((SCU_ANALOG->ANASYNC2 & SCU_ANALOG_ANASYNC2_SYNC_READY_Msk) != 0U);
}

/* This function selects service request source for a NVIC interrupt node */
void XMC_SCU_SetInterruptControl(uint8_t irq_number, XMC_SCU_IRQCTRL_t source)
{
10001664:	b580      	push	{r7, lr}
10001666:	b082      	sub	sp, #8
10001668:	af00      	add	r7, sp, #0
1000166a:	1c02      	adds	r2, r0, #0
1000166c:	1dfb      	adds	r3, r7, #7
1000166e:	701a      	strb	r2, [r3, #0]
10001670:	1d3b      	adds	r3, r7, #4
10001672:	1c0a      	adds	r2, r1, #0
10001674:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_SCU_SetInterruptControl: Invalid irq_number", irq_number < 32);
  XMC_ASSERT("XMC_SCU_SetInterruptControl: Invalid source", (source >> 8) == irq_number);

  source &= 0x3U;
10001676:	1d3b      	adds	r3, r7, #4
10001678:	1d3a      	adds	r2, r7, #4
1000167a:	8812      	ldrh	r2, [r2, #0]
1000167c:	2103      	movs	r1, #3
1000167e:	400a      	ands	r2, r1
10001680:	801a      	strh	r2, [r3, #0]
  if (irq_number < 16U)
10001682:	1dfb      	adds	r3, r7, #7
10001684:	781b      	ldrb	r3, [r3, #0]
10001686:	2b0f      	cmp	r3, #15
10001688:	d813      	bhi.n	100016b2 <XMC_SCU_SetInterruptControl+0x4e>
  {
    SCU_GENERAL->INTCR0 = (SCU_GENERAL->INTCR0 & ~(SCU_GENERAL_INTCR_INTSEL_Msk << (irq_number * SCU_GENERAL_INTCR_INTSEL_Size))) |
1000168a:	4b18      	ldr	r3, [pc, #96]	; (100016ec <XMC_SCU_SetInterruptControl+0x88>)
1000168c:	4a17      	ldr	r2, [pc, #92]	; (100016ec <XMC_SCU_SetInterruptControl+0x88>)
1000168e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
10001690:	1df9      	adds	r1, r7, #7
10001692:	7809      	ldrb	r1, [r1, #0]
10001694:	0049      	lsls	r1, r1, #1
10001696:	1c08      	adds	r0, r1, #0
10001698:	2103      	movs	r1, #3
1000169a:	4081      	lsls	r1, r0
1000169c:	43c9      	mvns	r1, r1
1000169e:	400a      	ands	r2, r1
                          (source << (irq_number * SCU_GENERAL_INTCR_INTSEL_Size));
100016a0:	1d39      	adds	r1, r7, #4
100016a2:	8809      	ldrh	r1, [r1, #0]
100016a4:	1df8      	adds	r0, r7, #7
100016a6:	7800      	ldrb	r0, [r0, #0]
100016a8:	0040      	lsls	r0, r0, #1
100016aa:	4081      	lsls	r1, r0
  XMC_ASSERT("XMC_SCU_SetInterruptControl: Invalid source", (source >> 8) == irq_number);

  source &= 0x3U;
  if (irq_number < 16U)
  {
    SCU_GENERAL->INTCR0 = (SCU_GENERAL->INTCR0 & ~(SCU_GENERAL_INTCR_INTSEL_Msk << (irq_number * SCU_GENERAL_INTCR_INTSEL_Size))) |
100016ac:	430a      	orrs	r2, r1
100016ae:	66da      	str	r2, [r3, #108]	; 0x6c
100016b0:	e018      	b.n	100016e4 <XMC_SCU_SetInterruptControl+0x80>
                          (source << (irq_number * SCU_GENERAL_INTCR_INTSEL_Size));
  }
  else
  {
    irq_number &= 0x0fU;
100016b2:	1dfb      	adds	r3, r7, #7
100016b4:	1dfa      	adds	r2, r7, #7
100016b6:	7812      	ldrb	r2, [r2, #0]
100016b8:	210f      	movs	r1, #15
100016ba:	400a      	ands	r2, r1
100016bc:	701a      	strb	r2, [r3, #0]
    SCU_GENERAL->INTCR1 = (SCU_GENERAL->INTCR1 & ~(SCU_GENERAL_INTCR_INTSEL_Msk << (irq_number  * SCU_GENERAL_INTCR_INTSEL_Size))) |
100016be:	4b0b      	ldr	r3, [pc, #44]	; (100016ec <XMC_SCU_SetInterruptControl+0x88>)
100016c0:	4a0a      	ldr	r2, [pc, #40]	; (100016ec <XMC_SCU_SetInterruptControl+0x88>)
100016c2:	6f12      	ldr	r2, [r2, #112]	; 0x70
100016c4:	1df9      	adds	r1, r7, #7
100016c6:	7809      	ldrb	r1, [r1, #0]
100016c8:	0049      	lsls	r1, r1, #1
100016ca:	1c08      	adds	r0, r1, #0
100016cc:	2103      	movs	r1, #3
100016ce:	4081      	lsls	r1, r0
100016d0:	43c9      	mvns	r1, r1
100016d2:	400a      	ands	r2, r1
                          (source << (irq_number  * SCU_GENERAL_INTCR_INTSEL_Size));
100016d4:	1d39      	adds	r1, r7, #4
100016d6:	8809      	ldrh	r1, [r1, #0]
100016d8:	1df8      	adds	r0, r7, #7
100016da:	7800      	ldrb	r0, [r0, #0]
100016dc:	0040      	lsls	r0, r0, #1
100016de:	4081      	lsls	r1, r0
                          (source << (irq_number * SCU_GENERAL_INTCR_INTSEL_Size));
  }
  else
  {
    irq_number &= 0x0fU;
    SCU_GENERAL->INTCR1 = (SCU_GENERAL->INTCR1 & ~(SCU_GENERAL_INTCR_INTSEL_Msk << (irq_number  * SCU_GENERAL_INTCR_INTSEL_Size))) |
100016e0:	430a      	orrs	r2, r1
100016e2:	671a      	str	r2, [r3, #112]	; 0x70
                          (source << (irq_number  * SCU_GENERAL_INTCR_INTSEL_Size));
  }
}
100016e4:	46bd      	mov	sp, r7
100016e6:	b002      	add	sp, #8
100016e8:	bd80      	pop	{r7, pc}
100016ea:	46c0      	nop			; (mov r8, r8)
100016ec:	40010000 	.word	0x40010000

100016f0 <XMC_CAN_IsPanelControlReady>:
 * \par<b>Related APIs:</b><BR>
 *  XMC_CAN_PanelControl()
 *
 */
__STATIC_INLINE bool XMC_CAN_IsPanelControlReady(XMC_CAN_t *const obj)
{
100016f0:	b580      	push	{r7, lr}
100016f2:	b082      	sub	sp, #8
100016f4:	af00      	add	r7, sp, #0
100016f6:	6078      	str	r0, [r7, #4]
  return (bool)((obj->PANCTR & (CAN_PANCTR_BUSY_Msk | CAN_PANCTR_RBUSY_Msk)) == 0);
100016f8:	687a      	ldr	r2, [r7, #4]
100016fa:	23e2      	movs	r3, #226	; 0xe2
100016fc:	005b      	lsls	r3, r3, #1
100016fe:	58d2      	ldr	r2, [r2, r3]
10001700:	23c0      	movs	r3, #192	; 0xc0
10001702:	009b      	lsls	r3, r3, #2
10001704:	4013      	ands	r3, r2
10001706:	425a      	negs	r2, r3
10001708:	4153      	adcs	r3, r2
1000170a:	b2db      	uxtb	r3, r3
}
1000170c:	1c18      	adds	r0, r3, #0
1000170e:	46bd      	mov	sp, r7
10001710:	b002      	add	sp, #8
10001712:	bd80      	pop	{r7, pc}

10001714 <XMC_CAN_PanelControl>:

__STATIC_INLINE void XMC_CAN_PanelControl(XMC_CAN_t *const obj,
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
10001714:	b590      	push	{r4, r7, lr}
10001716:	b083      	sub	sp, #12
10001718:	af00      	add	r7, sp, #0
1000171a:	6078      	str	r0, [r7, #4]
1000171c:	1c0c      	adds	r4, r1, #0
1000171e:	1c10      	adds	r0, r2, #0
10001720:	1c19      	adds	r1, r3, #0
10001722:	1cfb      	adds	r3, r7, #3
10001724:	1c22      	adds	r2, r4, #0
10001726:	701a      	strb	r2, [r3, #0]
10001728:	1cbb      	adds	r3, r7, #2
1000172a:	1c02      	adds	r2, r0, #0
1000172c:	701a      	strb	r2, [r3, #0]
1000172e:	1c7b      	adds	r3, r7, #1
10001730:	1c0a      	adds	r2, r1, #0
10001732:	701a      	strb	r2, [r3, #0]
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
10001734:	1cfb      	adds	r3, r7, #3
10001736:	781a      	ldrb	r2, [r3, #0]
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
10001738:	1cbb      	adds	r3, r7, #2
1000173a:	781b      	ldrb	r3, [r3, #0]
1000173c:	0419      	lsls	r1, r3, #16
1000173e:	23ff      	movs	r3, #255	; 0xff
10001740:	041b      	lsls	r3, r3, #16
10001742:	400b      	ands	r3, r1
__STATIC_INLINE void XMC_CAN_PanelControl(XMC_CAN_t *const obj,
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
10001744:	431a      	orrs	r2, r3
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
                (((uint32_t)arg2 << CAN_PANCTR_PANAR2_Pos) & (uint32_t)CAN_PANCTR_PANAR2_Msk);
10001746:	1c7b      	adds	r3, r7, #1
10001748:	781b      	ldrb	r3, [r3, #0]
1000174a:	061b      	lsls	r3, r3, #24
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
1000174c:	431a      	orrs	r2, r3
1000174e:	1c11      	adds	r1, r2, #0
__STATIC_INLINE void XMC_CAN_PanelControl(XMC_CAN_t *const obj,
    const XMC_CAN_PANCMD_t pancmd,
    const uint8_t arg1,
    const uint8_t arg2)
{
  obj->PANCTR = (((uint32_t)pancmd << CAN_PANCTR_PANCMD_Pos) & (uint32_t)CAN_PANCTR_PANCMD_Msk) |
10001750:	687a      	ldr	r2, [r7, #4]
10001752:	23e2      	movs	r3, #226	; 0xe2
10001754:	005b      	lsls	r3, r3, #1
10001756:	50d1      	str	r1, [r2, r3]
                (((uint32_t)arg1 << CAN_PANCTR_PANAR1_Pos) & (uint32_t)CAN_PANCTR_PANAR1_Msk) |
                (((uint32_t)arg2 << CAN_PANCTR_PANAR2_Pos) & (uint32_t)CAN_PANCTR_PANAR2_Msk);
}
10001758:	46bd      	mov	sp, r7
1000175a:	b003      	add	sp, #12
1000175c:	bd90      	pop	{r4, r7, pc}
1000175e:	46c0      	nop			; (mov r8, r8)

10001760 <XMC_CAN_NODE_EnableConfigurationChange>:
 * XMC_CAN_NODE_DisableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_EnableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
10001760:	b580      	push	{r7, lr}
10001762:	b082      	sub	sp, #8
10001764:	af00      	add	r7, sp, #0
10001766:	6078      	str	r0, [r7, #4]
  can_node->NCR |= (uint32_t)CAN_NODE_NCR_CCE_Msk;
10001768:	687b      	ldr	r3, [r7, #4]
1000176a:	681b      	ldr	r3, [r3, #0]
1000176c:	2240      	movs	r2, #64	; 0x40
1000176e:	431a      	orrs	r2, r3
10001770:	687b      	ldr	r3, [r7, #4]
10001772:	601a      	str	r2, [r3, #0]
}
10001774:	46bd      	mov	sp, r7
10001776:	b002      	add	sp, #8
10001778:	bd80      	pop	{r7, pc}
1000177a:	46c0      	nop			; (mov r8, r8)

1000177c <XMC_CAN_NODE_DisableConfigurationChange>:
 * XMC_CAN_NODE_EnableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_DisableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
1000177c:	b580      	push	{r7, lr}
1000177e:	b082      	sub	sp, #8
10001780:	af00      	add	r7, sp, #0
10001782:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_CCE_Msk;
10001784:	687b      	ldr	r3, [r7, #4]
10001786:	681b      	ldr	r3, [r3, #0]
10001788:	2240      	movs	r2, #64	; 0x40
1000178a:	4393      	bics	r3, r2
1000178c:	1c1a      	adds	r2, r3, #0
1000178e:	687b      	ldr	r3, [r7, #4]
10001790:	601a      	str	r2, [r3, #0]
}
10001792:	46bd      	mov	sp, r7
10001794:	b002      	add	sp, #8
10001796:	bd80      	pop	{r7, pc}

10001798 <max>:

#if defined(CAN)
#include "xmc_scu.h"

__STATIC_INLINE uint32_t max(uint32_t a, uint32_t b)
{
10001798:	b580      	push	{r7, lr}
1000179a:	b082      	sub	sp, #8
1000179c:	af00      	add	r7, sp, #0
1000179e:	6078      	str	r0, [r7, #4]
100017a0:	6039      	str	r1, [r7, #0]
  return (a > b) ? a : b;
100017a2:	687a      	ldr	r2, [r7, #4]
100017a4:	683b      	ldr	r3, [r7, #0]
100017a6:	4293      	cmp	r3, r2
100017a8:	d200      	bcs.n	100017ac <max+0x14>
100017aa:	1c13      	adds	r3, r2, #0
}
100017ac:	1c18      	adds	r0, r3, #0
100017ae:	46bd      	mov	sp, r7
100017b0:	b002      	add	sp, #8
100017b2:	bd80      	pop	{r7, pc}

100017b4 <min>:

__STATIC_INLINE uint32_t min(uint32_t a, uint32_t b)
{
100017b4:	b580      	push	{r7, lr}
100017b6:	b082      	sub	sp, #8
100017b8:	af00      	add	r7, sp, #0
100017ba:	6078      	str	r0, [r7, #4]
100017bc:	6039      	str	r1, [r7, #0]
  return (a < b) ? a : b;
100017be:	687a      	ldr	r2, [r7, #4]
100017c0:	683b      	ldr	r3, [r7, #0]
100017c2:	4293      	cmp	r3, r2
100017c4:	d900      	bls.n	100017c8 <min+0x14>
100017c6:	1c13      	adds	r3, r2, #0
}
100017c8:	1c18      	adds	r0, r3, #0
100017ca:	46bd      	mov	sp, r7
100017cc:	b002      	add	sp, #8
100017ce:	bd80      	pop	{r7, pc}

100017d0 <XMC_CAN_NODE_NominalBitTimeConfigureEx>:
#define XMC_CAN_NODE_MAX_TSEG2 7


int32_t XMC_CAN_NODE_NominalBitTimeConfigureEx(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_NOMINAL_BIT_TIME_CONFIG_t *const bit_time_config)
{
100017d0:	b580      	push	{r7, lr}
100017d2:	b088      	sub	sp, #32
100017d4:	af00      	add	r7, sp, #0
100017d6:	6078      	str	r0, [r7, #4]
100017d8:	6039      	str	r1, [r7, #0]
  /* Check that the CAN frequency is a multiple of the required baudrate */
  if ((bit_time_config->can_frequency % bit_time_config->baudrate) == 0)
100017da:	683b      	ldr	r3, [r7, #0]
100017dc:	681a      	ldr	r2, [r3, #0]
100017de:	683b      	ldr	r3, [r7, #0]
100017e0:	685b      	ldr	r3, [r3, #4]
100017e2:	1c10      	adds	r0, r2, #0
100017e4:	1c19      	adds	r1, r3, #0
100017e6:	f000 fc0b 	bl	10002000 <__aeabi_uidivmod>
100017ea:	1e0b      	subs	r3, r1, #0
100017ec:	d000      	beq.n	100017f0 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x20>
100017ee:	e096      	b.n	1000191e <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x14e>
  {
    uint32_t prescaler = 0;
100017f0:	2300      	movs	r3, #0
100017f2:	61fb      	str	r3, [r7, #28]
    uint32_t div8 = 0;
100017f4:	2300      	movs	r3, #0
100017f6:	61bb      	str	r3, [r7, #24]

    /* Calculate the factor between can frequency and required baudrate, this is equal to (prescaler x ntq) */
    uint32_t fcan_div = bit_time_config->can_frequency / bit_time_config->baudrate;
100017f8:	683b      	ldr	r3, [r7, #0]
100017fa:	681a      	ldr	r2, [r3, #0]
100017fc:	683b      	ldr	r3, [r7, #0]
100017fe:	685b      	ldr	r3, [r3, #4]
10001800:	1c10      	adds	r0, r2, #0
10001802:	1c19      	adds	r1, r3, #0
10001804:	f000 fbd4 	bl	10001fb0 <__aeabi_uidiv>
10001808:	1c03      	adds	r3, r0, #0
1000180a:	60bb      	str	r3, [r7, #8]

    /* start with highest ntq, i.e as much as possible time quanta should be used to construct a bit time */
    uint32_t ntq = XMC_CAN_NODE_MAX_NTQ;
1000180c:	2319      	movs	r3, #25
1000180e:	617b      	str	r3, [r7, #20]
    uint32_t tseg1 = 0;
10001810:	2300      	movs	r3, #0
10001812:	613b      	str	r3, [r7, #16]
    uint32_t tseg2 = 0;
10001814:	2300      	movs	r3, #0
10001816:	60fb      	str	r3, [r7, #12]
    while (ntq >= XMC_CAN_NODE_MIN_NTQ)
10001818:	e049      	b.n	100018ae <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xde>
    {
      /* consider this ntq, only if fcan_div is multiple of ntq */
      if ((fcan_div % ntq) == 0)
1000181a:	68bb      	ldr	r3, [r7, #8]
1000181c:	1c18      	adds	r0, r3, #0
1000181e:	6979      	ldr	r1, [r7, #20]
10001820:	f000 fbee 	bl	10002000 <__aeabi_uidivmod>
10001824:	1e0b      	subs	r3, r1, #0
10001826:	d13f      	bne.n	100018a8 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
      {
        div8 = 0;
10001828:	2300      	movs	r3, #0
1000182a:	61bb      	str	r3, [r7, #24]
        prescaler = fcan_div / ntq;
1000182c:	68b8      	ldr	r0, [r7, #8]
1000182e:	6979      	ldr	r1, [r7, #20]
10001830:	f000 fbbe 	bl	10001fb0 <__aeabi_uidiv>
10001834:	1c03      	adds	r3, r0, #0
10001836:	61fb      	str	r3, [r7, #28]
        if ((prescaler > 0) && (prescaler <= XMC_CAN_NODE_MAX_PRESCALER))
10001838:	69fb      	ldr	r3, [r7, #28]
1000183a:	2b00      	cmp	r3, #0
1000183c:	d034      	beq.n	100018a8 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
1000183e:	69fa      	ldr	r2, [r7, #28]
10001840:	2380      	movs	r3, #128	; 0x80
10001842:	009b      	lsls	r3, r3, #2
10001844:	429a      	cmp	r2, r3
10001846:	d82f      	bhi.n	100018a8 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
        {
          if (prescaler >= 64)
10001848:	69fb      	ldr	r3, [r7, #28]
1000184a:	2b3f      	cmp	r3, #63	; 0x3f
1000184c:	d909      	bls.n	10001862 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x92>
          {
            /* consider prescaler >=64, if it is integer divisible by 8*/
            if ((prescaler & 0x7U) != 0)
1000184e:	69fb      	ldr	r3, [r7, #28]
10001850:	2207      	movs	r2, #7
10001852:	4013      	ands	r3, r2
10001854:	d003      	beq.n	1000185e <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x8e>
            {
              --ntq;
10001856:	697b      	ldr	r3, [r7, #20]
10001858:	3b01      	subs	r3, #1
1000185a:	617b      	str	r3, [r7, #20]
              continue;
1000185c:	e027      	b.n	100018ae <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xde>
            }
            else
            {
              div8 = 1;
1000185e:	2301      	movs	r3, #1
10001860:	61bb      	str	r3, [r7, #24]
            }
          }

          tseg1 = ((ntq - 1) * bit_time_config->sample_point) / 10000;
10001862:	697b      	ldr	r3, [r7, #20]
10001864:	3b01      	subs	r3, #1
10001866:	683a      	ldr	r2, [r7, #0]
10001868:	8912      	ldrh	r2, [r2, #8]
1000186a:	4353      	muls	r3, r2
1000186c:	1c18      	adds	r0, r3, #0
1000186e:	492e      	ldr	r1, [pc, #184]	; (10001928 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x158>)
10001870:	f000 fb9e 	bl	10001fb0 <__aeabi_uidiv>
10001874:	1c03      	adds	r3, r0, #0
10001876:	613b      	str	r3, [r7, #16]
          tseg2 = ntq - tseg1 - 1;
10001878:	697a      	ldr	r2, [r7, #20]
1000187a:	693b      	ldr	r3, [r7, #16]
1000187c:	1ad3      	subs	r3, r2, r3
1000187e:	3b01      	subs	r3, #1
10001880:	60fb      	str	r3, [r7, #12]

          if ((XMC_CAN_NODE_MIN_TSEG1 <= tseg1) && (tseg1 <= XMC_CAN_NODE_MAX_TSEG1) &&
10001882:	693b      	ldr	r3, [r7, #16]
10001884:	2b02      	cmp	r3, #2
10001886:	d90f      	bls.n	100018a8 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
10001888:	693b      	ldr	r3, [r7, #16]
1000188a:	2b0f      	cmp	r3, #15
1000188c:	d80c      	bhi.n	100018a8 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
1000188e:	68fb      	ldr	r3, [r7, #12]
10001890:	2b01      	cmp	r3, #1
10001892:	d909      	bls.n	100018a8 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
              (XMC_CAN_NODE_MIN_TSEG2 <= tseg2) && (tseg2 < XMC_CAN_NODE_MAX_TSEG2) && (tseg2 >= bit_time_config->sjw))
10001894:	68fb      	ldr	r3, [r7, #12]
10001896:	2b06      	cmp	r3, #6
10001898:	d806      	bhi.n	100018a8 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
1000189a:	683b      	ldr	r3, [r7, #0]
1000189c:	895b      	ldrh	r3, [r3, #10]
1000189e:	1e1a      	subs	r2, r3, #0
100018a0:	68fb      	ldr	r3, [r7, #12]
100018a2:	429a      	cmp	r2, r3
100018a4:	d800      	bhi.n	100018a8 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xd8>
          {
            break;
100018a6:	e005      	b.n	100018b4 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0xe4>
          }


        }
      }
      --ntq;
100018a8:	697b      	ldr	r3, [r7, #20]
100018aa:	3b01      	subs	r3, #1
100018ac:	617b      	str	r3, [r7, #20]

    /* start with highest ntq, i.e as much as possible time quanta should be used to construct a bit time */
    uint32_t ntq = XMC_CAN_NODE_MAX_NTQ;
    uint32_t tseg1 = 0;
    uint32_t tseg2 = 0;
    while (ntq >= XMC_CAN_NODE_MIN_NTQ)
100018ae:	697b      	ldr	r3, [r7, #20]
100018b0:	2b07      	cmp	r3, #7
100018b2:	d8b2      	bhi.n	1000181a <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x4a>
        }
      }
      --ntq;
    }

    if (ntq >= XMC_CAN_NODE_MIN_NTQ)
100018b4:	697b      	ldr	r3, [r7, #20]
100018b6:	2b07      	cmp	r3, #7
100018b8:	d931      	bls.n	1000191e <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x14e>

      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: prescaler", (prescaler != 0));
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg1", (tseg1 != 0));
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg2", (tseg2 != 0));

      XMC_CAN_NODE_EnableConfigurationChange(can_node);
100018ba:	687b      	ldr	r3, [r7, #4]
100018bc:	1c18      	adds	r0, r3, #0
100018be:	f7ff ff4f 	bl	10001760 <XMC_CAN_NODE_EnableConfigurationChange>

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
100018c2:	68fb      	ldr	r3, [r7, #12]
100018c4:	3b01      	subs	r3, #1
100018c6:	031a      	lsls	r2, r3, #12
100018c8:	23e0      	movs	r3, #224	; 0xe0
100018ca:	01db      	lsls	r3, r3, #7
100018cc:	401a      	ands	r2, r3
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
100018ce:	683b      	ldr	r3, [r7, #0]
100018d0:	895b      	ldrh	r3, [r3, #10]
100018d2:	3b01      	subs	r3, #1
100018d4:	019b      	lsls	r3, r3, #6
100018d6:	21ff      	movs	r1, #255	; 0xff
100018d8:	400b      	ands	r3, r1
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg2", (tseg2 != 0));

      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
100018da:	431a      	orrs	r2, r3
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
100018dc:	693b      	ldr	r3, [r7, #16]
100018de:	3b01      	subs	r3, #1
100018e0:	0219      	lsls	r1, r3, #8
100018e2:	23f0      	movs	r3, #240	; 0xf0
100018e4:	011b      	lsls	r3, r3, #4
100018e6:	400b      	ands	r3, r1

      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
100018e8:	431a      	orrs	r2, r3
100018ea:	1c11      	adds	r1, r2, #0
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
100018ec:	69ba      	ldr	r2, [r7, #24]
100018ee:	1c13      	adds	r3, r2, #0
100018f0:	005b      	lsls	r3, r3, #1
100018f2:	189b      	adds	r3, r3, r2
100018f4:	1c1a      	adds	r2, r3, #0
100018f6:	69fb      	ldr	r3, [r7, #28]
100018f8:	40d3      	lsrs	r3, r2
100018fa:	3b01      	subs	r3, #1
100018fc:	223f      	movs	r2, #63	; 0x3f
100018fe:	4013      	ands	r3, r2
      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
10001900:	1c0a      	adds	r2, r1, #0
10001902:	431a      	orrs	r2, r3
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
                       ((div8 << CAN_NODE_NBTR_DIV8_Pos) & (uint32_t)CAN_NODE_NBTR_DIV8_Msk);
10001904:	69bb      	ldr	r3, [r7, #24]
10001906:	03db      	lsls	r3, r3, #15
10001908:	041b      	lsls	r3, r3, #16
1000190a:	0c1b      	lsrs	r3, r3, #16

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
1000190c:	431a      	orrs	r2, r3
      XMC_ASSERT("XMC_CAN_NODE_NominalBitTimeConfigureEx: tseg2", (tseg2 != 0));

      XMC_CAN_NODE_EnableConfigurationChange(can_node);

      /* Configure bit timing register */
      can_node->NBTR = (((tseg2 - 1u) << CAN_NODE_NBTR_TSEG2_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG2_Msk) |
1000190e:	687b      	ldr	r3, [r7, #4]
10001910:	611a      	str	r2, [r3, #16]
                       (((bit_time_config->sjw - 1U) << CAN_NODE_NBTR_SJW_Pos) & (uint32_t)CAN_NODE_NBTR_SJW_Msk) |
                       (((tseg1 - 1U) << CAN_NODE_NBTR_TSEG1_Pos) & (uint32_t)CAN_NODE_NBTR_TSEG1_Msk) |
                       ((((prescaler >> (3 * div8)) - 1U) << CAN_NODE_NBTR_BRP_Pos) & (uint32_t)CAN_NODE_NBTR_BRP_Msk) |
                       ((div8 << CAN_NODE_NBTR_DIV8_Pos) & (uint32_t)CAN_NODE_NBTR_DIV8_Msk);

      XMC_CAN_NODE_DisableConfigurationChange(can_node);
10001912:	687b      	ldr	r3, [r7, #4]
10001914:	1c18      	adds	r0, r3, #0
10001916:	f7ff ff31 	bl	1000177c <XMC_CAN_NODE_DisableConfigurationChange>

      return XMC_CAN_STATUS_SUCCESS;
1000191a:	2300      	movs	r3, #0
1000191c:	e000      	b.n	10001920 <XMC_CAN_NODE_NominalBitTimeConfigureEx+0x150>
    }
  }

  return XMC_CAN_STATUS_ERROR;
1000191e:	2301      	movs	r3, #1
}
10001920:	1c18      	adds	r0, r3, #0
10001922:	46bd      	mov	sp, r7
10001924:	b008      	add	sp, #32
10001926:	bd80      	pop	{r7, pc}
10001928:	00002710 	.word	0x00002710

1000192c <XMC_CAN_AllocateMOtoNodeList>:
                   (((uint32_t)0U << CAN_NODE_NBTR_DIV8_Pos) & (uint32_t)CAN_NODE_NBTR_DIV8_Msk);
  XMC_CAN_NODE_DisableConfigurationChange(can_node);
}
/* Function to allocate message object from free list to node list */
void XMC_CAN_AllocateMOtoNodeList(XMC_CAN_t *const obj, const uint8_t node_num, const uint8_t mo_num)
{
1000192c:	b590      	push	{r4, r7, lr}
1000192e:	b083      	sub	sp, #12
10001930:	af00      	add	r7, sp, #0
10001932:	6078      	str	r0, [r7, #4]
10001934:	1c08      	adds	r0, r1, #0
10001936:	1c11      	adds	r1, r2, #0
10001938:	1cfb      	adds	r3, r7, #3
1000193a:	1c02      	adds	r2, r0, #0
1000193c:	701a      	strb	r2, [r3, #0]
1000193e:	1cbb      	adds	r3, r7, #2
10001940:	1c0a      	adds	r2, r1, #0
10001942:	701a      	strb	r2, [r3, #0]
  /* wait while panel operation is in progress. */
  while (XMC_CAN_IsPanelControlReady(obj) == false)
10001944:	46c0      	nop			; (mov r8, r8)
10001946:	687b      	ldr	r3, [r7, #4]
10001948:	1c18      	adds	r0, r3, #0
1000194a:	f7ff fed1 	bl	100016f0 <XMC_CAN_IsPanelControlReady>
1000194e:	1c03      	adds	r3, r0, #0
10001950:	1c1a      	adds	r2, r3, #0
10001952:	2301      	movs	r3, #1
10001954:	4053      	eors	r3, r2
10001956:	b2db      	uxtb	r3, r3
10001958:	2b00      	cmp	r3, #0
1000195a:	d1f4      	bne.n	10001946 <XMC_CAN_AllocateMOtoNodeList+0x1a>
  {
    /*Do nothing*/
  };

  /* Panel Command for  allocation of MO to node list */
  XMC_CAN_PanelControl(obj, XMC_CAN_PANCMD_STATIC_ALLOCATE, mo_num, (node_num + 1U));
1000195c:	1cfb      	adds	r3, r7, #3
1000195e:	781b      	ldrb	r3, [r3, #0]
10001960:	3301      	adds	r3, #1
10001962:	b2dc      	uxtb	r4, r3
10001964:	687a      	ldr	r2, [r7, #4]
10001966:	1cbb      	adds	r3, r7, #2
10001968:	781b      	ldrb	r3, [r3, #0]
1000196a:	1c10      	adds	r0, r2, #0
1000196c:	2102      	movs	r1, #2
1000196e:	1c1a      	adds	r2, r3, #0
10001970:	1c23      	adds	r3, r4, #0
10001972:	f7ff fecf 	bl	10001714 <XMC_CAN_PanelControl>
}
10001976:	46bd      	mov	sp, r7
10001978:	b003      	add	sp, #12
1000197a:	bd90      	pop	{r4, r7, pc}

1000197c <XMC_CAN_Enable>:
#endif
}

/* Enable XMC_CAN Peripheral */
void XMC_CAN_Enable(XMC_CAN_t *const obj)
{
1000197c:	b580      	push	{r7, lr}
1000197e:	b082      	sub	sp, #8
10001980:	af00      	add	r7, sp, #0
10001982:	6078      	str	r0, [r7, #4]
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_MCAN);
10001984:	2380      	movs	r3, #128	; 0x80
10001986:	039b      	lsls	r3, r3, #14
10001988:	1c18      	adds	r0, r3, #0
1000198a:	f7ff fd91 	bl	100014b0 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_MCAN);
#endif
  /* Enable CAN Module */
  obj->CLC &= ~(uint32_t)CAN_CLC_DISR_Msk;
1000198e:	687b      	ldr	r3, [r7, #4]
10001990:	681b      	ldr	r3, [r3, #0]
10001992:	2201      	movs	r2, #1
10001994:	4393      	bics	r3, r2
10001996:	1c1a      	adds	r2, r3, #0
10001998:	687b      	ldr	r3, [r7, #4]
1000199a:	601a      	str	r2, [r3, #0]
  while (obj->CLC & CAN_CLC_DISS_Msk)
1000199c:	46c0      	nop			; (mov r8, r8)
1000199e:	687b      	ldr	r3, [r7, #4]
100019a0:	681b      	ldr	r3, [r3, #0]
100019a2:	2202      	movs	r2, #2
100019a4:	4013      	ands	r3, r2
100019a6:	d1fa      	bne.n	1000199e <XMC_CAN_Enable+0x22>
  {
    /*Do nothing*/
  };
}
100019a8:	46bd      	mov	sp, r7
100019aa:	b002      	add	sp, #8
100019ac:	bd80      	pop	{r7, pc}
100019ae:	46c0      	nop			; (mov r8, r8)

100019b0 <XMC_CAN_SetBaudrateClockSource>:
  obj->FDR |= ((uint32_t)can_divider_mode << CAN_FDR_DM_Pos) | ((uint32_t)step << CAN_FDR_STEP_Pos);
}
#endif

void XMC_CAN_SetBaudrateClockSource(XMC_CAN_t *const obj, const XMC_CAN_CANCLKSRC_t source)
{
100019b0:	b580      	push	{r7, lr}
100019b2:	b082      	sub	sp, #8
100019b4:	af00      	add	r7, sp, #0
100019b6:	6078      	str	r0, [r7, #4]
100019b8:	1c0a      	adds	r2, r1, #0
100019ba:	1cfb      	adds	r3, r7, #3
100019bc:	701a      	strb	r2, [r3, #0]
#if defined(MULTICAN_PLUS)
  obj->MCR = (obj->MCR & ~CAN_MCR_CLKSEL_Msk) | source ;
100019be:	687a      	ldr	r2, [r7, #4]
100019c0:	23e4      	movs	r3, #228	; 0xe4
100019c2:	005b      	lsls	r3, r3, #1
100019c4:	58d3      	ldr	r3, [r2, r3]
100019c6:	220f      	movs	r2, #15
100019c8:	4393      	bics	r3, r2
100019ca:	1c1a      	adds	r2, r3, #0
100019cc:	1cfb      	adds	r3, r7, #3
100019ce:	781b      	ldrb	r3, [r3, #0]
100019d0:	431a      	orrs	r2, r3
100019d2:	1c11      	adds	r1, r2, #0
100019d4:	687a      	ldr	r2, [r7, #4]
100019d6:	23e4      	movs	r3, #228	; 0xe4
100019d8:	005b      	lsls	r3, r3, #1
100019da:	50d1      	str	r1, [r2, r3]
#else
  XMC_UNUSED_ARG(obj);
  XMC_UNUSED_ARG(source);
#endif
}
100019dc:	46bd      	mov	sp, r7
100019de:	b002      	add	sp, #8
100019e0:	bd80      	pop	{r7, pc}
100019e2:	46c0      	nop			; (mov r8, r8)

100019e4 <XMC_CAN_GetBaudrateClockSource>:

XMC_CAN_CANCLKSRC_t XMC_CAN_GetBaudrateClockSource(XMC_CAN_t *const obj)
{
100019e4:	b580      	push	{r7, lr}
100019e6:	b082      	sub	sp, #8
100019e8:	af00      	add	r7, sp, #0
100019ea:	6078      	str	r0, [r7, #4]
#if defined(MULTICAN_PLUS)
  return ((XMC_CAN_CANCLKSRC_t)((obj->MCR & CAN_MCR_CLKSEL_Msk) >> CAN_MCR_CLKSEL_Pos));
100019ec:	687a      	ldr	r2, [r7, #4]
100019ee:	23e4      	movs	r3, #228	; 0xe4
100019f0:	005b      	lsls	r3, r3, #1
100019f2:	58d3      	ldr	r3, [r2, r3]
100019f4:	b2db      	uxtb	r3, r3
100019f6:	220f      	movs	r2, #15
100019f8:	4013      	ands	r3, r2
100019fa:	b2db      	uxtb	r3, r3
#elif (UC_FAMILY == XMC4)
  XMC_UNUSED_ARG(obj);
  return XMC_CAN_CANCLKSRC_FPERI;
#endif
}
100019fc:	1c18      	adds	r0, r3, #0
100019fe:	46bd      	mov	sp, r7
10001a00:	b002      	add	sp, #8
10001a02:	bd80      	pop	{r7, pc}

10001a04 <XMC_CAN_GetBaudrateClockFrequency>:

uint32_t XMC_CAN_GetBaudrateClockFrequency(XMC_CAN_t *const obj)
{
10001a04:	b580      	push	{r7, lr}
10001a06:	b084      	sub	sp, #16
10001a08:	af00      	add	r7, sp, #0
10001a0a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0;
10001a0c:	2300      	movs	r3, #0
10001a0e:	60fb      	str	r3, [r7, #12]

#if defined(MULTICAN_PLUS)
  switch (XMC_CAN_GetBaudrateClockSource(obj))
10001a10:	687b      	ldr	r3, [r7, #4]
10001a12:	1c18      	adds	r0, r3, #0
10001a14:	f7ff ffe6 	bl	100019e4 <XMC_CAN_GetBaudrateClockSource>
10001a18:	1e03      	subs	r3, r0, #0
10001a1a:	2b01      	cmp	r3, #1
10001a1c:	d002      	beq.n	10001a24 <XMC_CAN_GetBaudrateClockFrequency+0x20>
10001a1e:	2b02      	cmp	r3, #2
10001a20:	d005      	beq.n	10001a2e <XMC_CAN_GetBaudrateClockFrequency+0x2a>
10001a22:	e009      	b.n	10001a38 <XMC_CAN_GetBaudrateClockFrequency+0x34>
    case XMC_CAN_CANCLKSRC_FPERI:
      frequency = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
      break;
#else
    case XMC_CAN_CANCLKSRC_MCLK:
      frequency = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
10001a24:	f7ff fe14 	bl	10001650 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
10001a28:	1c03      	adds	r3, r0, #0
10001a2a:	60fb      	str	r3, [r7, #12]
      break;
10001a2c:	e004      	b.n	10001a38 <XMC_CAN_GetBaudrateClockFrequency+0x34>
#endif
    case XMC_CAN_CANCLKSRC_FOHP:
      frequency = OSCHP_GetFrequency();
10001a2e:	f7ff fba3 	bl	10001178 <OSCHP_GetFrequency>
10001a32:	1c03      	adds	r3, r0, #0
10001a34:	60fb      	str	r3, [r7, #12]
      break;
10001a36:	46c0      	nop			; (mov r8, r8)
#else
  XMC_UNUSED_ARG(obj);
  frequency = XMC_SCU_CLOCK_GetPeripheralClockFrequency();
#endif

  return frequency;
10001a38:	68fb      	ldr	r3, [r7, #12]
}
10001a3a:	1c18      	adds	r0, r3, #0
10001a3c:	46bd      	mov	sp, r7
10001a3e:	b004      	add	sp, #16
10001a40:	bd80      	pop	{r7, pc}
10001a42:	46c0      	nop			; (mov r8, r8)

10001a44 <XMC_CAN_InitEx>:

uint32_t XMC_CAN_InitEx(XMC_CAN_t *const obj, XMC_CAN_CANCLKSRC_t clksrc, uint32_t can_frequency)
{
10001a44:	b580      	push	{r7, lr}
10001a46:	b088      	sub	sp, #32
10001a48:	af00      	add	r7, sp, #0
10001a4a:	60f8      	str	r0, [r7, #12]
10001a4c:	607a      	str	r2, [r7, #4]
10001a4e:	230b      	movs	r3, #11
10001a50:	18fb      	adds	r3, r7, r3
10001a52:	1c0a      	adds	r2, r1, #0
10001a54:	701a      	strb	r2, [r3, #0]
  uint32_t step_n;
  uint32_t freq_n;
  uint32_t peripheral_frequency;

  /*Enabling the module*/
  XMC_CAN_Enable(obj);
10001a56:	68fb      	ldr	r3, [r7, #12]
10001a58:	1c18      	adds	r0, r3, #0
10001a5a:	f7ff ff8f 	bl	1000197c <XMC_CAN_Enable>

  XMC_CAN_SetBaudrateClockSource(obj, clksrc);
10001a5e:	68fa      	ldr	r2, [r7, #12]
10001a60:	230b      	movs	r3, #11
10001a62:	18fb      	adds	r3, r7, r3
10001a64:	781b      	ldrb	r3, [r3, #0]
10001a66:	1c10      	adds	r0, r2, #0
10001a68:	1c19      	adds	r1, r3, #0
10001a6a:	f7ff ffa1 	bl	100019b0 <XMC_CAN_SetBaudrateClockSource>
  peripheral_frequency = XMC_CAN_GetBaudrateClockFrequency(obj);
10001a6e:	68fb      	ldr	r3, [r7, #12]
10001a70:	1c18      	adds	r0, r3, #0
10001a72:	f7ff ffc7 	bl	10001a04 <XMC_CAN_GetBaudrateClockFrequency>
10001a76:	1c03      	adds	r3, r0, #0
10001a78:	61fb      	str	r3, [r7, #28]
  XMC_ASSERT("XMC_CAN_Init: frequency not supported", can_frequency <= peripheral_frequency);

  /* Normal divider mode */
  step_n = (uint32_t)min(max(0U, (1024U - (peripheral_frequency / can_frequency))), 1023U);
10001a7a:	69f8      	ldr	r0, [r7, #28]
10001a7c:	6879      	ldr	r1, [r7, #4]
10001a7e:	f000 fa97 	bl	10001fb0 <__aeabi_uidiv>
10001a82:	1c03      	adds	r3, r0, #0
10001a84:	1c1a      	adds	r2, r3, #0
10001a86:	2380      	movs	r3, #128	; 0x80
10001a88:	00db      	lsls	r3, r3, #3
10001a8a:	1a9b      	subs	r3, r3, r2
10001a8c:	2000      	movs	r0, #0
10001a8e:	1c19      	adds	r1, r3, #0
10001a90:	f7ff fe82 	bl	10001798 <max>
10001a94:	1c02      	adds	r2, r0, #0
10001a96:	4b12      	ldr	r3, [pc, #72]	; (10001ae0 <XMC_CAN_InitEx+0x9c>)
10001a98:	1c10      	adds	r0, r2, #0
10001a9a:	1c19      	adds	r1, r3, #0
10001a9c:	f7ff fe8a 	bl	100017b4 <min>
10001aa0:	1c03      	adds	r3, r0, #0
10001aa2:	61bb      	str	r3, [r7, #24]
  freq_n = (uint32_t)(peripheral_frequency / (1024U - step_n));
10001aa4:	69bb      	ldr	r3, [r7, #24]
10001aa6:	2280      	movs	r2, #128	; 0x80
10001aa8:	00d2      	lsls	r2, r2, #3
10001aaa:	1ad3      	subs	r3, r2, r3
10001aac:	69f8      	ldr	r0, [r7, #28]
10001aae:	1c19      	adds	r1, r3, #0
10001ab0:	f000 fa7e 	bl	10001fb0 <__aeabi_uidiv>
10001ab4:	1c03      	adds	r3, r0, #0
10001ab6:	617b      	str	r3, [r7, #20]

  obj->FDR &= (uint32_t) ~(CAN_FDR_DM_Msk | CAN_FDR_STEP_Msk);
10001ab8:	68fb      	ldr	r3, [r7, #12]
10001aba:	68db      	ldr	r3, [r3, #12]
10001abc:	4a09      	ldr	r2, [pc, #36]	; (10001ae4 <XMC_CAN_InitEx+0xa0>)
10001abe:	401a      	ands	r2, r3
10001ac0:	68fb      	ldr	r3, [r7, #12]
10001ac2:	60da      	str	r2, [r3, #12]
  obj->FDR |= ((uint32_t)XMC_CAN_DM_NORMAL << CAN_FDR_DM_Pos) | ((uint32_t)step_n << CAN_FDR_STEP_Pos);
10001ac4:	68fb      	ldr	r3, [r7, #12]
10001ac6:	68da      	ldr	r2, [r3, #12]
10001ac8:	69bb      	ldr	r3, [r7, #24]
10001aca:	4313      	orrs	r3, r2
10001acc:	2280      	movs	r2, #128	; 0x80
10001ace:	01d2      	lsls	r2, r2, #7
10001ad0:	431a      	orrs	r2, r3
10001ad2:	68fb      	ldr	r3, [r7, #12]
10001ad4:	60da      	str	r2, [r3, #12]

  return freq_n;
10001ad6:	697b      	ldr	r3, [r7, #20]
}
10001ad8:	1c18      	adds	r0, r3, #0
10001ada:	46bd      	mov	sp, r7
10001adc:	b008      	add	sp, #32
10001ade:	bd80      	pop	{r7, pc}
10001ae0:	000003ff 	.word	0x000003ff
10001ae4:	ffff3c00 	.word	0xffff3c00

10001ae8 <XMC_CAN_MO_Config>:
  can_mo->can_id_mask = can_id_mask;
}

/* Initialization of XMC_CAN MO Object */
void XMC_CAN_MO_Config(const XMC_CAN_MO_t *const can_mo)
{
10001ae8:	b580      	push	{r7, lr}
10001aea:	b086      	sub	sp, #24
10001aec:	af00      	add	r7, sp, #0
10001aee:	6078      	str	r0, [r7, #4]
  uint32_t reg;

  /* Configure MPN */
  uint32_t num = ((uint32_t)(can_mo->can_mo_ptr) - CAN_BASE - 0x1000U) / 0x0020U;
10001af0:	687b      	ldr	r3, [r7, #4]
10001af2:	681b      	ldr	r3, [r3, #0]
10001af4:	4a48      	ldr	r2, [pc, #288]	; (10001c18 <XMC_CAN_MO_Config+0x130>)
10001af6:	4694      	mov	ip, r2
10001af8:	4463      	add	r3, ip
10001afa:	095b      	lsrs	r3, r3, #5
10001afc:	617b      	str	r3, [r7, #20]
  uint32_t set = (((uint32_t)(num / 32) << (CAN_MO_MOIPR_MPN_Pos + 5U)) | ((uint32_t)(num % 32) << CAN_MO_MOIPR_MPN_Pos));
10001afe:	697b      	ldr	r3, [r7, #20]
10001b00:	095b      	lsrs	r3, r3, #5
10001b02:	035a      	lsls	r2, r3, #13
10001b04:	697b      	ldr	r3, [r7, #20]
10001b06:	211f      	movs	r1, #31
10001b08:	400b      	ands	r3, r1
10001b0a:	021b      	lsls	r3, r3, #8
10001b0c:	4313      	orrs	r3, r2
10001b0e:	613b      	str	r3, [r7, #16]
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
10001b10:	687b      	ldr	r3, [r7, #4]
10001b12:	681b      	ldr	r3, [r3, #0]
10001b14:	687a      	ldr	r2, [r7, #4]
10001b16:	6812      	ldr	r2, [r2, #0]
10001b18:	6892      	ldr	r2, [r2, #8]
10001b1a:	4940      	ldr	r1, [pc, #256]	; (10001c1c <XMC_CAN_MO_Config+0x134>)
10001b1c:	400a      	ands	r2, r1
10001b1e:	609a      	str	r2, [r3, #8]
  can_mo->can_mo_ptr->MOIPR |= set;
10001b20:	687b      	ldr	r3, [r7, #4]
10001b22:	681b      	ldr	r3, [r3, #0]
10001b24:	687a      	ldr	r2, [r7, #4]
10001b26:	6812      	ldr	r2, [r2, #0]
10001b28:	6891      	ldr	r1, [r2, #8]
10001b2a:	693a      	ldr	r2, [r7, #16]
10001b2c:	430a      	orrs	r2, r1
10001b2e:	609a      	str	r2, [r3, #8]

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
10001b30:	687b      	ldr	r3, [r7, #4]
10001b32:	79db      	ldrb	r3, [r3, #7]
10001b34:	2220      	movs	r2, #32
10001b36:	4013      	ands	r3, r2
10001b38:	b2db      	uxtb	r3, r3
10001b3a:	2b00      	cmp	r3, #0
10001b3c:	d007      	beq.n	10001b4e <XMC_CAN_MO_Config+0x66>
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
10001b3e:	687b      	ldr	r3, [r7, #4]
10001b40:	79db      	ldrb	r3, [r3, #7]
10001b42:	2220      	movs	r2, #32
10001b44:	4013      	ands	r3, r2
10001b46:	b2db      	uxtb	r3, r3
  uint32_t num = ((uint32_t)(can_mo->can_mo_ptr) - CAN_BASE - 0x1000U) / 0x0020U;
  uint32_t set = (((uint32_t)(num / 32) << (CAN_MO_MOIPR_MPN_Pos + 5U)) | ((uint32_t)(num % 32) << CAN_MO_MOIPR_MPN_Pos));
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
  can_mo->can_mo_ptr->MOIPR |= set;

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
10001b48:	2b00      	cmp	r3, #0
10001b4a:	d100      	bne.n	10001b4e <XMC_CAN_MO_Config+0x66>
10001b4c:	e061      	b.n	10001c12 <XMC_CAN_MO_Config+0x12a>
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
      ((can_mo->can_mo_type != XMC_CAN_MO_TYPE_RECMSGOBJ) &&
10001b4e:	687b      	ldr	r3, [r7, #4]
10001b50:	7e1b      	ldrb	r3, [r3, #24]
  uint32_t set = (((uint32_t)(num / 32) << (CAN_MO_MOIPR_MPN_Pos + 5U)) | ((uint32_t)(num % 32) << CAN_MO_MOIPR_MPN_Pos));
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
  can_mo->can_mo_ptr->MOIPR |= set;

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
10001b52:	2b00      	cmp	r3, #0
10001b54:	d004      	beq.n	10001b60 <XMC_CAN_MO_Config+0x78>
      ((can_mo->can_mo_type != XMC_CAN_MO_TYPE_RECMSGOBJ) &&
       (can_mo->can_mo_type != XMC_CAN_MO_TYPE_TRANSMSGOBJ)))
10001b56:	687b      	ldr	r3, [r7, #4]
10001b58:	7e1b      	ldrb	r3, [r3, #24]
  can_mo->can_mo_ptr->MOIPR &= ~(CAN_MO_MOIPR_MPN_Msk);
  can_mo->can_mo_ptr->MOIPR |= set;

  if (((can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_STANDARD_11BITS) &&
       (can_mo->can_id_mode != (uint32_t) XMC_CAN_FRAME_TYPE_EXTENDED_29BITS)) ||
      ((can_mo->can_mo_type != XMC_CAN_MO_TYPE_RECMSGOBJ) &&
10001b5a:	2b01      	cmp	r3, #1
10001b5c:	d000      	beq.n	10001b60 <XMC_CAN_MO_Config+0x78>
10001b5e:	e058      	b.n	10001c12 <XMC_CAN_MO_Config+0x12a>
  }
  else
  {

    /* Disable Message object */
    can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
10001b60:	687b      	ldr	r3, [r7, #4]
10001b62:	681b      	ldr	r3, [r3, #0]
10001b64:	2220      	movs	r2, #32
10001b66:	61da      	str	r2, [r3, #28]
    if (can_mo->can_id_mode == (uint32_t)XMC_CAN_FRAME_TYPE_STANDARD_11BITS)
10001b68:	687b      	ldr	r3, [r7, #4]
10001b6a:	79db      	ldrb	r3, [r3, #7]
10001b6c:	2220      	movs	r2, #32
10001b6e:	4013      	ands	r3, r2
10001b70:	b2db      	uxtb	r3, r3
10001b72:	2b00      	cmp	r3, #0
10001b74:	d128      	bne.n	10001bc8 <XMC_CAN_MO_Config+0xe0>
    {
      reg = can_mo->mo_ar;
10001b76:	687b      	ldr	r3, [r7, #4]
10001b78:	685b      	ldr	r3, [r3, #4]
10001b7a:	60fb      	str	r3, [r7, #12]
      reg &= (uint32_t) ~(CAN_MO_MOAR_ID_Msk);
10001b7c:	68fb      	ldr	r3, [r7, #12]
10001b7e:	0f5b      	lsrs	r3, r3, #29
10001b80:	075b      	lsls	r3, r3, #29
10001b82:	60fb      	str	r3, [r7, #12]
      reg |= (can_mo->can_identifier << XMC_CAN_MO_MOAR_STDID_Pos);
10001b84:	687b      	ldr	r3, [r7, #4]
10001b86:	685b      	ldr	r3, [r3, #4]
10001b88:	00db      	lsls	r3, r3, #3
10001b8a:	08db      	lsrs	r3, r3, #3
10001b8c:	049b      	lsls	r3, r3, #18
10001b8e:	1c1a      	adds	r2, r3, #0
10001b90:	68fb      	ldr	r3, [r7, #12]
10001b92:	4313      	orrs	r3, r2
10001b94:	60fb      	str	r3, [r7, #12]
      can_mo->can_mo_ptr->MOAR = reg;
10001b96:	687b      	ldr	r3, [r7, #4]
10001b98:	681b      	ldr	r3, [r3, #0]
10001b9a:	68fa      	ldr	r2, [r7, #12]
10001b9c:	619a      	str	r2, [r3, #24]

      reg = can_mo->mo_amr;
10001b9e:	687b      	ldr	r3, [r7, #4]
10001ba0:	689b      	ldr	r3, [r3, #8]
10001ba2:	60fb      	str	r3, [r7, #12]
      reg &= (uint32_t) ~(CAN_MO_MOAMR_AM_Msk);
10001ba4:	68fb      	ldr	r3, [r7, #12]
10001ba6:	0f5b      	lsrs	r3, r3, #29
10001ba8:	075b      	lsls	r3, r3, #29
10001baa:	60fb      	str	r3, [r7, #12]
      reg |= (can_mo->can_id_mask << XMC_CAN_MO_MOAR_STDID_Pos);
10001bac:	687b      	ldr	r3, [r7, #4]
10001bae:	689b      	ldr	r3, [r3, #8]
10001bb0:	00db      	lsls	r3, r3, #3
10001bb2:	08db      	lsrs	r3, r3, #3
10001bb4:	049b      	lsls	r3, r3, #18
10001bb6:	1c1a      	adds	r2, r3, #0
10001bb8:	68fb      	ldr	r3, [r7, #12]
10001bba:	4313      	orrs	r3, r2
10001bbc:	60fb      	str	r3, [r7, #12]
      can_mo->can_mo_ptr->MOAMR = reg;
10001bbe:	687b      	ldr	r3, [r7, #4]
10001bc0:	681b      	ldr	r3, [r3, #0]
10001bc2:	68fa      	ldr	r2, [r7, #12]
10001bc4:	60da      	str	r2, [r3, #12]
10001bc6:	e009      	b.n	10001bdc <XMC_CAN_MO_Config+0xf4>
    }
    else
    {
      can_mo->can_mo_ptr->MOAR = can_mo->mo_ar;
10001bc8:	687b      	ldr	r3, [r7, #4]
10001bca:	681b      	ldr	r3, [r3, #0]
10001bcc:	687a      	ldr	r2, [r7, #4]
10001bce:	6852      	ldr	r2, [r2, #4]
10001bd0:	619a      	str	r2, [r3, #24]
      can_mo->can_mo_ptr->MOAMR = can_mo->mo_amr;
10001bd2:	687b      	ldr	r3, [r7, #4]
10001bd4:	681b      	ldr	r3, [r3, #0]
10001bd6:	687a      	ldr	r2, [r7, #4]
10001bd8:	6892      	ldr	r2, [r2, #8]
10001bda:	60da      	str	r2, [r3, #12]
    }
    /* Check whether message object is transmit message object */
    if (can_mo->can_mo_type == XMC_CAN_MO_TYPE_TRANSMSGOBJ)
10001bdc:	687b      	ldr	r3, [r7, #4]
10001bde:	7e1b      	ldrb	r3, [r3, #24]
10001be0:	2b01      	cmp	r3, #1
10001be2:	d10d      	bne.n	10001c00 <XMC_CAN_MO_Config+0x118>
    {
      /* Set MO as Transmit message object  */
      XMC_CAN_MO_UpdateData(can_mo);
10001be4:	687b      	ldr	r3, [r7, #4]
10001be6:	1c18      	adds	r0, r3, #0
10001be8:	f000 f81e 	bl	10001c28 <XMC_CAN_MO_UpdateData>
      can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_SETDIR_Msk;
10001bec:	687b      	ldr	r3, [r7, #4]
10001bee:	681b      	ldr	r3, [r3, #0]
10001bf0:	2280      	movs	r2, #128	; 0x80
10001bf2:	0512      	lsls	r2, r2, #20
10001bf4:	61da      	str	r2, [r3, #28]

      /* Reset RTSEL and Set MSGVAL, TXEN0 and TXEN1 bits */
      can_mo->can_mo_ptr->MOCTR = (CAN_MO_MOCTR_SETTXEN0_Msk | CAN_MO_MOCTR_SETTXEN1_Msk | CAN_MO_MOCTR_SETMSGVAL_Msk |
10001bf6:	687b      	ldr	r3, [r7, #4]
10001bf8:	681b      	ldr	r3, [r3, #0]
10001bfa:	4a09      	ldr	r2, [pc, #36]	; (10001c20 <XMC_CAN_MO_Config+0x138>)
10001bfc:	61da      	str	r2, [r3, #28]
10001bfe:	e008      	b.n	10001c12 <XMC_CAN_MO_Config+0x12a>
                                   CAN_MO_MOCTR_RESRXEN_Msk  | CAN_MO_MOCTR_RESRTSEL_Msk);
    }
    else
    {
      /* Set MO as Receive message object and set RXEN bit */
      can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESDIR_Msk;
10001c00:	687b      	ldr	r3, [r7, #4]
10001c02:	681b      	ldr	r3, [r3, #0]
10001c04:	2280      	movs	r2, #128	; 0x80
10001c06:	0112      	lsls	r2, r2, #4
10001c08:	61da      	str	r2, [r3, #28]

      /* Reset RTSEL, TXEN1 and TXEN2 and Set MSGVAL and RXEN bits */
      can_mo->can_mo_ptr->MOCTR = (CAN_MO_MOCTR_RESTXEN0_Msk | CAN_MO_MOCTR_RESTXEN1_Msk | CAN_MO_MOCTR_SETMSGVAL_Msk |
10001c0a:	687b      	ldr	r3, [r7, #4]
10001c0c:	681b      	ldr	r3, [r3, #0]
10001c0e:	4a05      	ldr	r2, [pc, #20]	; (10001c24 <XMC_CAN_MO_Config+0x13c>)
10001c10:	61da      	str	r2, [r3, #28]
                                   CAN_MO_MOCTR_SETRXEN_Msk | CAN_MO_MOCTR_RESRTSEL_Msk);
    }

  }
}
10001c12:	46bd      	mov	sp, r7
10001c14:	b006      	add	sp, #24
10001c16:	bd80      	pop	{r7, pc}
10001c18:	affbf000 	.word	0xaffbf000
10001c1c:	ffff00ff 	.word	0xffff00ff
10001c20:	062000c0 	.word	0x062000c0
10001c24:	00a00640 	.word	0x00a00640

10001c28 <XMC_CAN_MO_UpdateData>:

/* Update of XMC_CAN Object */
XMC_CAN_STATUS_t XMC_CAN_MO_UpdateData(const XMC_CAN_MO_t *const can_mo)
{
10001c28:	b580      	push	{r7, lr}
10001c2a:	b084      	sub	sp, #16
10001c2c:	af00      	add	r7, sp, #0
10001c2e:	6078      	str	r0, [r7, #4]
  XMC_CAN_STATUS_t error = XMC_CAN_STATUS_MO_NOT_ACCEPTABLE;
10001c30:	230f      	movs	r3, #15
10001c32:	18fb      	adds	r3, r7, r3
10001c34:	2203      	movs	r2, #3
10001c36:	701a      	strb	r2, [r3, #0]
  /* Check whether message object is transmit message object */
  if (can_mo->can_mo_type == XMC_CAN_MO_TYPE_TRANSMSGOBJ)
10001c38:	687b      	ldr	r3, [r7, #4]
10001c3a:	7e1b      	ldrb	r3, [r3, #24]
10001c3c:	2b01      	cmp	r3, #1
10001c3e:	d125      	bne.n	10001c8c <XMC_CAN_MO_UpdateData+0x64>
  {
    can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
10001c40:	687b      	ldr	r3, [r7, #4]
10001c42:	681b      	ldr	r3, [r3, #0]
10001c44:	2220      	movs	r2, #32
10001c46:	61da      	str	r2, [r3, #28]
    /* Configure data length */
    can_mo->can_mo_ptr->MOFCR = ((can_mo->can_mo_ptr->MOFCR) & ~(uint32_t)(CAN_MO_MOFCR_DLC_Msk)) |
10001c48:	687b      	ldr	r3, [r7, #4]
10001c4a:	681b      	ldr	r3, [r3, #0]
10001c4c:	687a      	ldr	r2, [r7, #4]
10001c4e:	6812      	ldr	r2, [r2, #0]
10001c50:	6812      	ldr	r2, [r2, #0]
10001c52:	4914      	ldr	r1, [pc, #80]	; (10001ca4 <XMC_CAN_MO_UpdateData+0x7c>)
10001c54:	4011      	ands	r1, r2
                                (((uint32_t) can_mo->can_data_length << CAN_MO_MOFCR_DLC_Pos) & (uint32_t)CAN_MO_MOFCR_DLC_Msk);
10001c56:	687a      	ldr	r2, [r7, #4]
10001c58:	7b12      	ldrb	r2, [r2, #12]
10001c5a:	0610      	lsls	r0, r2, #24
10001c5c:	22f0      	movs	r2, #240	; 0xf0
10001c5e:	0512      	lsls	r2, r2, #20
10001c60:	4002      	ands	r2, r0
  /* Check whether message object is transmit message object */
  if (can_mo->can_mo_type == XMC_CAN_MO_TYPE_TRANSMSGOBJ)
  {
    can_mo->can_mo_ptr->MOCTR = CAN_MO_MOCTR_RESMSGVAL_Msk;
    /* Configure data length */
    can_mo->can_mo_ptr->MOFCR = ((can_mo->can_mo_ptr->MOFCR) & ~(uint32_t)(CAN_MO_MOFCR_DLC_Msk)) |
10001c62:	430a      	orrs	r2, r1
10001c64:	601a      	str	r2, [r3, #0]
                                (((uint32_t) can_mo->can_data_length << CAN_MO_MOFCR_DLC_Pos) & (uint32_t)CAN_MO_MOFCR_DLC_Msk);
    /* Configure Data registers*/
    can_mo->can_mo_ptr->MODATAL = can_mo->can_data[0];
10001c66:	687b      	ldr	r3, [r7, #4]
10001c68:	681b      	ldr	r3, [r3, #0]
10001c6a:	687a      	ldr	r2, [r7, #4]
10001c6c:	6912      	ldr	r2, [r2, #16]
10001c6e:	611a      	str	r2, [r3, #16]
    can_mo->can_mo_ptr->MODATAH = can_mo->can_data[1];
10001c70:	687b      	ldr	r3, [r7, #4]
10001c72:	681b      	ldr	r3, [r3, #0]
10001c74:	687a      	ldr	r2, [r7, #4]
10001c76:	6952      	ldr	r2, [r2, #20]
10001c78:	615a      	str	r2, [r3, #20]
    /* Reset RTSEL and Set MSGVAL ,TXEN0 and TXEN1 bits */
    can_mo->can_mo_ptr->MOCTR = (CAN_MO_MOCTR_SETNEWDAT_Msk | CAN_MO_MOCTR_SETMSGVAL_Msk | CAN_MO_MOCTR_RESRTSEL_Msk);
10001c7a:	687b      	ldr	r3, [r7, #4]
10001c7c:	681b      	ldr	r3, [r3, #0]
10001c7e:	4a0a      	ldr	r2, [pc, #40]	; (10001ca8 <XMC_CAN_MO_UpdateData+0x80>)
10001c80:	61da      	str	r2, [r3, #28]
    error = XMC_CAN_STATUS_SUCCESS;
10001c82:	230f      	movs	r3, #15
10001c84:	18fb      	adds	r3, r7, r3
10001c86:	2200      	movs	r2, #0
10001c88:	701a      	strb	r2, [r3, #0]
10001c8a:	e003      	b.n	10001c94 <XMC_CAN_MO_UpdateData+0x6c>
  }
  else
  {
    error = XMC_CAN_STATUS_MO_NOT_ACCEPTABLE;
10001c8c:	230f      	movs	r3, #15
10001c8e:	18fb      	adds	r3, r7, r3
10001c90:	2203      	movs	r2, #3
10001c92:	701a      	strb	r2, [r3, #0]
  }
  return error;
10001c94:	230f      	movs	r3, #15
10001c96:	18fb      	adds	r3, r7, r3
10001c98:	781b      	ldrb	r3, [r3, #0]
}
10001c9a:	1c18      	adds	r0, r3, #0
10001c9c:	46bd      	mov	sp, r7
10001c9e:	b004      	add	sp, #16
10001ca0:	bd80      	pop	{r7, pc}
10001ca2:	46c0      	nop			; (mov r8, r8)
10001ca4:	f0ffffff 	.word	0xf0ffffff
10001ca8:	00280040 	.word	0x00280040

10001cac <XMC_CAN_MO_Transmit>:

/* This function is will put a transmit request to transmit message object */
XMC_CAN_STATUS_t XMC_CAN_MO_Transmit(const XMC_CAN_MO_t *const can_mo)
{
10001cac:	b580      	push	{r7, lr}
10001cae:	b086      	sub	sp, #24
10001cb0:	af00      	add	r7, sp, #0
10001cb2:	6078      	str	r0, [r7, #4]
  XMC_CAN_STATUS_t error = XMC_CAN_STATUS_ERROR;
10001cb4:	2317      	movs	r3, #23
10001cb6:	18fb      	adds	r3, r7, r3
10001cb8:	2201      	movs	r2, #1
10001cba:	701a      	strb	r2, [r3, #0]
  uint32_t mo_type = (uint32_t)(((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_MSGVAL_Msk) >> CAN_MO_MOSTAT_MSGVAL_Pos);
10001cbc:	687b      	ldr	r3, [r7, #4]
10001cbe:	681b      	ldr	r3, [r3, #0]
10001cc0:	69db      	ldr	r3, [r3, #28]
10001cc2:	2220      	movs	r2, #32
10001cc4:	4013      	ands	r3, r2
10001cc6:	095b      	lsrs	r3, r3, #5
10001cc8:	613b      	str	r3, [r7, #16]
  uint32_t mo_transmission_ongoing = (uint32_t) ((can_mo->can_mo_ptr->MOSTAT) & CAN_MO_MOSTAT_TXRQ_Msk) >> CAN_MO_MOSTAT_TXRQ_Pos;
10001cca:	687b      	ldr	r3, [r7, #4]
10001ccc:	681b      	ldr	r3, [r3, #0]
10001cce:	69da      	ldr	r2, [r3, #28]
10001cd0:	2380      	movs	r3, #128	; 0x80
10001cd2:	005b      	lsls	r3, r3, #1
10001cd4:	4013      	ands	r3, r2
10001cd6:	0a1b      	lsrs	r3, r3, #8
10001cd8:	60fb      	str	r3, [r7, #12]
  /* check if message is disabled */
  if (mo_type == 0U)
10001cda:	693b      	ldr	r3, [r7, #16]
10001cdc:	2b00      	cmp	r3, #0
10001cde:	d104      	bne.n	10001cea <XMC_CAN_MO_Transmit+0x3e>
  {
    error = XMC_CAN_STATUS_MO_DISABLED;
10001ce0:	2317      	movs	r3, #23
10001ce2:	18fb      	adds	r3, r7, r3
10001ce4:	2204      	movs	r2, #4
10001ce6:	701a      	strb	r2, [r3, #0]
10001ce8:	e010      	b.n	10001d0c <XMC_CAN_MO_Transmit+0x60>
  }
  /* check if transmission is ongoing on message object */
  else if (mo_transmission_ongoing == 1U)
10001cea:	68fb      	ldr	r3, [r7, #12]
10001cec:	2b01      	cmp	r3, #1
10001cee:	d104      	bne.n	10001cfa <XMC_CAN_MO_Transmit+0x4e>
  {
    error = XMC_CAN_STATUS_BUSY;
10001cf0:	2317      	movs	r3, #23
10001cf2:	18fb      	adds	r3, r7, r3
10001cf4:	2202      	movs	r2, #2
10001cf6:	701a      	strb	r2, [r3, #0]
10001cf8:	e008      	b.n	10001d0c <XMC_CAN_MO_Transmit+0x60>
  }
  else
  {
    /* set TXRQ bit */
    can_mo->can_mo_ptr-> MOCTR = CAN_MO_MOCTR_SETTXRQ_Msk | CAN_MO_MOCTR_SETTXEN0_Msk | CAN_MO_MOCTR_SETTXEN1_Msk;
10001cfa:	687b      	ldr	r3, [r7, #4]
10001cfc:	681b      	ldr	r3, [r3, #0]
10001cfe:	22e0      	movs	r2, #224	; 0xe0
10001d00:	04d2      	lsls	r2, r2, #19
10001d02:	61da      	str	r2, [r3, #28]
    error = XMC_CAN_STATUS_SUCCESS;
10001d04:	2317      	movs	r3, #23
10001d06:	18fb      	adds	r3, r7, r3
10001d08:	2200      	movs	r2, #0
10001d0a:	701a      	strb	r2, [r3, #0]
  }
  return error;
10001d0c:	2317      	movs	r3, #23
10001d0e:	18fb      	adds	r3, r7, r3
10001d10:	781b      	ldrb	r3, [r3, #0]
}
10001d12:	1c18      	adds	r0, r3, #0
10001d14:	46bd      	mov	sp, r7
10001d16:	b006      	add	sp, #24
10001d18:	bd80      	pop	{r7, pc}
10001d1a:	46c0      	nop			; (mov r8, r8)

10001d1c <XMC_CAN_NODE_EnableEvent>:
  return error;
}

/* Function to enable node event */
void XMC_CAN_NODE_EnableEvent(XMC_CAN_NODE_t *const can_node, const XMC_CAN_NODE_EVENT_t event)
{
10001d1c:	b580      	push	{r7, lr}
10001d1e:	b082      	sub	sp, #8
10001d20:	af00      	add	r7, sp, #0
10001d22:	6078      	str	r0, [r7, #4]
10001d24:	6039      	str	r1, [r7, #0]
  if (event != XMC_CAN_NODE_EVENT_CFCIE)
10001d26:	683a      	ldr	r2, [r7, #0]
10001d28:	2380      	movs	r3, #128	; 0x80
10001d2a:	03db      	lsls	r3, r3, #15
10001d2c:	429a      	cmp	r2, r3
10001d2e:	d006      	beq.n	10001d3e <XMC_CAN_NODE_EnableEvent+0x22>
  {
    can_node->NCR |= (uint32_t)event;
10001d30:	687b      	ldr	r3, [r7, #4]
10001d32:	681a      	ldr	r2, [r3, #0]
10001d34:	683b      	ldr	r3, [r7, #0]
10001d36:	431a      	orrs	r2, r3
10001d38:	687b      	ldr	r3, [r7, #4]
10001d3a:	601a      	str	r2, [r3, #0]
10001d3c:	e005      	b.n	10001d4a <XMC_CAN_NODE_EnableEvent+0x2e>
  }
  else
  {
    can_node->NFCR |= (uint32_t)event;
10001d3e:	687b      	ldr	r3, [r7, #4]
10001d40:	699a      	ldr	r2, [r3, #24]
10001d42:	683b      	ldr	r3, [r7, #0]
10001d44:	431a      	orrs	r2, r3
10001d46:	687b      	ldr	r3, [r7, #4]
10001d48:	619a      	str	r2, [r3, #24]
  }
}
10001d4a:	46bd      	mov	sp, r7
10001d4c:	b002      	add	sp, #8
10001d4e:	bd80      	pop	{r7, pc}

10001d50 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
10001d50:	b580      	push	{r7, lr}
10001d52:	b082      	sub	sp, #8
10001d54:	af00      	add	r7, sp, #0
10001d56:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
10001d58:	687b      	ldr	r3, [r7, #4]
10001d5a:	2280      	movs	r2, #128	; 0x80
10001d5c:	0052      	lsls	r2, r2, #1
10001d5e:	60da      	str	r2, [r3, #12]
}
10001d60:	46bd      	mov	sp, r7
10001d62:	b002      	add	sp, #8
10001d64:	bd80      	pop	{r7, pc}
10001d66:	46c0      	nop			; (mov r8, r8)

10001d68 <XMC_CCU4_lUngateClock>:
    XMC_ASSERT("XMC_CCU4_lGateClock:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lUngateClock(const XMC_CCU4_MODULE_t *const module)
{
10001d68:	b580      	push	{r7, lr}
10001d6a:	b082      	sub	sp, #8
10001d6c:	af00      	add	r7, sp, #0
10001d6e:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
10001d70:	687b      	ldr	r3, [r7, #4]
10001d72:	4a09      	ldr	r2, [pc, #36]	; (10001d98 <XMC_CCU4_lUngateClock+0x30>)
10001d74:	4293      	cmp	r3, r2
10001d76:	d103      	bne.n	10001d80 <XMC_CCU4_lUngateClock+0x18>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU40);
10001d78:	2004      	movs	r0, #4
10001d7a:	f7ff fb99 	bl	100014b0 <XMC_SCU_CLOCK_UngatePeripheralClock>
10001d7e:	e008      	b.n	10001d92 <XMC_CCU4_lUngateClock+0x2a>
  }
#if defined(CCU41)
  else if (module == CCU41)
10001d80:	687b      	ldr	r3, [r7, #4]
10001d82:	4a06      	ldr	r2, [pc, #24]	; (10001d9c <XMC_CCU4_lUngateClock+0x34>)
10001d84:	4293      	cmp	r3, r2
10001d86:	d104      	bne.n	10001d92 <XMC_CCU4_lUngateClock+0x2a>
  {
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_CCU41);
10001d88:	2380      	movs	r3, #128	; 0x80
10001d8a:	029b      	lsls	r3, r3, #10
10001d8c:	1c18      	adds	r0, r3, #0
10001d8e:	f7ff fb8f 	bl	100014b0 <XMC_SCU_CLOCK_UngatePeripheralClock>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lUngateClock:Invalid Module Pointer", 0);
  }
}
10001d92:	46bd      	mov	sp, r7
10001d94:	b002      	add	sp, #8
10001d96:	bd80      	pop	{r7, pc}
10001d98:	48040000 	.word	0x48040000
10001d9c:	48044000 	.word	0x48044000

10001da0 <XMC_CCU4_EnableModule>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
10001da0:	b580      	push	{r7, lr}
10001da2:	b082      	sub	sp, #8
10001da4:	af00      	add	r7, sp, #0
10001da6:	6078      	str	r0, [r7, #4]
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
#endif

#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lUngateClock(module);
10001da8:	687b      	ldr	r3, [r7, #4]
10001daa:	1c18      	adds	r0, r3, #0
10001dac:	f7ff ffdc 	bl	10001d68 <XMC_CCU4_lUngateClock>
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lDeassertReset(module);
#endif
}
10001db0:	46bd      	mov	sp, r7
10001db2:	b002      	add	sp, #8
10001db4:	bd80      	pop	{r7, pc}
10001db6:	46c0      	nop			; (mov r8, r8)

10001db8 <XMC_CCU4_Init>:
#endif
}

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
10001db8:	b580      	push	{r7, lr}
10001dba:	b084      	sub	sp, #16
10001dbc:	af00      	add	r7, sp, #0
10001dbe:	6078      	str	r0, [r7, #4]
10001dc0:	1c0a      	adds	r2, r1, #0
10001dc2:	1cfb      	adds	r3, r7, #3
10001dc4:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_CCU4_Init:Invalid module pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_Init:Invalid mcs action", XMC_CCU4_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
10001dc6:	687b      	ldr	r3, [r7, #4]
10001dc8:	1c18      	adds	r0, r3, #0
10001dca:	f7ff ffe9 	bl	10001da0 <XMC_CCU4_EnableModule>
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
10001dce:	687b      	ldr	r3, [r7, #4]
10001dd0:	1c18      	adds	r0, r3, #0
10001dd2:	f7ff ffbd 	bl	10001d50 <XMC_CCU4_StartPrescaler>

  gctrl = module->GCTRL;
10001dd6:	687b      	ldr	r3, [r7, #4]
10001dd8:	681b      	ldr	r3, [r3, #0]
10001dda:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
10001ddc:	68fb      	ldr	r3, [r7, #12]
10001dde:	4a07      	ldr	r2, [pc, #28]	; (10001dfc <XMC_CCU4_Init+0x44>)
10001de0:	4013      	ands	r3, r2
10001de2:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
10001de4:	1cfb      	adds	r3, r7, #3
10001de6:	781b      	ldrb	r3, [r3, #0]
10001de8:	039b      	lsls	r3, r3, #14
10001dea:	68fa      	ldr	r2, [r7, #12]
10001dec:	4313      	orrs	r3, r2
10001dee:	60fb      	str	r3, [r7, #12]

  module->GCTRL = gctrl;
10001df0:	687b      	ldr	r3, [r7, #4]
10001df2:	68fa      	ldr	r2, [r7, #12]
10001df4:	601a      	str	r2, [r3, #0]
}
10001df6:	46bd      	mov	sp, r7
10001df8:	b004      	add	sp, #16
10001dfa:	bd80      	pop	{r7, pc}
10001dfc:	ffff3fff 	.word	0xffff3fff

10001e00 <XMC_CCU4_SLICE_CompareInit>:
}

/* API to configure CC4 Slice as Timer */
void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init)
{
10001e00:	b580      	push	{r7, lr}
10001e02:	b082      	sub	sp, #8
10001e04:	af00      	add	r7, sp, #0
10001e06:	6078      	str	r0, [r7, #4]
10001e08:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Compare Init Pointer is NULL",
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
10001e0a:	683b      	ldr	r3, [r7, #0]
10001e0c:	681a      	ldr	r2, [r3, #0]
10001e0e:	687b      	ldr	r3, [r7, #4]
10001e10:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
10001e12:	683b      	ldr	r3, [r7, #0]
10001e14:	795b      	ldrb	r3, [r3, #5]
10001e16:	069b      	lsls	r3, r3, #26
10001e18:	0fdb      	lsrs	r3, r3, #31
10001e1a:	b2db      	uxtb	r3, r3
10001e1c:	051a      	lsls	r2, r3, #20
10001e1e:	687b      	ldr	r3, [r7, #4]
10001e20:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
10001e22:	683b      	ldr	r3, [r7, #0]
10001e24:	791b      	ldrb	r3, [r3, #4]
10001e26:	071b      	lsls	r3, r3, #28
10001e28:	0f1b      	lsrs	r3, r3, #28
10001e2a:	b2db      	uxtb	r3, r3
10001e2c:	1c1a      	adds	r2, r3, #0
10001e2e:	687b      	ldr	r3, [r7, #4]
10001e30:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
10001e32:	683b      	ldr	r3, [r7, #0]
10001e34:	795b      	ldrb	r3, [r3, #5]
10001e36:	071b      	lsls	r3, r3, #28
10001e38:	0f1b      	lsrs	r3, r3, #28
10001e3a:	b2db      	uxtb	r3, r3
10001e3c:	1c1a      	adds	r2, r3, #0
10001e3e:	687b      	ldr	r3, [r7, #4]
10001e40:	621a      	str	r2, [r3, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
10001e42:	683b      	ldr	r3, [r7, #0]
10001e44:	795b      	ldrb	r3, [r3, #5]
10001e46:	06db      	lsls	r3, r3, #27
10001e48:	0fdb      	lsrs	r3, r3, #31
10001e4a:	b2db      	uxtb	r3, r3
10001e4c:	1c1a      	adds	r2, r3, #0
10001e4e:	687b      	ldr	r3, [r7, #4]
10001e50:	619a      	str	r2, [r3, #24]
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
10001e52:	683b      	ldr	r3, [r7, #0]
10001e54:	791b      	ldrb	r3, [r3, #4]
10001e56:	061b      	lsls	r3, r3, #24
10001e58:	0f1b      	lsrs	r3, r3, #28
10001e5a:	b2db      	uxtb	r3, r3
10001e5c:	1c1a      	adds	r2, r3, #0
10001e5e:	687b      	ldr	r3, [r7, #4]
10001e60:	62da      	str	r2, [r3, #44]	; 0x2c
}
10001e62:	46bd      	mov	sp, r7
10001e64:	b002      	add	sp, #8
10001e66:	bd80      	pop	{r7, pc}

10001e68 <XMC_CCU4_SLICE_SetInterruptNode>:

/* Binds a capcom event to an NVIC node  */
void XMC_CCU4_SLICE_SetInterruptNode(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_IRQ_ID_t event,
                                     const XMC_CCU4_SLICE_SR_ID_t sr)
{
10001e68:	b580      	push	{r7, lr}
10001e6a:	b086      	sub	sp, #24
10001e6c:	af00      	add	r7, sp, #0
10001e6e:	6078      	str	r0, [r7, #4]
10001e70:	1c08      	adds	r0, r1, #0
10001e72:	1c11      	adds	r1, r2, #0
10001e74:	1cfb      	adds	r3, r7, #3
10001e76:	1c02      	adds	r2, r0, #0
10001e78:	701a      	strb	r2, [r3, #0]
10001e7a:	1cbb      	adds	r3, r7, #2
10001e7c:	1c0a      	adds	r2, r1, #0
10001e7e:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU4_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));

  switch (event)
10001e80:	1cfb      	adds	r3, r7, #3
10001e82:	781b      	ldrb	r3, [r3, #0]
10001e84:	2b0b      	cmp	r3, #11
10001e86:	d820      	bhi.n	10001eca <XMC_CCU4_SLICE_SetInterruptNode+0x62>
10001e88:	009a      	lsls	r2, r3, #2
10001e8a:	4b20      	ldr	r3, [pc, #128]	; (10001f0c <XMC_CCU4_SLICE_SetInterruptNode+0xa4>)
10001e8c:	18d3      	adds	r3, r2, r3
10001e8e:	681b      	ldr	r3, [r3, #0]
10001e90:	469f      	mov	pc, r3
  {
    case XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH:
    case XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH:
      mask = ((uint32_t) CCU4_CC4_SRS_POSR_Msk);
10001e92:	2303      	movs	r3, #3
10001e94:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_POSR_Pos;
10001e96:	2300      	movs	r3, #0
10001e98:	617b      	str	r3, [r7, #20]
      break;
10001e9a:	e01b      	b.n	10001ed4 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>

    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP:
    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN:
      mask = ((uint32_t) CCU4_CC4_SRS_CMSR_Msk);
10001e9c:	230c      	movs	r3, #12
10001e9e:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_CMSR_Pos;
10001ea0:	2302      	movs	r3, #2
10001ea2:	617b      	str	r3, [r7, #20]
      break;
10001ea4:	e016      	b.n	10001ed4 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT0:
      mask = ((uint32_t) CCU4_CC4_SRS_E0SR_Msk);
10001ea6:	23c0      	movs	r3, #192	; 0xc0
10001ea8:	009b      	lsls	r3, r3, #2
10001eaa:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E0SR_Pos;
10001eac:	2308      	movs	r3, #8
10001eae:	617b      	str	r3, [r7, #20]
      break;
10001eb0:	e010      	b.n	10001ed4 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT1:
      mask = ((uint32_t) CCU4_CC4_SRS_E1SR_Msk);
10001eb2:	23c0      	movs	r3, #192	; 0xc0
10001eb4:	011b      	lsls	r3, r3, #4
10001eb6:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E1SR_Pos;
10001eb8:	230a      	movs	r3, #10
10001eba:	617b      	str	r3, [r7, #20]
      break;
10001ebc:	e00a      	b.n	10001ed4 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT2:
    case XMC_CCU4_SLICE_IRQ_ID_TRAP:
      mask = ((uint32_t) CCU4_CC4_SRS_E2SR_Msk);
10001ebe:	23c0      	movs	r3, #192	; 0xc0
10001ec0:	019b      	lsls	r3, r3, #6
10001ec2:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E2SR_Pos;
10001ec4:	230c      	movs	r3, #12
10001ec6:	617b      	str	r3, [r7, #20]
      break;
10001ec8:	e004      	b.n	10001ed4 <XMC_CCU4_SLICE_SetInterruptNode+0x6c>
	  
	default:
	  mask = 0;
10001eca:	2300      	movs	r3, #0
10001ecc:	613b      	str	r3, [r7, #16]
	  pos = 0;
10001ece:	2300      	movs	r3, #0
10001ed0:	617b      	str	r3, [r7, #20]
	  break;
10001ed2:	46c0      	nop			; (mov r8, r8)
  }

  if (mask != 0)
10001ed4:	693b      	ldr	r3, [r7, #16]
10001ed6:	2b00      	cmp	r3, #0
10001ed8:	d014      	beq.n	10001f04 <XMC_CCU4_SLICE_SetInterruptNode+0x9c>
  {
    srs = slice->SRS;
10001eda:	687b      	ldr	r3, [r7, #4]
10001edc:	22a8      	movs	r2, #168	; 0xa8
10001ede:	589b      	ldr	r3, [r3, r2]
10001ee0:	60fb      	str	r3, [r7, #12]
    srs &= ~mask;
10001ee2:	693b      	ldr	r3, [r7, #16]
10001ee4:	43da      	mvns	r2, r3
10001ee6:	68fb      	ldr	r3, [r7, #12]
10001ee8:	4013      	ands	r3, r2
10001eea:	60fb      	str	r3, [r7, #12]
    srs |= (uint32_t)sr << pos;
10001eec:	1cbb      	adds	r3, r7, #2
10001eee:	781a      	ldrb	r2, [r3, #0]
10001ef0:	697b      	ldr	r3, [r7, #20]
10001ef2:	409a      	lsls	r2, r3
10001ef4:	1c13      	adds	r3, r2, #0
10001ef6:	68fa      	ldr	r2, [r7, #12]
10001ef8:	4313      	orrs	r3, r2
10001efa:	60fb      	str	r3, [r7, #12]
    slice->SRS = srs;
10001efc:	687b      	ldr	r3, [r7, #4]
10001efe:	21a8      	movs	r1, #168	; 0xa8
10001f00:	68fa      	ldr	r2, [r7, #12]
10001f02:	505a      	str	r2, [r3, r1]
  }
}
10001f04:	46bd      	mov	sp, r7
10001f06:	b006      	add	sp, #24
10001f08:	bd80      	pop	{r7, pc}
10001f0a:	46c0      	nop			; (mov r8, r8)
10001f0c:	10004f9c 	.word	0x10004f9c

10001f10 <XMC_ERU_ETL_Init>:
 ********************************************************************************************************************/
/* Initializes the selected ERU_ETLx channel with the config structure.  */
void XMC_ERU_ETL_Init(XMC_ERU_t *const eru,
                      const uint8_t channel,
                      const XMC_ERU_ETL_CONFIG_t *const config)
{
10001f10:	b580      	push	{r7, lr}
10001f12:	b084      	sub	sp, #16
10001f14:	af00      	add	r7, sp, #0
10001f16:	60f8      	str	r0, [r7, #12]
10001f18:	607a      	str	r2, [r7, #4]
10001f1a:	230b      	movs	r3, #11
10001f1c:	18fb      	adds	r3, r7, r3
10001f1e:	1c0a      	adds	r2, r1, #0
10001f20:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);
10001f22:	68fb      	ldr	r3, [r7, #12]
10001f24:	1c18      	adds	r0, r3, #0
10001f26:	f7ff f92f 	bl	10001188 <XMC_ERU_Enable>

  eru->EXISEL = (eru->EXISEL &
10001f2a:	68fb      	ldr	r3, [r7, #12]
10001f2c:	681b      	ldr	r3, [r3, #0]
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
10001f2e:	220b      	movs	r2, #11
10001f30:	18ba      	adds	r2, r7, r2
10001f32:	7812      	ldrb	r2, [r2, #0]
10001f34:	0092      	lsls	r2, r2, #2
10001f36:	1c11      	adds	r1, r2, #0
10001f38:	220f      	movs	r2, #15
10001f3a:	408a      	lsls	r2, r1
10001f3c:	43d2      	mvns	r2, r2
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL &
10001f3e:	401a      	ands	r2, r3
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
                (config->input << (channel * (uint32_t)ERU_EXISEL_BITSIZE));
10001f40:	687b      	ldr	r3, [r7, #4]
10001f42:	681b      	ldr	r3, [r3, #0]
10001f44:	210b      	movs	r1, #11
10001f46:	1879      	adds	r1, r7, r1
10001f48:	7809      	ldrb	r1, [r1, #0]
10001f4a:	0089      	lsls	r1, r1, #2
10001f4c:	408b      	lsls	r3, r1
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL &
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
10001f4e:	431a      	orrs	r2, r3
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_ETL_Init:Invalid Channel Number", (channel < 4U));

  XMC_ERU_Enable(eru);

  eru->EXISEL = (eru->EXISEL &
10001f50:	68fb      	ldr	r3, [r7, #12]
10001f52:	601a      	str	r2, [r3, #0]
                 ~((uint32_t)(ERU_EXISEL_EXS0A_Msk | ERU_EXISEL_EXS0B_Msk) << (channel * ERU_EXISEL_BITSIZE))) |
                (config->input << (channel * (uint32_t)ERU_EXISEL_BITSIZE));

  eru->EXICON[channel] = config->raw;
10001f54:	230b      	movs	r3, #11
10001f56:	18fb      	adds	r3, r7, r3
10001f58:	781a      	ldrb	r2, [r3, #0]
10001f5a:	687b      	ldr	r3, [r7, #4]
10001f5c:	6859      	ldr	r1, [r3, #4]
10001f5e:	68fb      	ldr	r3, [r7, #12]
10001f60:	3204      	adds	r2, #4
10001f62:	0092      	lsls	r2, r2, #2
10001f64:	50d1      	str	r1, [r2, r3]
}
10001f66:	46bd      	mov	sp, r7
10001f68:	b004      	add	sp, #16
10001f6a:	bd80      	pop	{r7, pc}

10001f6c <XMC_ERU_OGU_SetServiceRequestMode>:

/* Configures the gating scheme for service request generation by setting (GP) bit. */
void XMC_ERU_OGU_SetServiceRequestMode(XMC_ERU_t *const eru,
                                       const uint8_t channel,
                                       const XMC_ERU_OGU_SERVICE_REQUEST_t mode)
{
10001f6c:	b590      	push	{r4, r7, lr}
10001f6e:	b083      	sub	sp, #12
10001f70:	af00      	add	r7, sp, #0
10001f72:	6078      	str	r0, [r7, #4]
10001f74:	1c08      	adds	r0, r1, #0
10001f76:	1c11      	adds	r1, r2, #0
10001f78:	1cfb      	adds	r3, r7, #3
10001f7a:	1c02      	adds	r2, r0, #0
10001f7c:	701a      	strb	r2, [r3, #0]
10001f7e:	1cbb      	adds	r3, r7, #2
10001f80:	1c0a      	adds	r2, r1, #0
10001f82:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_ERU_OGU_SetServiceRequestMode:Invalid Module Pointer", XMC_ERU_CHECK_MODULE_PTR(eru));
  XMC_ASSERT("XMC_ERU_OGU_SetServiceRequestMode:Invalid Channel Number", (channel < 4U));
  XMC_ASSERT("XMC_ERU_OGU_SetServiceRequestMode:Invalid Service Request Mode", XMC_ERU_OGU_CHECK_SERIVCE_REQUEST(mode));

  eru->EXOCON_b[channel].GP = (uint8_t)mode;
10001f84:	1cfb      	adds	r3, r7, #3
10001f86:	781a      	ldrb	r2, [r3, #0]
10001f88:	1cbb      	adds	r3, r7, #2
10001f8a:	781b      	ldrb	r3, [r3, #0]
10001f8c:	2103      	movs	r1, #3
10001f8e:	400b      	ands	r3, r1
10001f90:	b2d9      	uxtb	r1, r3
10001f92:	687b      	ldr	r3, [r7, #4]
10001f94:	3208      	adds	r2, #8
10001f96:	0092      	lsls	r2, r2, #2
10001f98:	2003      	movs	r0, #3
10001f9a:	4001      	ands	r1, r0
10001f9c:	0109      	lsls	r1, r1, #4
10001f9e:	58d0      	ldr	r0, [r2, r3]
10001fa0:	2430      	movs	r4, #48	; 0x30
10001fa2:	43a0      	bics	r0, r4
10001fa4:	4301      	orrs	r1, r0
10001fa6:	50d1      	str	r1, [r2, r3]

}
10001fa8:	46bd      	mov	sp, r7
10001faa:	b003      	add	sp, #12
10001fac:	bd90      	pop	{r4, r7, pc}
10001fae:	46c0      	nop			; (mov r8, r8)

10001fb0 <__aeabi_uidiv>:
/***********************************************************************************************************************
 * API IMPLEMENTATION - aeabi routines
 **********************************************************************************************************************/
/* This function performs unsigned integer division */
uint32_t __aeabi_uidiv(uint32_t dividend, uint32_t divisor)
{
10001fb0:	b580      	push	{r7, lr}
10001fb2:	b088      	sub	sp, #32
10001fb4:	af00      	add	r7, sp, #0
10001fb6:	6078      	str	r0, [r7, #4]
10001fb8:	6039      	str	r1, [r7, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
10001fba:	f3ef 8310 	mrs	r3, PRIMASK
10001fbe:	617b      	str	r3, [r7, #20]
  return(result);
10001fc0:	697b      	ldr	r3, [r7, #20]
 * API IMPLEMENTATION - Utility functions
 ********************************************************************************************************************/
__attribute__((always_inline)) __STATIC_INLINE uint32_t critical_section_enter(void)
{
  uint32_t status;
  status = __get_PRIMASK();
10001fc2:	613b      	str	r3, [r7, #16]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
10001fc4:	b672      	cpsid	i
  __disable_irq ();
  return status;
10001fc6:	693b      	ldr	r3, [r7, #16]
/* This function performs unsigned integer division */
uint32_t __aeabi_uidiv(uint32_t dividend, uint32_t divisor)
{
  uint32_t result;
  uint32_t ics;
  ics = critical_section_enter();
10001fc8:	61fb      	str	r3, [r7, #28]

  MATH->DIVCON  = XMC_MATH_UNSIGNED_DIVISION;
10001fca:	4b0c      	ldr	r3, [pc, #48]	; (10001ffc <__aeabi_uidiv+0x4c>)
10001fcc:	2204      	movs	r2, #4
10001fce:	635a      	str	r2, [r3, #52]	; 0x34
  MATH->DVD     = dividend;
10001fd0:	4b0a      	ldr	r3, [pc, #40]	; (10001ffc <__aeabi_uidiv+0x4c>)
10001fd2:	687a      	ldr	r2, [r7, #4]
10001fd4:	621a      	str	r2, [r3, #32]
  MATH->DVS     = divisor;
10001fd6:	4b09      	ldr	r3, [pc, #36]	; (10001ffc <__aeabi_uidiv+0x4c>)
10001fd8:	683a      	ldr	r2, [r7, #0]
10001fda:	625a      	str	r2, [r3, #36]	; 0x24

  result = MATH->QUOT;
10001fdc:	4b07      	ldr	r3, [pc, #28]	; (10001ffc <__aeabi_uidiv+0x4c>)
10001fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
10001fe0:	61bb      	str	r3, [r7, #24]
10001fe2:	69fb      	ldr	r3, [r7, #28]
10001fe4:	60fb      	str	r3, [r7, #12]
10001fe6:	68fb      	ldr	r3, [r7, #12]
10001fe8:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10001fea:	68bb      	ldr	r3, [r7, #8]
10001fec:	f383 8810 	msr	PRIMASK, r3

  critical_section_exit(ics);

  return result;
10001ff0:	69bb      	ldr	r3, [r7, #24]
}
10001ff2:	1c18      	adds	r0, r3, #0
10001ff4:	46bd      	mov	sp, r7
10001ff6:	b008      	add	sp, #32
10001ff8:	bd80      	pop	{r7, pc}
10001ffa:	46c0      	nop			; (mov r8, r8)
10001ffc:	40030000 	.word	0x40030000

10002000 <__aeabi_uidivmod>:
  return result;
}

/* This function performs unsigned integer division modulo */
uint64_t __aeabi_uidivmod(uint32_t dividend, uint32_t divisor)
{
10002000:	b5f0      	push	{r4, r5, r6, r7, lr}
10002002:	b08d      	sub	sp, #52	; 0x34
10002004:	af00      	add	r7, sp, #0
10002006:	6078      	str	r0, [r7, #4]
10002008:	6039      	str	r1, [r7, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
1000200a:	f3ef 8210 	mrs	r2, PRIMASK
1000200e:	617a      	str	r2, [r7, #20]
  return(result);
10002010:	697a      	ldr	r2, [r7, #20]
 * API IMPLEMENTATION - Utility functions
 ********************************************************************************************************************/
__attribute__((always_inline)) __STATIC_INLINE uint32_t critical_section_enter(void)
{
  uint32_t status;
  status = __get_PRIMASK();
10002012:	613a      	str	r2, [r7, #16]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
10002014:	b672      	cpsid	i
  __disable_irq ();
  return status;
10002016:	693a      	ldr	r2, [r7, #16]
uint64_t __aeabi_uidivmod(uint32_t dividend, uint32_t divisor)
{
  uint64_t remainder;
  uint64_t quot;
  uint32_t ics;
  ics = critical_section_enter();
10002018:	62fa      	str	r2, [r7, #44]	; 0x2c

  MATH->DIVCON  = XMC_MATH_UNSIGNED_DIVISION;
1000201a:	4a15      	ldr	r2, [pc, #84]	; (10002070 <__aeabi_uidivmod+0x70>)
1000201c:	2104      	movs	r1, #4
1000201e:	6351      	str	r1, [r2, #52]	; 0x34
  MATH->DVD     = dividend;
10002020:	4a13      	ldr	r2, [pc, #76]	; (10002070 <__aeabi_uidivmod+0x70>)
10002022:	6879      	ldr	r1, [r7, #4]
10002024:	6211      	str	r1, [r2, #32]
  MATH->DVS     = divisor;
10002026:	4a12      	ldr	r2, [pc, #72]	; (10002070 <__aeabi_uidivmod+0x70>)
10002028:	6839      	ldr	r1, [r7, #0]
1000202a:	6251      	str	r1, [r2, #36]	; 0x24

  remainder = (uint64_t)MATH->RMD;
1000202c:	4a10      	ldr	r2, [pc, #64]	; (10002070 <__aeabi_uidivmod+0x70>)
1000202e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
10002030:	623a      	str	r2, [r7, #32]
10002032:	2200      	movs	r2, #0
10002034:	627a      	str	r2, [r7, #36]	; 0x24
  quot = (uint64_t)MATH->QUOT;
10002036:	4a0e      	ldr	r2, [pc, #56]	; (10002070 <__aeabi_uidivmod+0x70>)
10002038:	6a92      	ldr	r2, [r2, #40]	; 0x28
1000203a:	61ba      	str	r2, [r7, #24]
1000203c:	2200      	movs	r2, #0
1000203e:	61fa      	str	r2, [r7, #28]
10002040:	6afa      	ldr	r2, [r7, #44]	; 0x2c
10002042:	60fa      	str	r2, [r7, #12]
10002044:	68fa      	ldr	r2, [r7, #12]
10002046:	60ba      	str	r2, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
10002048:	68ba      	ldr	r2, [r7, #8]
1000204a:	f382 8810 	msr	PRIMASK, r2

  critical_section_exit(ics);

  return ((remainder << 32) | quot);
1000204e:	6a3a      	ldr	r2, [r7, #32]
10002050:	0014      	movs	r4, r2
10002052:	2200      	movs	r2, #0
10002054:	1c13      	adds	r3, r2, #0
10002056:	69ba      	ldr	r2, [r7, #24]
10002058:	431a      	orrs	r2, r3
1000205a:	1c15      	adds	r5, r2, #0
1000205c:	69fa      	ldr	r2, [r7, #28]
1000205e:	4322      	orrs	r2, r4
10002060:	1c16      	adds	r6, r2, #0
10002062:	1c2b      	adds	r3, r5, #0
10002064:	1c34      	adds	r4, r6, #0
}
10002066:	1c18      	adds	r0, r3, #0
10002068:	1c21      	adds	r1, r4, #0
1000206a:	46bd      	mov	sp, r7
1000206c:	b00d      	add	sp, #52	; 0x34
1000206e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10002070:	40030000 	.word	0x40030000

10002074 <_init>:
  }
}

/* Init */
void _init(void)
{}
10002074:	b580      	push	{r7, lr}
10002076:	af00      	add	r7, sp, #0
10002078:	46bd      	mov	sp, r7
1000207a:	bd80      	pop	{r7, pc}

1000207c <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
1000207c:	b580      	push	{r7, lr}
1000207e:	b082      	sub	sp, #8
10002080:	af00      	add	r7, sp, #0
10002082:	6078      	str	r0, [r7, #4]
10002084:	1c0a      	adds	r2, r1, #0
10002086:	1cfb      	adds	r3, r7, #3
10002088:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC = ((uint32_t) 1) << slice_number;
1000208a:	1cfb      	adds	r3, r7, #3
1000208c:	781b      	ldrb	r3, [r3, #0]
1000208e:	2201      	movs	r2, #1
10002090:	409a      	lsls	r2, r3
10002092:	687b      	ldr	r3, [r7, #4]
10002094:	60da      	str	r2, [r3, #12]
}
10002096:	46bd      	mov	sp, r7
10002098:	b002      	add	sp, #8
1000209a:	bd80      	pop	{r7, pc}

1000209c <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
1000209c:	b580      	push	{r7, lr}
1000209e:	b082      	sub	sp, #8
100020a0:	af00      	add	r7, sp, #0
100020a2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
100020a4:	687b      	ldr	r3, [r7, #4]
100020a6:	2201      	movs	r2, #1
100020a8:	60da      	str	r2, [r3, #12]
}
100020aa:	46bd      	mov	sp, r7
100020ac:	b002      	add	sp, #8
100020ae:	bd80      	pop	{r7, pc}

100020b0 <XMC_CCU4_SLICE_ClearTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_ClearTimer(XMC_CCU4_SLICE_t *const slice)
{
100020b0:	b580      	push	{r7, lr}
100020b2:	b082      	sub	sp, #8
100020b4:	af00      	add	r7, sp, #0
100020b6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TCC_Msk;
100020b8:	687b      	ldr	r3, [r7, #4]
100020ba:	2202      	movs	r2, #2
100020bc:	611a      	str	r2, [r3, #16]
}
100020be:	46bd      	mov	sp, r7
100020c0:	b002      	add	sp, #8
100020c2:	bd80      	pop	{r7, pc}

100020c4 <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
100020c4:	b580      	push	{r7, lr}
100020c6:	b082      	sub	sp, #8
100020c8:	af00      	add	r7, sp, #0
100020ca:	6078      	str	r0, [r7, #4]
100020cc:	1c0a      	adds	r2, r1, #0
100020ce:	1cbb      	adds	r3, r7, #2
100020d0:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
100020d2:	1cbb      	adds	r3, r7, #2
100020d4:	881a      	ldrh	r2, [r3, #0]
100020d6:	687b      	ldr	r3, [r7, #4]
100020d8:	635a      	str	r2, [r3, #52]	; 0x34
}
100020da:	46bd      	mov	sp, r7
100020dc:	b002      	add	sp, #8
100020de:	bd80      	pop	{r7, pc}

100020e0 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
100020e0:	b580      	push	{r7, lr}
100020e2:	b082      	sub	sp, #8
100020e4:	af00      	add	r7, sp, #0
100020e6:	6078      	str	r0, [r7, #4]
100020e8:	1c0a      	adds	r2, r1, #0
100020ea:	1cbb      	adds	r3, r7, #2
100020ec:	801a      	strh	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
100020ee:	1cbb      	adds	r3, r7, #2
100020f0:	881a      	ldrh	r2, [r3, #0]
100020f2:	687b      	ldr	r3, [r7, #4]
100020f4:	63da      	str	r2, [r3, #60]	; 0x3c
}
100020f6:	46bd      	mov	sp, r7
100020f8:	b002      	add	sp, #8
100020fa:	bd80      	pop	{r7, pc}

100020fc <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
100020fc:	b580      	push	{r7, lr}
100020fe:	b082      	sub	sp, #8
10002100:	af00      	add	r7, sp, #0
10002102:	6078      	str	r0, [r7, #4]
10002104:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;
10002106:	687b      	ldr	r3, [r7, #4]
10002108:	683a      	ldr	r2, [r7, #0]
1000210a:	611a      	str	r2, [r3, #16]
}
1000210c:	46bd      	mov	sp, r7
1000210e:	b002      	add	sp, #8
10002110:	bd80      	pop	{r7, pc}
10002112:	46c0      	nop			; (mov r8, r8)

10002114 <XMC_CCU4_SLICE_EnableEvent>:
 *  XMC_CCU4_SLICE_SetInterruptNode()<BR> XMC_CCU4_SLICE_EnableMultipleEvents()<BR> XMC_CCU4_SLICE_DisableEvent()<BR>
 *  XMC_CCU4_SLICE_DisableMultipleEvents().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,
    const XMC_CCU4_SLICE_IRQ_ID_t event)
{
10002114:	b580      	push	{r7, lr}
10002116:	b082      	sub	sp, #8
10002118:	af00      	add	r7, sp, #0
1000211a:	6078      	str	r0, [r7, #4]
1000211c:	1c0a      	adds	r2, r1, #0
1000211e:	1cfb      	adds	r3, r7, #3
10002120:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
10002122:	687b      	ldr	r3, [r7, #4]
10002124:	22a4      	movs	r2, #164	; 0xa4
10002126:	589a      	ldr	r2, [r3, r2]
10002128:	1cfb      	adds	r3, r7, #3
1000212a:	781b      	ldrb	r3, [r3, #0]
1000212c:	2101      	movs	r1, #1
1000212e:	4099      	lsls	r1, r3
10002130:	1c0b      	adds	r3, r1, #0
10002132:	431a      	orrs	r2, r3
10002134:	687b      	ldr	r3, [r7, #4]
10002136:	21a4      	movs	r1, #164	; 0xa4
10002138:	505a      	str	r2, [r3, r1]
}
1000213a:	46bd      	mov	sp, r7
1000213c:	b002      	add	sp, #8
1000213e:	bd80      	pop	{r7, pc}

10002140 <TIMER_Init>:
/*
 * This function initializes a TIMER APP based on user configuration.
 *
 */
TIMER_STATUS_t TIMER_Init(TIMER_t* const handle_ptr)
{
10002140:	b590      	push	{r4, r7, lr}
10002142:	b085      	sub	sp, #20
10002144:	af00      	add	r7, sp, #0
10002146:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Init:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_SUCCESS;
10002148:	230f      	movs	r3, #15
1000214a:	18fb      	adds	r3, r7, r3
1000214c:	2200      	movs	r2, #0
1000214e:	701a      	strb	r2, [r3, #0]
  /* Check for APP instance is initialized or not */
  if (false == handle_ptr->initialized)
10002150:	687b      	ldr	r3, [r7, #4]
10002152:	2226      	movs	r2, #38	; 0x26
10002154:	5c9b      	ldrb	r3, [r3, r2]
10002156:	2201      	movs	r2, #1
10002158:	4053      	eors	r3, r2
1000215a:	b2db      	uxtb	r3, r3
1000215c:	2b00      	cmp	r3, #0
1000215e:	d00c      	beq.n	1000217a <TIMER_Init+0x3a>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
10002160:	687b      	ldr	r3, [r7, #4]
10002162:	2221      	movs	r2, #33	; 0x21
10002164:	5c9b      	ldrb	r3, [r3, r2]
10002166:	2b00      	cmp	r3, #0
10002168:	d107      	bne.n	1000217a <TIMER_Init+0x3a>
    {
      /* Configure CCU4 timer for the required time tick settings */
      status = TIMER_CCU4_lInit(handle_ptr);
1000216a:	230f      	movs	r3, #15
1000216c:	18fc      	adds	r4, r7, r3
1000216e:	687b      	ldr	r3, [r7, #4]
10002170:	1c18      	adds	r0, r3, #0
10002172:	f000 f809 	bl	10002188 <TIMER_CCU4_lInit>
10002176:	1c03      	adds	r3, r0, #0
10002178:	7023      	strb	r3, [r4, #0]
      status = TIMER_CCU8_lInit(handle_ptr);
    }
#endif
  }

  return (status);
1000217a:	230f      	movs	r3, #15
1000217c:	18fb      	adds	r3, r7, r3
1000217e:	781b      	ldrb	r3, [r3, #0]
}
10002180:	1c18      	adds	r0, r3, #0
10002182:	46bd      	mov	sp, r7
10002184:	b005      	add	sp, #20
10002186:	bd90      	pop	{r4, r7, pc}

10002188 <TIMER_CCU4_lInit>:
#ifdef TIMER_CCU4_USED
/*
 * This function configures timer ccu4 timer with required time tick value
 */
TIMER_STATUS_t TIMER_CCU4_lInit(TIMER_t* const handle_ptr)
{
10002188:	b590      	push	{r4, r7, lr}
1000218a:	b085      	sub	sp, #20
1000218c:	af00      	add	r7, sp, #0
1000218e:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;
  /* Initialize the global registers */
  status = (TIMER_STATUS_t)GLOBAL_CCU4_Init(handle_ptr->global_ccu4_handler);
10002190:	687b      	ldr	r3, [r7, #4]
10002192:	691b      	ldr	r3, [r3, #16]
10002194:	220f      	movs	r2, #15
10002196:	18bc      	adds	r4, r7, r2
10002198:	1c18      	adds	r0, r3, #0
1000219a:	f000 fa17 	bl	100025cc <GLOBAL_CCU4_Init>
1000219e:	1c03      	adds	r3, r0, #0
100021a0:	7023      	strb	r3, [r4, #0]

  /* Enable the clock for selected timer */
  XMC_CCU4_EnableClock(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->ccu4_slice_number);
100021a2:	687b      	ldr	r3, [r7, #4]
100021a4:	691b      	ldr	r3, [r3, #16]
100021a6:	689a      	ldr	r2, [r3, #8]
100021a8:	687b      	ldr	r3, [r7, #4]
100021aa:	7e1b      	ldrb	r3, [r3, #24]
100021ac:	1c10      	adds	r0, r2, #0
100021ae:	1c19      	adds	r1, r3, #0
100021b0:	f7ff ff64 	bl	1000207c <XMC_CCU4_EnableClock>
  /* Configure the timer with required settings */
  XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);
100021b4:	687b      	ldr	r3, [r7, #4]
100021b6:	695a      	ldr	r2, [r3, #20]
100021b8:	687b      	ldr	r3, [r7, #4]
100021ba:	69db      	ldr	r3, [r3, #28]
100021bc:	1c10      	adds	r0, r2, #0
100021be:	1c19      	adds	r1, r3, #0
100021c0:	f7ff fe1e 	bl	10001e00 <XMC_CCU4_SLICE_CompareInit>
  /* programs the timer period and compare register according to time interval value and do the shadow transfer */
  TIMER_CCU4_lShadowTransfer(handle_ptr);
100021c4:	687b      	ldr	r3, [r7, #4]
100021c6:	1c18      	adds	r0, r3, #0
100021c8:	f000 f830 	bl	1000222c <TIMER_CCU4_lShadowTransfer>

#ifdef  TIMER_INTERRUPT
  if (true == handle_ptr->period_match_enable)
100021cc:	687b      	ldr	r3, [r7, #4]
100021ce:	2225      	movs	r2, #37	; 0x25
100021d0:	5c9b      	ldrb	r3, [r3, r2]
100021d2:	2b00      	cmp	r3, #0
100021d4:	d00f      	beq.n	100021f6 <TIMER_CCU4_lInit+0x6e>
  {
    /* Binds a period match event to an NVIC node  */
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH,
100021d6:	687b      	ldr	r3, [r7, #4]
100021d8:	6959      	ldr	r1, [r3, #20]
100021da:	687b      	ldr	r3, [r7, #4]
100021dc:	2220      	movs	r2, #32
100021de:	5c9b      	ldrb	r3, [r3, r2]
100021e0:	1c08      	adds	r0, r1, #0
100021e2:	2100      	movs	r1, #0
100021e4:	1c1a      	adds	r2, r3, #0
100021e6:	f7ff fe3f 	bl	10001e68 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->ccu4_period_match_node);
    /* Enables a timer(period match) event  */
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
100021ea:	687b      	ldr	r3, [r7, #4]
100021ec:	695b      	ldr	r3, [r3, #20]
100021ee:	1c18      	adds	r0, r3, #0
100021f0:	2100      	movs	r1, #0
100021f2:	f7ff ff8f 	bl	10002114 <XMC_CCU4_SLICE_EnableEvent>
  }
#endif
  /* Clears the timer register */
  XMC_CCU4_SLICE_ClearTimer(handle_ptr->ccu4_slice_ptr);
100021f6:	687b      	ldr	r3, [r7, #4]
100021f8:	695b      	ldr	r3, [r3, #20]
100021fa:	1c18      	adds	r0, r3, #0
100021fc:	f7ff ff58 	bl	100020b0 <XMC_CCU4_SLICE_ClearTimer>

  /* update the initialization flag as true for particular instance*/
  handle_ptr->initialized = true;
10002200:	687b      	ldr	r3, [r7, #4]
10002202:	2226      	movs	r2, #38	; 0x26
10002204:	2101      	movs	r1, #1
10002206:	5499      	strb	r1, [r3, r2]

  /* Check whether the start of the timer is enabled during initialization or not */
  if (handle_ptr->start_control == true)
10002208:	687b      	ldr	r3, [r7, #4]
1000220a:	2224      	movs	r2, #36	; 0x24
1000220c:	5c9b      	ldrb	r3, [r3, r2]
1000220e:	2b00      	cmp	r3, #0
10002210:	d004      	beq.n	1000221c <TIMER_CCU4_lInit+0x94>
  {
    /* Start the timer */
    XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
10002212:	687b      	ldr	r3, [r7, #4]
10002214:	695b      	ldr	r3, [r3, #20]
10002216:	1c18      	adds	r0, r3, #0
10002218:	f7ff ff40 	bl	1000209c <XMC_CCU4_SLICE_StartTimer>
  }

  return (status);
1000221c:	230f      	movs	r3, #15
1000221e:	18fb      	adds	r3, r7, r3
10002220:	781b      	ldrb	r3, [r3, #0]
}
10002222:	1c18      	adds	r0, r3, #0
10002224:	46bd      	mov	sp, r7
10002226:	b005      	add	sp, #20
10002228:	bd90      	pop	{r4, r7, pc}
1000222a:	46c0      	nop			; (mov r8, r8)

1000222c <TIMER_CCU4_lShadowTransfer>:

/*
 * This function configures timer period and compare values and triggers the shadow transfer operation
 */
void TIMER_CCU4_lShadowTransfer(TIMER_t* const handle_ptr)
{
1000222c:	b580      	push	{r7, lr}
1000222e:	b082      	sub	sp, #8
10002230:	af00      	add	r7, sp, #0
10002232:	6078      	str	r0, [r7, #4]
  /* programs the timer period register according to time interval value */
  XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr, handle_ptr->period_value);
10002234:	687b      	ldr	r3, [r7, #4]
10002236:	695a      	ldr	r2, [r3, #20]
10002238:	687b      	ldr	r3, [r7, #4]
1000223a:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
1000223c:	1c10      	adds	r0, r2, #0
1000223e:	1c19      	adds	r1, r3, #0
10002240:	f7ff ff40 	bl	100020c4 <XMC_CCU4_SLICE_SetTimerPeriodMatch>
  /* programs the timer compare register for 50% duty cycle */
  XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, TIMER_CMP_100_DUTY);
10002244:	687b      	ldr	r3, [r7, #4]
10002246:	695b      	ldr	r3, [r3, #20]
10002248:	1c18      	adds	r0, r3, #0
1000224a:	2100      	movs	r1, #0
1000224c:	f7ff ff48 	bl	100020e0 <XMC_CCU4_SLICE_SetTimerCompareMatch>
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU4_EnableShadowTransfer(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->shadow_mask);
10002250:	687b      	ldr	r3, [r7, #4]
10002252:	691b      	ldr	r3, [r3, #16]
10002254:	689a      	ldr	r2, [r3, #8]
10002256:	687b      	ldr	r3, [r7, #4]
10002258:	68db      	ldr	r3, [r3, #12]
1000225a:	1c10      	adds	r0, r2, #0
1000225c:	1c19      	adds	r1, r3, #0
1000225e:	f7ff ff4d 	bl	100020fc <XMC_CCU4_EnableShadowTransfer>
}
10002262:	46bd      	mov	sp, r7
10002264:	b002      	add	sp, #8
10002266:	bd80      	pop	{r7, pc}

10002268 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
10002268:	b580      	push	{r7, lr}
1000226a:	b082      	sub	sp, #8
1000226c:	af00      	add	r7, sp, #0
1000226e:	1c02      	adds	r2, r0, #0
10002270:	1dfb      	adds	r3, r7, #7
10002272:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10002274:	1dfb      	adds	r3, r7, #7
10002276:	781b      	ldrb	r3, [r3, #0]
10002278:	2b7f      	cmp	r3, #127	; 0x7f
1000227a:	d809      	bhi.n	10002290 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1000227c:	4b06      	ldr	r3, [pc, #24]	; (10002298 <__NVIC_EnableIRQ+0x30>)
1000227e:	1dfa      	adds	r2, r7, #7
10002280:	7812      	ldrb	r2, [r2, #0]
10002282:	1c11      	adds	r1, r2, #0
10002284:	221f      	movs	r2, #31
10002286:	400a      	ands	r2, r1
10002288:	2101      	movs	r1, #1
1000228a:	4091      	lsls	r1, r2
1000228c:	1c0a      	adds	r2, r1, #0
1000228e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
10002290:	46bd      	mov	sp, r7
10002292:	b002      	add	sp, #8
10002294:	bd80      	pop	{r7, pc}
10002296:	46c0      	nop			; (mov r8, r8)
10002298:	e000e100 	.word	0xe000e100

1000229c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
1000229c:	b580      	push	{r7, lr}
1000229e:	b082      	sub	sp, #8
100022a0:	af00      	add	r7, sp, #0
100022a2:	1c02      	adds	r2, r0, #0
100022a4:	1dfb      	adds	r3, r7, #7
100022a6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
100022a8:	1dfb      	adds	r3, r7, #7
100022aa:	781b      	ldrb	r3, [r3, #0]
100022ac:	2b7f      	cmp	r3, #127	; 0x7f
100022ae:	d80a      	bhi.n	100022c6 <__NVIC_ClearPendingIRQ+0x2a>
  {
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
100022b0:	4906      	ldr	r1, [pc, #24]	; (100022cc <__NVIC_ClearPendingIRQ+0x30>)
100022b2:	1dfb      	adds	r3, r7, #7
100022b4:	781b      	ldrb	r3, [r3, #0]
100022b6:	1c1a      	adds	r2, r3, #0
100022b8:	231f      	movs	r3, #31
100022ba:	4013      	ands	r3, r2
100022bc:	2201      	movs	r2, #1
100022be:	409a      	lsls	r2, r3
100022c0:	23c0      	movs	r3, #192	; 0xc0
100022c2:	005b      	lsls	r3, r3, #1
100022c4:	50ca      	str	r2, [r1, r3]
  }
}
100022c6:	46bd      	mov	sp, r7
100022c8:	b002      	add	sp, #8
100022ca:	bd80      	pop	{r7, pc}
100022cc:	e000e100 	.word	0xe000e100

100022d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
100022d0:	b5b0      	push	{r4, r5, r7, lr}
100022d2:	b082      	sub	sp, #8
100022d4:	af00      	add	r7, sp, #0
100022d6:	1c02      	adds	r2, r0, #0
100022d8:	6039      	str	r1, [r7, #0]
100022da:	1dfb      	adds	r3, r7, #7
100022dc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
100022de:	1dfb      	adds	r3, r7, #7
100022e0:	781b      	ldrb	r3, [r3, #0]
100022e2:	2b7f      	cmp	r3, #127	; 0x7f
100022e4:	d827      	bhi.n	10002336 <__NVIC_SetPriority+0x66>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100022e6:	4c2d      	ldr	r4, [pc, #180]	; (1000239c <__NVIC_SetPriority+0xcc>)
100022e8:	1dfb      	adds	r3, r7, #7
100022ea:	781b      	ldrb	r3, [r3, #0]
100022ec:	b25b      	sxtb	r3, r3
100022ee:	089b      	lsrs	r3, r3, #2
100022f0:	492a      	ldr	r1, [pc, #168]	; (1000239c <__NVIC_SetPriority+0xcc>)
100022f2:	1dfa      	adds	r2, r7, #7
100022f4:	7812      	ldrb	r2, [r2, #0]
100022f6:	b252      	sxtb	r2, r2
100022f8:	0892      	lsrs	r2, r2, #2
100022fa:	32c0      	adds	r2, #192	; 0xc0
100022fc:	0092      	lsls	r2, r2, #2
100022fe:	5852      	ldr	r2, [r2, r1]
10002300:	1df9      	adds	r1, r7, #7
10002302:	7809      	ldrb	r1, [r1, #0]
10002304:	1c08      	adds	r0, r1, #0
10002306:	2103      	movs	r1, #3
10002308:	4001      	ands	r1, r0
1000230a:	00c9      	lsls	r1, r1, #3
1000230c:	1c08      	adds	r0, r1, #0
1000230e:	21ff      	movs	r1, #255	; 0xff
10002310:	4081      	lsls	r1, r0
10002312:	43c9      	mvns	r1, r1
10002314:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10002316:	683a      	ldr	r2, [r7, #0]
10002318:	0192      	lsls	r2, r2, #6
1000231a:	20ff      	movs	r0, #255	; 0xff
1000231c:	4002      	ands	r2, r0
1000231e:	1df8      	adds	r0, r7, #7
10002320:	7800      	ldrb	r0, [r0, #0]
10002322:	1c05      	adds	r5, r0, #0
10002324:	2003      	movs	r0, #3
10002326:	4028      	ands	r0, r5
10002328:	00c0      	lsls	r0, r0, #3
1000232a:	4082      	lsls	r2, r0
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000232c:	430a      	orrs	r2, r1
1000232e:	33c0      	adds	r3, #192	; 0xc0
10002330:	009b      	lsls	r3, r3, #2
10002332:	511a      	str	r2, [r3, r4]
10002334:	e02e      	b.n	10002394 <__NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002336:	4c1a      	ldr	r4, [pc, #104]	; (100023a0 <__NVIC_SetPriority+0xd0>)
10002338:	1dfb      	adds	r3, r7, #7
1000233a:	781b      	ldrb	r3, [r3, #0]
1000233c:	1c1a      	adds	r2, r3, #0
1000233e:	230f      	movs	r3, #15
10002340:	4013      	ands	r3, r2
10002342:	3b08      	subs	r3, #8
10002344:	0899      	lsrs	r1, r3, #2
10002346:	4a16      	ldr	r2, [pc, #88]	; (100023a0 <__NVIC_SetPriority+0xd0>)
10002348:	1dfb      	adds	r3, r7, #7
1000234a:	781b      	ldrb	r3, [r3, #0]
1000234c:	1c18      	adds	r0, r3, #0
1000234e:	230f      	movs	r3, #15
10002350:	4003      	ands	r3, r0
10002352:	3b08      	subs	r3, #8
10002354:	089b      	lsrs	r3, r3, #2
10002356:	3306      	adds	r3, #6
10002358:	009b      	lsls	r3, r3, #2
1000235a:	18d3      	adds	r3, r2, r3
1000235c:	685b      	ldr	r3, [r3, #4]
1000235e:	1dfa      	adds	r2, r7, #7
10002360:	7812      	ldrb	r2, [r2, #0]
10002362:	1c10      	adds	r0, r2, #0
10002364:	2203      	movs	r2, #3
10002366:	4002      	ands	r2, r0
10002368:	00d2      	lsls	r2, r2, #3
1000236a:	1c10      	adds	r0, r2, #0
1000236c:	22ff      	movs	r2, #255	; 0xff
1000236e:	4082      	lsls	r2, r0
10002370:	43d2      	mvns	r2, r2
10002372:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10002374:	683b      	ldr	r3, [r7, #0]
10002376:	019b      	lsls	r3, r3, #6
10002378:	20ff      	movs	r0, #255	; 0xff
1000237a:	4003      	ands	r3, r0
1000237c:	1df8      	adds	r0, r7, #7
1000237e:	7800      	ldrb	r0, [r0, #0]
10002380:	1c05      	adds	r5, r0, #0
10002382:	2003      	movs	r0, #3
10002384:	4028      	ands	r0, r5
10002386:	00c0      	lsls	r0, r0, #3
10002388:	4083      	lsls	r3, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
1000238a:	431a      	orrs	r2, r3
1000238c:	1d8b      	adds	r3, r1, #6
1000238e:	009b      	lsls	r3, r3, #2
10002390:	18e3      	adds	r3, r4, r3
10002392:	605a      	str	r2, [r3, #4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10002394:	46bd      	mov	sp, r7
10002396:	b002      	add	sp, #8
10002398:	bdb0      	pop	{r4, r5, r7, pc}
1000239a:	46c0      	nop			; (mov r8, r8)
1000239c:	e000e100 	.word	0xe000e100
100023a0:	e000ed00 	.word	0xe000ed00

100023a4 <PIN_INTERRUPT_Init>:
/*
 * API to initialize the PIN_INTERRUPT APP ERU Event Trigger Logic, Output Gating Unit Hardware initialization
 * and NVIC node configuration.
 */
PIN_INTERRUPT_STATUS_t PIN_INTERRUPT_Init(const PIN_INTERRUPT_t *const handle)
{
100023a4:	b580      	push	{r7, lr}
100023a6:	b082      	sub	sp, #8
100023a8:	af00      	add	r7, sp, #0
100023aa:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("PIN_INTERRUPT_Init: PIN_INTERRUPT APP handle function pointer uninitialized", (handle != NULL));

  /* Initializes input pin characteristics */
  XMC_GPIO_Init(handle->port, handle->pin, &handle->gpio_config);
100023ac:	687b      	ldr	r3, [r7, #4]
100023ae:	6859      	ldr	r1, [r3, #4]
100023b0:	687b      	ldr	r3, [r7, #4]
100023b2:	7f9a      	ldrb	r2, [r3, #30]
100023b4:	687b      	ldr	r3, [r7, #4]
100023b6:	3308      	adds	r3, #8
100023b8:	1c08      	adds	r0, r1, #0
100023ba:	1c11      	adds	r1, r2, #0
100023bc:	1c1a      	adds	r2, r3, #0
100023be:	f7fe feeb 	bl	10001198 <XMC_GPIO_Init>
  /* ERU Event Trigger Logic Hardware initialization based on UI */
  XMC_ERU_ETL_Init(handle->eru, handle->etl, &handle->etl_config);
100023c2:	687b      	ldr	r3, [r7, #4]
100023c4:	6819      	ldr	r1, [r3, #0]
100023c6:	687b      	ldr	r3, [r7, #4]
100023c8:	7f1a      	ldrb	r2, [r3, #28]
100023ca:	687b      	ldr	r3, [r7, #4]
100023cc:	3310      	adds	r3, #16
100023ce:	1c08      	adds	r0, r1, #0
100023d0:	1c11      	adds	r1, r2, #0
100023d2:	1c1a      	adds	r2, r3, #0
100023d4:	f7ff fd9c 	bl	10001f10 <XMC_ERU_ETL_Init>
  /* OGU is configured to generate event on configured trigger edge */
  XMC_ERU_OGU_SetServiceRequestMode(handle->eru, handle->ogu, XMC_ERU_OGU_SERVICE_REQUEST_ON_TRIGGER);
100023d8:	687b      	ldr	r3, [r7, #4]
100023da:	681a      	ldr	r2, [r3, #0]
100023dc:	687b      	ldr	r3, [r7, #4]
100023de:	7f5b      	ldrb	r3, [r3, #29]
100023e0:	1c10      	adds	r0, r2, #0
100023e2:	1c19      	adds	r1, r3, #0
100023e4:	2201      	movs	r2, #1
100023e6:	f7ff fdc1 	bl	10001f6c <XMC_ERU_OGU_SetServiceRequestMode>
#if (UC_FAMILY == XMC1)
  /* Configure NVIC node and priority */
  NVIC_SetPriority((IRQn_Type)handle->IRQn, handle->irq_priority);
100023ea:	687b      	ldr	r3, [r7, #4]
100023ec:	7e9a      	ldrb	r2, [r3, #26]
100023ee:	687b      	ldr	r3, [r7, #4]
100023f0:	7edb      	ldrb	r3, [r3, #27]
100023f2:	1c19      	adds	r1, r3, #0
100023f4:	b253      	sxtb	r3, r2
100023f6:	1c18      	adds	r0, r3, #0
100023f8:	f7ff ff6a 	bl	100022d0 <__NVIC_SetPriority>
  /* Configure NVIC node, priority and subpriority */
  NVIC_SetPriority((IRQn_Type)handle->IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                    handle->irq_priority, handle->irq_subpriority));
#endif
#if (UC_SERIES == XMC14)
  XMC_SCU_SetInterruptControl((IRQn_Type)handle->IRQn, (XMC_SCU_IRQCTRL_t)handle->irqctrl);
100023fc:	687b      	ldr	r3, [r7, #4]
100023fe:	7e9b      	ldrb	r3, [r3, #26]
10002400:	b2da      	uxtb	r2, r3
10002402:	687b      	ldr	r3, [r7, #4]
10002404:	8b1b      	ldrh	r3, [r3, #24]
10002406:	1c10      	adds	r0, r2, #0
10002408:	1c19      	adds	r1, r3, #0
1000240a:	f7ff f92b 	bl	10001664 <XMC_SCU_SetInterruptControl>
#endif
  if (true == handle->enable_at_init)
1000240e:	687b      	ldr	r3, [r7, #4]
10002410:	7fdb      	ldrb	r3, [r3, #31]
10002412:	2b00      	cmp	r3, #0
10002414:	d00b      	beq.n	1000242e <PIN_INTERRUPT_Init+0x8a>
  {
    /* Clear pending interrupt before enabling it */
    NVIC_ClearPendingIRQ((IRQn_Type)handle->IRQn);
10002416:	687b      	ldr	r3, [r7, #4]
10002418:	7e9b      	ldrb	r3, [r3, #26]
1000241a:	b25b      	sxtb	r3, r3
1000241c:	1c18      	adds	r0, r3, #0
1000241e:	f7ff ff3d 	bl	1000229c <__NVIC_ClearPendingIRQ>
    /* Enable NVIC node */
    NVIC_EnableIRQ((IRQn_Type)handle->IRQn);
10002422:	687b      	ldr	r3, [r7, #4]
10002424:	7e9b      	ldrb	r3, [r3, #26]
10002426:	b25b      	sxtb	r3, r3
10002428:	1c18      	adds	r0, r3, #0
1000242a:	f7ff ff1d 	bl	10002268 <__NVIC_EnableIRQ>
  }
  return (PIN_INTERRUPT_STATUS_SUCCESS);
1000242e:	2300      	movs	r3, #0
}
10002430:	1c18      	adds	r0, r3, #0
10002432:	46bd      	mov	sp, r7
10002434:	b002      	add	sp, #8
10002436:	bd80      	pop	{r7, pc}

10002438 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
10002438:	b580      	push	{r7, lr}
1000243a:	b082      	sub	sp, #8
1000243c:	af00      	add	r7, sp, #0
1000243e:	1c02      	adds	r2, r0, #0
10002440:	1dfb      	adds	r3, r7, #7
10002442:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
10002444:	1dfb      	adds	r3, r7, #7
10002446:	781b      	ldrb	r3, [r3, #0]
10002448:	2b7f      	cmp	r3, #127	; 0x7f
1000244a:	d809      	bhi.n	10002460 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1000244c:	4b06      	ldr	r3, [pc, #24]	; (10002468 <__NVIC_EnableIRQ+0x30>)
1000244e:	1dfa      	adds	r2, r7, #7
10002450:	7812      	ldrb	r2, [r2, #0]
10002452:	1c11      	adds	r1, r2, #0
10002454:	221f      	movs	r2, #31
10002456:	400a      	ands	r2, r1
10002458:	2101      	movs	r1, #1
1000245a:	4091      	lsls	r1, r2
1000245c:	1c0a      	adds	r2, r1, #0
1000245e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
10002460:	46bd      	mov	sp, r7
10002462:	b002      	add	sp, #8
10002464:	bd80      	pop	{r7, pc}
10002466:	46c0      	nop			; (mov r8, r8)
10002468:	e000e100 	.word	0xe000e100

1000246c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
1000246c:	b5b0      	push	{r4, r5, r7, lr}
1000246e:	b082      	sub	sp, #8
10002470:	af00      	add	r7, sp, #0
10002472:	1c02      	adds	r2, r0, #0
10002474:	6039      	str	r1, [r7, #0]
10002476:	1dfb      	adds	r3, r7, #7
10002478:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
1000247a:	1dfb      	adds	r3, r7, #7
1000247c:	781b      	ldrb	r3, [r3, #0]
1000247e:	2b7f      	cmp	r3, #127	; 0x7f
10002480:	d827      	bhi.n	100024d2 <__NVIC_SetPriority+0x66>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002482:	4c2d      	ldr	r4, [pc, #180]	; (10002538 <__NVIC_SetPriority+0xcc>)
10002484:	1dfb      	adds	r3, r7, #7
10002486:	781b      	ldrb	r3, [r3, #0]
10002488:	b25b      	sxtb	r3, r3
1000248a:	089b      	lsrs	r3, r3, #2
1000248c:	492a      	ldr	r1, [pc, #168]	; (10002538 <__NVIC_SetPriority+0xcc>)
1000248e:	1dfa      	adds	r2, r7, #7
10002490:	7812      	ldrb	r2, [r2, #0]
10002492:	b252      	sxtb	r2, r2
10002494:	0892      	lsrs	r2, r2, #2
10002496:	32c0      	adds	r2, #192	; 0xc0
10002498:	0092      	lsls	r2, r2, #2
1000249a:	5852      	ldr	r2, [r2, r1]
1000249c:	1df9      	adds	r1, r7, #7
1000249e:	7809      	ldrb	r1, [r1, #0]
100024a0:	1c08      	adds	r0, r1, #0
100024a2:	2103      	movs	r1, #3
100024a4:	4001      	ands	r1, r0
100024a6:	00c9      	lsls	r1, r1, #3
100024a8:	1c08      	adds	r0, r1, #0
100024aa:	21ff      	movs	r1, #255	; 0xff
100024ac:	4081      	lsls	r1, r0
100024ae:	43c9      	mvns	r1, r1
100024b0:	4011      	ands	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
100024b2:	683a      	ldr	r2, [r7, #0]
100024b4:	0192      	lsls	r2, r2, #6
100024b6:	20ff      	movs	r0, #255	; 0xff
100024b8:	4002      	ands	r2, r0
100024ba:	1df8      	adds	r0, r7, #7
100024bc:	7800      	ldrb	r0, [r0, #0]
100024be:	1c05      	adds	r5, r0, #0
100024c0:	2003      	movs	r0, #3
100024c2:	4028      	ands	r0, r5
100024c4:	00c0      	lsls	r0, r0, #3
100024c6:	4082      	lsls	r2, r0
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100024c8:	430a      	orrs	r2, r1
100024ca:	33c0      	adds	r3, #192	; 0xc0
100024cc:	009b      	lsls	r3, r3, #2
100024ce:	511a      	str	r2, [r3, r4]
100024d0:	e02e      	b.n	10002530 <__NVIC_SetPriority+0xc4>
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
100024d2:	4c1a      	ldr	r4, [pc, #104]	; (1000253c <__NVIC_SetPriority+0xd0>)
100024d4:	1dfb      	adds	r3, r7, #7
100024d6:	781b      	ldrb	r3, [r3, #0]
100024d8:	1c1a      	adds	r2, r3, #0
100024da:	230f      	movs	r3, #15
100024dc:	4013      	ands	r3, r2
100024de:	3b08      	subs	r3, #8
100024e0:	0899      	lsrs	r1, r3, #2
100024e2:	4a16      	ldr	r2, [pc, #88]	; (1000253c <__NVIC_SetPriority+0xd0>)
100024e4:	1dfb      	adds	r3, r7, #7
100024e6:	781b      	ldrb	r3, [r3, #0]
100024e8:	1c18      	adds	r0, r3, #0
100024ea:	230f      	movs	r3, #15
100024ec:	4003      	ands	r3, r0
100024ee:	3b08      	subs	r3, #8
100024f0:	089b      	lsrs	r3, r3, #2
100024f2:	3306      	adds	r3, #6
100024f4:	009b      	lsls	r3, r3, #2
100024f6:	18d3      	adds	r3, r2, r3
100024f8:	685b      	ldr	r3, [r3, #4]
100024fa:	1dfa      	adds	r2, r7, #7
100024fc:	7812      	ldrb	r2, [r2, #0]
100024fe:	1c10      	adds	r0, r2, #0
10002500:	2203      	movs	r2, #3
10002502:	4002      	ands	r2, r0
10002504:	00d2      	lsls	r2, r2, #3
10002506:	1c10      	adds	r0, r2, #0
10002508:	22ff      	movs	r2, #255	; 0xff
1000250a:	4082      	lsls	r2, r0
1000250c:	43d2      	mvns	r2, r2
1000250e:	401a      	ands	r2, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
10002510:	683b      	ldr	r3, [r7, #0]
10002512:	019b      	lsls	r3, r3, #6
10002514:	20ff      	movs	r0, #255	; 0xff
10002516:	4003      	ands	r3, r0
10002518:	1df8      	adds	r0, r7, #7
1000251a:	7800      	ldrb	r0, [r0, #0]
1000251c:	1c05      	adds	r5, r0, #0
1000251e:	2003      	movs	r0, #3
10002520:	4028      	ands	r0, r5
10002522:	00c0      	lsls	r0, r0, #3
10002524:	4083      	lsls	r3, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
10002526:	431a      	orrs	r2, r3
10002528:	1d8b      	adds	r3, r1, #6
1000252a:	009b      	lsls	r3, r3, #2
1000252c:	18e3      	adds	r3, r4, r3
1000252e:	605a      	str	r2, [r3, #4]
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
10002530:	46bd      	mov	sp, r7
10002532:	b002      	add	sp, #8
10002534:	bdb0      	pop	{r4, r5, r7, pc}
10002536:	46c0      	nop			; (mov r8, r8)
10002538:	e000e100 	.word	0xe000e100
1000253c:	e000ed00 	.word	0xe000ed00

10002540 <INTERRUPT_Enable>:
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void INTERRUPT_Enable(const INTERRUPT_t *const handler)
{
10002540:	b580      	push	{r7, lr}
10002542:	b082      	sub	sp, #8
10002544:	af00      	add	r7, sp, #0
10002546:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("Handler NULL", (handler != NULL));
  NVIC_EnableIRQ(handler->node);
10002548:	687b      	ldr	r3, [r7, #4]
1000254a:	789b      	ldrb	r3, [r3, #2]
1000254c:	b25b      	sxtb	r3, r3
1000254e:	1c18      	adds	r0, r3, #0
10002550:	f7ff ff72 	bl	10002438 <__NVIC_EnableIRQ>
}
10002554:	46bd      	mov	sp, r7
10002556:	b002      	add	sp, #8
10002558:	bd80      	pop	{r7, pc}
1000255a:	46c0      	nop			; (mov r8, r8)

1000255c <INTERRUPT_Init>:

/*
 * API to initialize the INTERRUPT APP
 */
INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler)
{
1000255c:	b580      	push	{r7, lr}
1000255e:	b082      	sub	sp, #8
10002560:	af00      	add	r7, sp, #0
10002562:	6078      	str	r0, [r7, #4]
    INTERRUPT_Enable(handler);
  }
#endif

#if(UC_FAMILY == XMC1)
  NVIC_SetPriority(handler->node, handler->priority);
10002564:	687b      	ldr	r3, [r7, #4]
10002566:	789a      	ldrb	r2, [r3, #2]
10002568:	687b      	ldr	r3, [r7, #4]
1000256a:	78db      	ldrb	r3, [r3, #3]
1000256c:	1c19      	adds	r1, r3, #0
1000256e:	b253      	sxtb	r3, r2
10002570:	1c18      	adds	r0, r3, #0
10002572:	f7ff ff7b 	bl	1000246c <__NVIC_SetPriority>
  
#if (UC_SERIES == XMC14)
  XMC_SCU_SetInterruptControl((uint8_t)handler->node, (XMC_SCU_IRQCTRL_t)((handler->node << 8) | handler->irqctrl));
10002576:	687b      	ldr	r3, [r7, #4]
10002578:	789b      	ldrb	r3, [r3, #2]
1000257a:	b2da      	uxtb	r2, r3
1000257c:	687b      	ldr	r3, [r7, #4]
1000257e:	789b      	ldrb	r3, [r3, #2]
10002580:	b25b      	sxtb	r3, r3
10002582:	021b      	lsls	r3, r3, #8
10002584:	b299      	uxth	r1, r3
10002586:	687b      	ldr	r3, [r7, #4]
10002588:	881b      	ldrh	r3, [r3, #0]
1000258a:	b29b      	uxth	r3, r3
1000258c:	430b      	orrs	r3, r1
1000258e:	b29b      	uxth	r3, r3
10002590:	b29b      	uxth	r3, r3
10002592:	1c10      	adds	r0, r2, #0
10002594:	1c19      	adds	r1, r3, #0
10002596:	f7ff f865 	bl	10001664 <XMC_SCU_SetInterruptControl>
#endif

  /* Enable the interrupt if enable_at_init is enabled */
  if (handler->enable_at_init == true)
1000259a:	687b      	ldr	r3, [r7, #4]
1000259c:	791b      	ldrb	r3, [r3, #4]
1000259e:	2b00      	cmp	r3, #0
100025a0:	d003      	beq.n	100025aa <INTERRUPT_Init+0x4e>
  {
    INTERRUPT_Enable(handler);
100025a2:	687b      	ldr	r3, [r7, #4]
100025a4:	1c18      	adds	r0, r3, #0
100025a6:	f7ff ffcb 	bl	10002540 <INTERRUPT_Enable>
  }
#endif

  return (INTERRUPT_STATUS_SUCCESS);
100025aa:	2300      	movs	r3, #0
}
100025ac:	1c18      	adds	r0, r3, #0
100025ae:	46bd      	mov	sp, r7
100025b0:	b002      	add	sp, #8
100025b2:	bd80      	pop	{r7, pc}

100025b4 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
100025b4:	b580      	push	{r7, lr}
100025b6:	b082      	sub	sp, #8
100025b8:	af00      	add	r7, sp, #0
100025ba:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC = (uint32_t) CCU4_GIDLC_SPRB_Msk;
100025bc:	687b      	ldr	r3, [r7, #4]
100025be:	2280      	movs	r2, #128	; 0x80
100025c0:	0052      	lsls	r2, r2, #1
100025c2:	60da      	str	r2, [r3, #12]
}
100025c4:	46bd      	mov	sp, r7
100025c6:	b002      	add	sp, #8
100025c8:	bd80      	pop	{r7, pc}
100025ca:	46c0      	nop			; (mov r8, r8)

100025cc <GLOBAL_CCU4_Init>:
  return version;
}

/* Initializes the slice with the generated configuration */
GLOBAL_CCU4_STATUS_t GLOBAL_CCU4_Init(GLOBAL_CCU4_t* handle)
{
100025cc:	b580      	push	{r7, lr}
100025ce:	b082      	sub	sp, #8
100025d0:	af00      	add	r7, sp, #0
100025d2:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_CCU4_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
100025d4:	687b      	ldr	r3, [r7, #4]
100025d6:	7b5b      	ldrb	r3, [r3, #13]
100025d8:	2201      	movs	r2, #1
100025da:	4053      	eors	r3, r2
100025dc:	b2db      	uxtb	r3, r3
100025de:	2b00      	cmp	r3, #0
100025e0:	d00f      	beq.n	10002602 <GLOBAL_CCU4_Init+0x36>
  {
    /* Enable CCU4 module */
    XMC_CCU4_Init(handle->module_ptr,handle->mcs_action);
100025e2:	687b      	ldr	r3, [r7, #4]
100025e4:	689a      	ldr	r2, [r3, #8]
100025e6:	687b      	ldr	r3, [r7, #4]
100025e8:	7b1b      	ldrb	r3, [r3, #12]
100025ea:	1c10      	adds	r0, r2, #0
100025ec:	1c19      	adds	r1, r3, #0
100025ee:	f7ff fbe3 	bl	10001db8 <XMC_CCU4_Init>
    /* Start the prescaler */
    XMC_CCU4_StartPrescaler(handle->module_ptr);
100025f2:	687b      	ldr	r3, [r7, #4]
100025f4:	689b      	ldr	r3, [r3, #8]
100025f6:	1c18      	adds	r0, r3, #0
100025f8:	f7ff ffdc 	bl	100025b4 <XMC_CCU4_StartPrescaler>
    /* Restricts multiple initializations */
    handle->is_initialized = true;
100025fc:	687b      	ldr	r3, [r7, #4]
100025fe:	2201      	movs	r2, #1
10002600:	735a      	strb	r2, [r3, #13]
  }

  return (GLOBAL_CCU4_STATUS_SUCCESS);
10002602:	2300      	movs	r3, #0
}
10002604:	1c18      	adds	r0, r3, #0
10002606:	46bd      	mov	sp, r7
10002608:	b002      	add	sp, #8
1000260a:	bd80      	pop	{r7, pc}

1000260c <GLOBAL_CAN_Init>:
  return (version);
}

/*  Function to initialize the CAN Peripheral module clock.  */
GLOBAL_CAN_STATUS_t GLOBAL_CAN_Init(GLOBAL_CAN_t *handle)
{
1000260c:	b580      	push	{r7, lr}
1000260e:	b084      	sub	sp, #16
10002610:	af00      	add	r7, sp, #0
10002612:	6078      	str	r0, [r7, #4]
  GLOBAL_CAN_STATUS_t status = GLOBAL_CAN_STATUS_SUCCESS;
10002614:	230f      	movs	r3, #15
10002616:	18fb      	adds	r3, r7, r3
10002618:	2200      	movs	r2, #0
1000261a:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("GLOBAL_CAN_Init: handle null", handle != NULL);

  if (handle->init_status != true)
1000261c:	687b      	ldr	r3, [r7, #4]
1000261e:	7a5b      	ldrb	r3, [r3, #9]
10002620:	2201      	movs	r2, #1
10002622:	4053      	eors	r3, r2
10002624:	b2db      	uxtb	r3, r3
10002626:	2b00      	cmp	r3, #0
10002628:	d011      	beq.n	1000264e <GLOBAL_CAN_Init+0x42>
  {
#if defined(MULTICAN_PLUS)
    XMC_CAN_InitEx(handle->canglobal_ptr, (XMC_CAN_CANCLKSRC_t)handle->can_clock_src, handle->can_frequency);
1000262a:	687b      	ldr	r3, [r7, #4]
1000262c:	6859      	ldr	r1, [r3, #4]
1000262e:	687b      	ldr	r3, [r7, #4]
10002630:	7a1a      	ldrb	r2, [r3, #8]
10002632:	687b      	ldr	r3, [r7, #4]
10002634:	681b      	ldr	r3, [r3, #0]
10002636:	1c08      	adds	r0, r1, #0
10002638:	1c11      	adds	r1, r2, #0
1000263a:	1c1a      	adds	r2, r3, #0
1000263c:	f7ff fa02 	bl	10001a44 <XMC_CAN_InitEx>
#else
    XMC_CAN_InitEx(handle->canglobal_ptr, XMC_CAN_CANCLKSRC_FPERI, handle->can_frequency);
#endif
    handle->init_status = true;
10002640:	687b      	ldr	r3, [r7, #4]
10002642:	2201      	movs	r2, #1
10002644:	725a      	strb	r2, [r3, #9]
    status = GLOBAL_CAN_STATUS_SUCCESS;
10002646:	230f      	movs	r3, #15
10002648:	18fb      	adds	r3, r7, r3
1000264a:	2200      	movs	r2, #0
1000264c:	701a      	strb	r2, [r3, #0]
  }
  return (status);
1000264e:	230f      	movs	r3, #15
10002650:	18fb      	adds	r3, r7, r3
10002652:	781b      	ldrb	r3, [r3, #0]

}
10002654:	1c18      	adds	r0, r3, #0
10002656:	46bd      	mov	sp, r7
10002658:	b004      	add	sp, #16
1000265a:	bd80      	pop	{r7, pc}

1000265c <SystemCoreSetup>:
{
  .initialized = false
};
 
void SystemCoreSetup(void)
{
1000265c:	b580      	push	{r7, lr}
1000265e:	af00      	add	r7, sp, #0
#if UC_SERIES == XMC14
  /* Enable Prefetch unit */
  SCU_GENERAL->PFUCR &= ~SCU_GENERAL_PFUCR_PFUBYP_Msk;
10002660:	4b03      	ldr	r3, [pc, #12]	; (10002670 <SystemCoreSetup+0x14>)
10002662:	4a03      	ldr	r2, [pc, #12]	; (10002670 <SystemCoreSetup+0x14>)
10002664:	6e92      	ldr	r2, [r2, #104]	; 0x68
10002666:	2101      	movs	r1, #1
10002668:	438a      	bics	r2, r1
1000266a:	669a      	str	r2, [r3, #104]	; 0x68
#endif
}
1000266c:	46bd      	mov	sp, r7
1000266e:	bd80      	pop	{r7, pc}
10002670:	40010000 	.word	0x40010000

10002674 <CLOCK_XMC1_Init>:

/*
 * API to initialize the CLOCK_XMC1 APP Interrupts
 */
CLOCK_XMC1_STATUS_t CLOCK_XMC1_Init(CLOCK_XMC1_t *handle)
{
10002674:	b580      	push	{r7, lr}
10002676:	b084      	sub	sp, #16
10002678:	af00      	add	r7, sp, #0
1000267a:	6078      	str	r0, [r7, #4]
  CLOCK_XMC1_STATUS_t status = CLOCK_XMC1_STATUS_SUCCESS;
1000267c:	230f      	movs	r3, #15
1000267e:	18fb      	adds	r3, r7, r3
10002680:	2200      	movs	r2, #0
10002682:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t loci_event_status = CLOCK_XMC1_STATUS_SUCCESS;
10002684:	230e      	movs	r3, #14
10002686:	18fb      	adds	r3, r7, r3
10002688:	2200      	movs	r2, #0
1000268a:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t stdbyclkfail_status = CLOCK_XMC1_STATUS_SUCCESS;
1000268c:	230d      	movs	r3, #13
1000268e:	18fb      	adds	r3, r7, r3
10002690:	2200      	movs	r2, #0
10002692:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t loss_ext_clock_event_status = CLOCK_XMC1_STATUS_SUCCESS;
10002694:	230c      	movs	r3, #12
10002696:	18fb      	adds	r3, r7, r3
10002698:	2200      	movs	r2, #0
1000269a:	701a      	strb	r2, [r3, #0]
  CLOCK_XMC1_STATUS_t dco1_out_sync_status = CLOCK_XMC1_STATUS_SUCCESS;
1000269c:	230b      	movs	r3, #11
1000269e:	18fb      	adds	r3, r7, r3
100026a0:	2200      	movs	r2, #0
100026a2:	701a      	strb	r2, [r3, #0]

  XMC_ASSERT("CLOCK_XMC1_Init: CLOCK_XMC1 APP handle pointer uninitialized", (handle != NULL));

  if (handle->init_status == false)
100026a4:	687b      	ldr	r3, [r7, #4]
100026a6:	781b      	ldrb	r3, [r3, #0]
100026a8:	2201      	movs	r2, #1
100026aa:	4053      	eors	r3, r2
100026ac:	b2db      	uxtb	r3, r3
100026ae:	2b00      	cmp	r3, #0
100026b0:	d01b      	beq.n	100026ea <CLOCK_XMC1_Init+0x76>

#endif
    }

#endif
    status = (CLOCK_XMC1_STATUS_t)(((uint32_t)loci_event_status) | ((uint32_t)stdbyclkfail_status) |
100026b2:	230e      	movs	r3, #14
100026b4:	18fa      	adds	r2, r7, r3
100026b6:	230d      	movs	r3, #13
100026b8:	18fb      	adds	r3, r7, r3
100026ba:	7812      	ldrb	r2, [r2, #0]
100026bc:	781b      	ldrb	r3, [r3, #0]
100026be:	4313      	orrs	r3, r2
100026c0:	b2da      	uxtb	r2, r3
100026c2:	230c      	movs	r3, #12
100026c4:	18fb      	adds	r3, r7, r3
100026c6:	781b      	ldrb	r3, [r3, #0]
100026c8:	4313      	orrs	r3, r2
100026ca:	b2d9      	uxtb	r1, r3
100026cc:	230f      	movs	r3, #15
100026ce:	18fb      	adds	r3, r7, r3
100026d0:	220b      	movs	r2, #11
100026d2:	18ba      	adds	r2, r7, r2
100026d4:	7812      	ldrb	r2, [r2, #0]
100026d6:	430a      	orrs	r2, r1
100026d8:	701a      	strb	r2, [r3, #0]
    		                       ((uint32_t)loss_ext_clock_event_status) | ((uint32_t)dco1_out_sync_status));
    if (CLOCK_XMC1_STATUS_SUCCESS == status)
100026da:	230f      	movs	r3, #15
100026dc:	18fb      	adds	r3, r7, r3
100026de:	781b      	ldrb	r3, [r3, #0]
100026e0:	2b00      	cmp	r3, #0
100026e2:	d102      	bne.n	100026ea <CLOCK_XMC1_Init+0x76>
    {
      handle->init_status = true;
100026e4:	687b      	ldr	r3, [r7, #4]
100026e6:	2201      	movs	r2, #1
100026e8:	701a      	strb	r2, [r3, #0]
    }
  }
  return (status);
100026ea:	230f      	movs	r3, #15
100026ec:	18fb      	adds	r3, r7, r3
100026ee:	781b      	ldrb	r3, [r3, #0]
}
100026f0:	1c18      	adds	r0, r3, #0
100026f2:	46bd      	mov	sp, r7
100026f4:	b004      	add	sp, #16
100026f6:	bd80      	pop	{r7, pc}

100026f8 <SystemCoreClockSetup>:

/**********************************************************************************************************************
* API IMPLEMENTATION
**********************************************************************************************************************/
void SystemCoreClockSetup(void)
{
100026f8:	b590      	push	{r4, r7, lr}
100026fa:	b085      	sub	sp, #20
100026fc:	af00      	add	r7, sp, #0
/* LOCAL DATA STRUCTURES */
const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC1_0_CONFIG =
100026fe:	1c3b      	adds	r3, r7, #0
10002700:	4a05      	ldr	r2, [pc, #20]	; (10002718 <SystemCoreClockSetup+0x20>)
10002702:	ca13      	ldmia	r2!, {r0, r1, r4}
10002704:	c313      	stmia	r3!, {r0, r1, r4}
10002706:	6812      	ldr	r2, [r2, #0]
10002708:	601a      	str	r2, [r3, #0]
  .osclp_mode = XMC_SCU_CLOCK_OSCLP_MODE_DISABLED

};

  /* Configure FDIV, IDIV, PCLKSEL dividers*/
  XMC_SCU_CLOCK_Init(&CLOCK_XMC1_0_CONFIG);
1000270a:	1c3b      	adds	r3, r7, #0
1000270c:	1c18      	adds	r0, r3, #0
1000270e:	f7fe fe1b 	bl	10001348 <XMC_SCU_CLOCK_Init>
}
10002712:	46bd      	mov	sp, r7
10002714:	b005      	add	sp, #20
10002716:	bd90      	pop	{r4, r7, pc}
10002718:	1000505c 	.word	0x1000505c

1000271c <XMC_CAN_NODE_SetEventNodePointer>:
 */

__STATIC_INLINE void XMC_CAN_NODE_SetEventNodePointer(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_POINTER_EVENT_t ptr_event,
    const uint32_t service_request)
{
1000271c:	b580      	push	{r7, lr}
1000271e:	b084      	sub	sp, #16
10002720:	af00      	add	r7, sp, #0
10002722:	60f8      	str	r0, [r7, #12]
10002724:	607a      	str	r2, [r7, #4]
10002726:	230b      	movs	r3, #11
10002728:	18fb      	adds	r3, r7, r3
1000272a:	1c0a      	adds	r2, r1, #0
1000272c:	701a      	strb	r2, [r3, #0]
  can_node->NIPR = (uint32_t)((can_node->NIPR) & ~(uint32_t)(CAN_NODE_NIPR_Msk << (uint32_t)ptr_event)) | (service_request << (uint32_t)ptr_event);
1000272e:	68fb      	ldr	r3, [r7, #12]
10002730:	689b      	ldr	r3, [r3, #8]
10002732:	220b      	movs	r2, #11
10002734:	18ba      	adds	r2, r7, r2
10002736:	7812      	ldrb	r2, [r2, #0]
10002738:	2107      	movs	r1, #7
1000273a:	4091      	lsls	r1, r2
1000273c:	1c0a      	adds	r2, r1, #0
1000273e:	43d2      	mvns	r2, r2
10002740:	401a      	ands	r2, r3
10002742:	230b      	movs	r3, #11
10002744:	18fb      	adds	r3, r7, r3
10002746:	781b      	ldrb	r3, [r3, #0]
10002748:	6879      	ldr	r1, [r7, #4]
1000274a:	4099      	lsls	r1, r3
1000274c:	1c0b      	adds	r3, r1, #0
1000274e:	431a      	orrs	r2, r3
10002750:	68fb      	ldr	r3, [r7, #12]
10002752:	609a      	str	r2, [r3, #8]
}
10002754:	46bd      	mov	sp, r7
10002756:	b004      	add	sp, #16
10002758:	bd80      	pop	{r7, pc}
1000275a:	46c0      	nop			; (mov r8, r8)

1000275c <XMC_CAN_NODE_SetReceiveInput>:
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_SetReceiveInput(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_RECEIVE_INPUT_t input)
{
1000275c:	b580      	push	{r7, lr}
1000275e:	b082      	sub	sp, #8
10002760:	af00      	add	r7, sp, #0
10002762:	6078      	str	r0, [r7, #4]
10002764:	1c0a      	adds	r2, r1, #0
10002766:	1cfb      	adds	r3, r7, #3
10002768:	701a      	strb	r2, [r3, #0]
  can_node->NPCR = ((can_node->NPCR) & ~(uint32_t)(CAN_NODE_NPCR_RXSEL_Msk)) |
1000276a:	687b      	ldr	r3, [r7, #4]
1000276c:	68db      	ldr	r3, [r3, #12]
1000276e:	2207      	movs	r2, #7
10002770:	4393      	bics	r3, r2
10002772:	1c1a      	adds	r2, r3, #0
                   (((uint32_t)input << CAN_NODE_NPCR_RXSEL_Pos) & (uint32_t)CAN_NODE_NPCR_RXSEL_Msk);
10002774:	1cfb      	adds	r3, r7, #3
10002776:	781b      	ldrb	r3, [r3, #0]
10002778:	2107      	movs	r1, #7
1000277a:	400b      	ands	r3, r1
 */

__STATIC_INLINE void XMC_CAN_NODE_SetReceiveInput(XMC_CAN_NODE_t *const can_node,
    const XMC_CAN_NODE_RECEIVE_INPUT_t input)
{
  can_node->NPCR = ((can_node->NPCR) & ~(uint32_t)(CAN_NODE_NPCR_RXSEL_Msk)) |
1000277c:	431a      	orrs	r2, r3
1000277e:	687b      	ldr	r3, [r7, #4]
10002780:	60da      	str	r2, [r3, #12]
                   (((uint32_t)input << CAN_NODE_NPCR_RXSEL_Pos) & (uint32_t)CAN_NODE_NPCR_RXSEL_Msk);
}
10002782:	46bd      	mov	sp, r7
10002784:	b002      	add	sp, #8
10002786:	bd80      	pop	{r7, pc}

10002788 <XMC_CAN_NODE_EnableLoopBack>:
 *  NPCRx can be written only if bit NCRx.CCE is set.
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_EnableLoopBack(XMC_CAN_NODE_t *const can_node)
{
10002788:	b580      	push	{r7, lr}
1000278a:	b082      	sub	sp, #8
1000278c:	af00      	add	r7, sp, #0
1000278e:	6078      	str	r0, [r7, #4]
  can_node->NPCR |= (uint32_t)CAN_NODE_NPCR_LBM_Msk;
10002790:	687b      	ldr	r3, [r7, #4]
10002792:	68db      	ldr	r3, [r3, #12]
10002794:	2280      	movs	r2, #128	; 0x80
10002796:	0052      	lsls	r2, r2, #1
10002798:	431a      	orrs	r2, r3
1000279a:	687b      	ldr	r3, [r7, #4]
1000279c:	60da      	str	r2, [r3, #12]
}
1000279e:	46bd      	mov	sp, r7
100027a0:	b002      	add	sp, #8
100027a2:	bd80      	pop	{r7, pc}

100027a4 <XMC_CAN_NODE_EnableConfigurationChange>:
 * XMC_CAN_NODE_DisableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_EnableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
100027a4:	b580      	push	{r7, lr}
100027a6:	b082      	sub	sp, #8
100027a8:	af00      	add	r7, sp, #0
100027aa:	6078      	str	r0, [r7, #4]
  can_node->NCR |= (uint32_t)CAN_NODE_NCR_CCE_Msk;
100027ac:	687b      	ldr	r3, [r7, #4]
100027ae:	681b      	ldr	r3, [r3, #0]
100027b0:	2240      	movs	r2, #64	; 0x40
100027b2:	431a      	orrs	r2, r3
100027b4:	687b      	ldr	r3, [r7, #4]
100027b6:	601a      	str	r2, [r3, #0]
}
100027b8:	46bd      	mov	sp, r7
100027ba:	b002      	add	sp, #8
100027bc:	bd80      	pop	{r7, pc}
100027be:	46c0      	nop			; (mov r8, r8)

100027c0 <XMC_CAN_NODE_DisableConfigurationChange>:
 * XMC_CAN_NODE_EnableConfigurationChange()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_DisableConfigurationChange(XMC_CAN_NODE_t *const can_node)
{
100027c0:	b580      	push	{r7, lr}
100027c2:	b082      	sub	sp, #8
100027c4:	af00      	add	r7, sp, #0
100027c6:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_CCE_Msk;
100027c8:	687b      	ldr	r3, [r7, #4]
100027ca:	681b      	ldr	r3, [r3, #0]
100027cc:	2240      	movs	r2, #64	; 0x40
100027ce:	4393      	bics	r3, r2
100027d0:	1c1a      	adds	r2, r3, #0
100027d2:	687b      	ldr	r3, [r7, #4]
100027d4:	601a      	str	r2, [r3, #0]
}
100027d6:	46bd      	mov	sp, r7
100027d8:	b002      	add	sp, #8
100027da:	bd80      	pop	{r7, pc}

100027dc <XMC_CAN_NODE_SetInitBit>:
 * XMC_CAN_NODE_ResetInitBit()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_SetInitBit(XMC_CAN_NODE_t *const can_node)
{
100027dc:	b580      	push	{r7, lr}
100027de:	b082      	sub	sp, #8
100027e0:	af00      	add	r7, sp, #0
100027e2:	6078      	str	r0, [r7, #4]
  can_node->NCR |= (uint32_t)CAN_NODE_NCR_INIT_Msk;
100027e4:	687b      	ldr	r3, [r7, #4]
100027e6:	681b      	ldr	r3, [r3, #0]
100027e8:	2201      	movs	r2, #1
100027ea:	431a      	orrs	r2, r3
100027ec:	687b      	ldr	r3, [r7, #4]
100027ee:	601a      	str	r2, [r3, #0]
}
100027f0:	46bd      	mov	sp, r7
100027f2:	b002      	add	sp, #8
100027f4:	bd80      	pop	{r7, pc}
100027f6:	46c0      	nop			; (mov r8, r8)

100027f8 <XMC_CAN_NODE_ResetInitBit>:
 * \par<b>Related API's:</b><br>
 * XMC_CAN_NODE_SetInitBit()
 *
 */
__STATIC_INLINE void XMC_CAN_NODE_ResetInitBit(XMC_CAN_NODE_t *const can_node)
{
100027f8:	b580      	push	{r7, lr}
100027fa:	b082      	sub	sp, #8
100027fc:	af00      	add	r7, sp, #0
100027fe:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_INIT_Msk;
10002800:	687b      	ldr	r3, [r7, #4]
10002802:	681b      	ldr	r3, [r3, #0]
10002804:	2201      	movs	r2, #1
10002806:	4393      	bics	r3, r2
10002808:	1c1a      	adds	r2, r3, #0
1000280a:	687b      	ldr	r3, [r7, #4]
1000280c:	601a      	str	r2, [r3, #0]
}
1000280e:	46bd      	mov	sp, r7
10002810:	b002      	add	sp, #8
10002812:	bd80      	pop	{r7, pc}

10002814 <XMC_CAN_NODE_ReSetAnalyzerMode>:
 * XMC_CAN_NODE_SetAnalyzerMode()
 *
 */

__STATIC_INLINE void XMC_CAN_NODE_ReSetAnalyzerMode(XMC_CAN_NODE_t *const can_node)
{
10002814:	b580      	push	{r7, lr}
10002816:	b082      	sub	sp, #8
10002818:	af00      	add	r7, sp, #0
1000281a:	6078      	str	r0, [r7, #4]
  can_node->NCR &= ~(uint32_t)CAN_NODE_NCR_CALM_Msk;
1000281c:	687b      	ldr	r3, [r7, #4]
1000281e:	681b      	ldr	r3, [r3, #0]
10002820:	2280      	movs	r2, #128	; 0x80
10002822:	4393      	bics	r3, r2
10002824:	1c1a      	adds	r2, r3, #0
10002826:	687b      	ldr	r3, [r7, #4]
10002828:	601a      	str	r2, [r3, #0]
}
1000282a:	46bd      	mov	sp, r7
1000282c:	b002      	add	sp, #8
1000282e:	bd80      	pop	{r7, pc}

10002830 <XMC_CAN_MO_SetEventNodePointer>:
 */

__STATIC_INLINE void XMC_CAN_MO_SetEventNodePointer(const XMC_CAN_MO_t *const can_mo,
    const XMC_CAN_MO_POINTER_EVENT_t can_mo_ptr_int,
    const uint32_t service_request)
{
10002830:	b580      	push	{r7, lr}
10002832:	b084      	sub	sp, #16
10002834:	af00      	add	r7, sp, #0
10002836:	60f8      	str	r0, [r7, #12]
10002838:	607a      	str	r2, [r7, #4]
1000283a:	230b      	movs	r3, #11
1000283c:	18fb      	adds	r3, r7, r3
1000283e:	1c0a      	adds	r2, r1, #0
10002840:	701a      	strb	r2, [r3, #0]
  can_mo->can_mo_ptr->MOIPR = ((can_mo->can_mo_ptr->MOIPR ) & ~(uint32_t)((uint32_t)CAN_MO_MOIPR_Msk << (uint32_t)can_mo_ptr_int)) |
10002842:	68fb      	ldr	r3, [r7, #12]
10002844:	681b      	ldr	r3, [r3, #0]
10002846:	68fa      	ldr	r2, [r7, #12]
10002848:	6812      	ldr	r2, [r2, #0]
1000284a:	6892      	ldr	r2, [r2, #8]
1000284c:	210b      	movs	r1, #11
1000284e:	1879      	adds	r1, r7, r1
10002850:	7809      	ldrb	r1, [r1, #0]
10002852:	2007      	movs	r0, #7
10002854:	4088      	lsls	r0, r1
10002856:	1c01      	adds	r1, r0, #0
10002858:	43c9      	mvns	r1, r1
1000285a:	4011      	ands	r1, r2
                              (service_request << (uint32_t)can_mo_ptr_int);
1000285c:	220b      	movs	r2, #11
1000285e:	18ba      	adds	r2, r7, r2
10002860:	7812      	ldrb	r2, [r2, #0]
10002862:	6878      	ldr	r0, [r7, #4]
10002864:	4090      	lsls	r0, r2
10002866:	1c02      	adds	r2, r0, #0

__STATIC_INLINE void XMC_CAN_MO_SetEventNodePointer(const XMC_CAN_MO_t *const can_mo,
    const XMC_CAN_MO_POINTER_EVENT_t can_mo_ptr_int,
    const uint32_t service_request)
{
  can_mo->can_mo_ptr->MOIPR = ((can_mo->can_mo_ptr->MOIPR ) & ~(uint32_t)((uint32_t)CAN_MO_MOIPR_Msk << (uint32_t)can_mo_ptr_int)) |
10002868:	430a      	orrs	r2, r1
1000286a:	609a      	str	r2, [r3, #8]
                              (service_request << (uint32_t)can_mo_ptr_int);
}
1000286c:	46bd      	mov	sp, r7
1000286e:	b004      	add	sp, #16
10002870:	bd80      	pop	{r7, pc}
10002872:	46c0      	nop			; (mov r8, r8)

10002874 <XMC_CAN_MO_EnableEvent>:
 *
 */

__STATIC_INLINE void XMC_CAN_MO_EnableEvent(const XMC_CAN_MO_t *const can_mo,
    const uint32_t event)
{
10002874:	b580      	push	{r7, lr}
10002876:	b082      	sub	sp, #8
10002878:	af00      	add	r7, sp, #0
1000287a:	6078      	str	r0, [r7, #4]
1000287c:	6039      	str	r1, [r7, #0]
  can_mo->can_mo_ptr->MOFCR |= event;
1000287e:	687b      	ldr	r3, [r7, #4]
10002880:	681b      	ldr	r3, [r3, #0]
10002882:	687a      	ldr	r2, [r7, #4]
10002884:	6812      	ldr	r2, [r2, #0]
10002886:	6811      	ldr	r1, [r2, #0]
10002888:	683a      	ldr	r2, [r7, #0]
1000288a:	430a      	orrs	r2, r1
1000288c:	601a      	str	r2, [r3, #0]
}
1000288e:	46bd      	mov	sp, r7
10002890:	b002      	add	sp, #8
10002892:	bd80      	pop	{r7, pc}

10002894 <CAN_NODE_MO_EnableTxEvent>:
 *   return (1);
 * }
 * @endcode
 */
__STATIC_INLINE void CAN_NODE_MO_EnableTxEvent(const CAN_NODE_LMO_t *const can_lmo)
{
10002894:	b580      	push	{r7, lr}
10002896:	b082      	sub	sp, #8
10002898:	af00      	add	r7, sp, #0
1000289a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("CAN_NODE_MO_EnableTxEvent: null pointer", can_lmo != NULL);
  XMC_CAN_MO_EnableEvent(can_lmo->mo_ptr,XMC_CAN_MO_EVENT_TRANSMIT);
1000289c:	687b      	ldr	r3, [r7, #4]
1000289e:	681a      	ldr	r2, [r3, #0]
100028a0:	2380      	movs	r3, #128	; 0x80
100028a2:	029b      	lsls	r3, r3, #10
100028a4:	1c10      	adds	r0, r2, #0
100028a6:	1c19      	adds	r1, r3, #0
100028a8:	f7ff ffe4 	bl	10002874 <XMC_CAN_MO_EnableEvent>
}
100028ac:	46bd      	mov	sp, r7
100028ae:	b002      	add	sp, #8
100028b0:	bd80      	pop	{r7, pc}
100028b2:	46c0      	nop			; (mov r8, r8)

100028b4 <CAN_NODE_MO_EnableRxEvent>:
 *   return (1);
 * }
 * @endcode
 */
__STATIC_INLINE void CAN_NODE_MO_EnableRxEvent(const CAN_NODE_LMO_t *const can_lmo)
{
100028b4:	b580      	push	{r7, lr}
100028b6:	b082      	sub	sp, #8
100028b8:	af00      	add	r7, sp, #0
100028ba:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("CAN_NODE_MO_EnableRxEvent: null pointer", can_lmo != NULL);
  XMC_CAN_MO_EnableEvent(can_lmo->mo_ptr,XMC_CAN_MO_EVENT_RECEIVE);
100028bc:	687b      	ldr	r3, [r7, #4]
100028be:	681a      	ldr	r2, [r3, #0]
100028c0:	2380      	movs	r3, #128	; 0x80
100028c2:	025b      	lsls	r3, r3, #9
100028c4:	1c10      	adds	r0, r2, #0
100028c6:	1c19      	adds	r1, r3, #0
100028c8:	f7ff ffd4 	bl	10002874 <XMC_CAN_MO_EnableEvent>
}
100028cc:	46bd      	mov	sp, r7
100028ce:	b002      	add	sp, #8
100028d0:	bd80      	pop	{r7, pc}
100028d2:	46c0      	nop			; (mov r8, r8)

100028d4 <CAN_NODE_SetNodeEvents>:
  * @param  handle is a pointer pointing to APP data structure.
  * @return None
  */

static void CAN_NODE_SetNodeEvents(const CAN_NODE_t *handle)
{
100028d4:	b580      	push	{r7, lr}
100028d6:	b084      	sub	sp, #16
100028d8:	af00      	add	r7, sp, #0
100028da:	6078      	str	r0, [r7, #4]
  uint32_t lnode_event = 0U;
100028dc:	2300      	movs	r3, #0
100028de:	60fb      	str	r3, [r7, #12]

  XMC_ASSERT("CAN_NODE_lInit: handle null", handle != NULL);

  CAN_NODE_SetNodePointer(handle); /* set node service pointer */
100028e0:	687b      	ldr	r3, [r7, #4]
100028e2:	1c18      	adds	r0, r3, #0
100028e4:	f000 f832 	bl	1000294c <CAN_NODE_SetNodePointer>

  if (handle->txok_event_enable == true)
100028e8:	687b      	ldr	r3, [r7, #4]
100028ea:	22a4      	movs	r2, #164	; 0xa4
100028ec:	5c9b      	ldrb	r3, [r3, r2]
100028ee:	2b00      	cmp	r3, #0
100028f0:	d003      	beq.n	100028fa <CAN_NODE_SetNodeEvents+0x26>
  {
    lnode_event |= XMC_CAN_NODE_EVENT_TX_INT;
100028f2:	68fb      	ldr	r3, [r7, #12]
100028f4:	2202      	movs	r2, #2
100028f6:	4313      	orrs	r3, r2
100028f8:	60fb      	str	r3, [r7, #12]
  }
  if (handle->lec_event_enable == true)
100028fa:	687b      	ldr	r3, [r7, #4]
100028fc:	22a3      	movs	r2, #163	; 0xa3
100028fe:	5c9b      	ldrb	r3, [r3, r2]
10002900:	2b00      	cmp	r3, #0
10002902:	d003      	beq.n	1000290c <CAN_NODE_SetNodeEvents+0x38>
  {
    lnode_event |= XMC_CAN_NODE_EVENT_LEC;
10002904:	68fb      	ldr	r3, [r7, #12]
10002906:	2204      	movs	r2, #4
10002908:	4313      	orrs	r3, r2
1000290a:	60fb      	str	r3, [r7, #12]
  }
  if (handle->alert_event_enable == true)
1000290c:	687b      	ldr	r3, [r7, #4]
1000290e:	22a5      	movs	r2, #165	; 0xa5
10002910:	5c9b      	ldrb	r3, [r3, r2]
10002912:	2b00      	cmp	r3, #0
10002914:	d003      	beq.n	1000291e <CAN_NODE_SetNodeEvents+0x4a>
  {
    lnode_event |= XMC_CAN_NODE_EVENT_ALERT;
10002916:	68fb      	ldr	r3, [r7, #12]
10002918:	2208      	movs	r2, #8
1000291a:	4313      	orrs	r3, r2
1000291c:	60fb      	str	r3, [r7, #12]
  }
  XMC_CAN_NODE_EnableEvent(handle->node_ptr, (XMC_CAN_NODE_EVENT_t)lnode_event);
1000291e:	687b      	ldr	r3, [r7, #4]
10002920:	685a      	ldr	r2, [r3, #4]
10002922:	68fb      	ldr	r3, [r7, #12]
10002924:	1c10      	adds	r0, r2, #0
10002926:	1c19      	adds	r1, r3, #0
10002928:	f7ff f9f8 	bl	10001d1c <XMC_CAN_NODE_EnableEvent>

  if (handle->framecount_event_enable == true)
1000292c:	687b      	ldr	r3, [r7, #4]
1000292e:	22a6      	movs	r2, #166	; 0xa6
10002930:	5c9b      	ldrb	r3, [r3, r2]
10002932:	2b00      	cmp	r3, #0
10002934:	d007      	beq.n	10002946 <CAN_NODE_SetNodeEvents+0x72>
  {
    XMC_CAN_NODE_EnableEvent(handle->node_ptr, XMC_CAN_NODE_EVENT_CFCIE);
10002936:	687b      	ldr	r3, [r7, #4]
10002938:	685a      	ldr	r2, [r3, #4]
1000293a:	2380      	movs	r3, #128	; 0x80
1000293c:	03db      	lsls	r3, r3, #15
1000293e:	1c10      	adds	r0, r2, #0
10002940:	1c19      	adds	r1, r3, #0
10002942:	f7ff f9eb 	bl	10001d1c <XMC_CAN_NODE_EnableEvent>
  }

}
10002946:	46bd      	mov	sp, r7
10002948:	b004      	add	sp, #16
1000294a:	bd80      	pop	{r7, pc}

1000294c <CAN_NODE_SetNodePointer>:
  * @brief  Function to set the Node event pointer
  *
  */

static void CAN_NODE_SetNodePointer(const CAN_NODE_t *handle)
{
1000294c:	b580      	push	{r7, lr}
1000294e:	b082      	sub	sp, #8
10002950:	af00      	add	r7, sp, #0
10002952:	6078      	str	r0, [r7, #4]

  XMC_ASSERT("CAN_NODE_SetNodePointer: handle null", handle != NULL);

  /* Configured the node event pointer for the alert event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_ALERT,
10002954:	687b      	ldr	r3, [r7, #4]
10002956:	6859      	ldr	r1, [r3, #4]
                                                        handle->node_sr_ptr->alert_event_sr);
10002958:	687b      	ldr	r3, [r7, #4]
1000295a:	228c      	movs	r2, #140	; 0x8c
1000295c:	589b      	ldr	r3, [r3, r2]
1000295e:	781b      	ldrb	r3, [r3, #0]
{

  XMC_ASSERT("CAN_NODE_SetNodePointer: handle null", handle != NULL);

  /* Configured the node event pointer for the alert event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_ALERT,
10002960:	1c08      	adds	r0, r1, #0
10002962:	2100      	movs	r1, #0
10002964:	1c1a      	adds	r2, r3, #0
10002966:	f7ff fed9 	bl	1000271c <XMC_CAN_NODE_SetEventNodePointer>
                                                        handle->node_sr_ptr->alert_event_sr);
  /* Configured the node event pointer for the LEC event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_LEC,
1000296a:	687b      	ldr	r3, [r7, #4]
1000296c:	6859      	ldr	r1, [r3, #4]
                                                         handle->node_sr_ptr->lec_event_sr);
1000296e:	687b      	ldr	r3, [r7, #4]
10002970:	228c      	movs	r2, #140	; 0x8c
10002972:	589b      	ldr	r3, [r3, r2]
10002974:	785b      	ldrb	r3, [r3, #1]

  /* Configured the node event pointer for the alert event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_ALERT,
                                                        handle->node_sr_ptr->alert_event_sr);
  /* Configured the node event pointer for the LEC event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_LEC,
10002976:	1c08      	adds	r0, r1, #0
10002978:	2104      	movs	r1, #4
1000297a:	1c1a      	adds	r2, r3, #0
1000297c:	f7ff fece 	bl	1000271c <XMC_CAN_NODE_SetEventNodePointer>
                                                         handle->node_sr_ptr->lec_event_sr);
  /* Configured the node event pointer for the TXOK event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK,
10002980:	687b      	ldr	r3, [r7, #4]
10002982:	6859      	ldr	r1, [r3, #4]
                                                               handle->node_sr_ptr->txok_event_sr);
10002984:	687b      	ldr	r3, [r7, #4]
10002986:	228c      	movs	r2, #140	; 0x8c
10002988:	589b      	ldr	r3, [r3, r2]
1000298a:	789b      	ldrb	r3, [r3, #2]
                                                        handle->node_sr_ptr->alert_event_sr);
  /* Configured the node event pointer for the LEC event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_LEC,
                                                         handle->node_sr_ptr->lec_event_sr);
  /* Configured the node event pointer for the TXOK event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK,
1000298c:	1c08      	adds	r0, r1, #0
1000298e:	2108      	movs	r1, #8
10002990:	1c1a      	adds	r2, r3, #0
10002992:	f7ff fec3 	bl	1000271c <XMC_CAN_NODE_SetEventNodePointer>
                                                               handle->node_sr_ptr->txok_event_sr);
  /* Configured the node event pointer for the Frame counter event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_FRAME_COUNTER,
10002996:	687b      	ldr	r3, [r7, #4]
10002998:	6859      	ldr	r1, [r3, #4]
                                                             handle->node_sr_ptr->framecount_event_sr);
1000299a:	687b      	ldr	r3, [r7, #4]
1000299c:	228c      	movs	r2, #140	; 0x8c
1000299e:	589b      	ldr	r3, [r3, r2]
100029a0:	78db      	ldrb	r3, [r3, #3]
                                                         handle->node_sr_ptr->lec_event_sr);
  /* Configured the node event pointer for the TXOK event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_TRANSFER_OK,
                                                               handle->node_sr_ptr->txok_event_sr);
  /* Configured the node event pointer for the Frame counter event with the service request number */
  XMC_CAN_NODE_SetEventNodePointer(handle->node_ptr, XMC_CAN_NODE_POINTER_EVENT_FRAME_COUNTER,
100029a2:	1c08      	adds	r0, r1, #0
100029a4:	210c      	movs	r1, #12
100029a6:	1c1a      	adds	r2, r3, #0
100029a8:	f7ff feb8 	bl	1000271c <XMC_CAN_NODE_SetEventNodePointer>
                                                             handle->node_sr_ptr->framecount_event_sr);

}
100029ac:	46bd      	mov	sp, r7
100029ae:	b002      	add	sp, #8
100029b0:	bd80      	pop	{r7, pc}
100029b2:	46c0      	nop			; (mov r8, r8)

100029b4 <CAN_NODE_MO_Init>:
  XMC_CAN_NODE_NominalBitTimeConfigure(can_node, can_bit_time);
}

/*  Function to initialize the CAN MO based on UI configuration. */
void CAN_NODE_MO_Init(const CAN_NODE_LMO_t *lmo_ptr)
{
100029b4:	b580      	push	{r7, lr}
100029b6:	b082      	sub	sp, #8
100029b8:	af00      	add	r7, sp, #0
100029ba:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("CAN_NODE_MO_Init: lmo_ptr null", lmo_ptr != NULL);

  XMC_CAN_MO_Config(lmo_ptr->mo_ptr);
100029bc:	687b      	ldr	r3, [r7, #4]
100029be:	681b      	ldr	r3, [r3, #0]
100029c0:	1c18      	adds	r0, r3, #0
100029c2:	f7ff f891 	bl	10001ae8 <XMC_CAN_MO_Config>

  if (lmo_ptr->tx_event_enable == true)
100029c6:	687b      	ldr	r3, [r7, #4]
100029c8:	79db      	ldrb	r3, [r3, #7]
100029ca:	2b00      	cmp	r3, #0
100029cc:	d00c      	beq.n	100029e8 <CAN_NODE_MO_Init+0x34>
  {
    XMC_CAN_MO_SetEventNodePointer(lmo_ptr->mo_ptr, XMC_CAN_MO_POINTER_EVENT_TRANSMIT, lmo_ptr->tx_sr);
100029ce:	687b      	ldr	r3, [r7, #4]
100029d0:	681a      	ldr	r2, [r3, #0]
100029d2:	687b      	ldr	r3, [r7, #4]
100029d4:	795b      	ldrb	r3, [r3, #5]
100029d6:	1c10      	adds	r0, r2, #0
100029d8:	2104      	movs	r1, #4
100029da:	1c1a      	adds	r2, r3, #0
100029dc:	f7ff ff28 	bl	10002830 <XMC_CAN_MO_SetEventNodePointer>
    CAN_NODE_MO_EnableTxEvent(lmo_ptr);
100029e0:	687b      	ldr	r3, [r7, #4]
100029e2:	1c18      	adds	r0, r3, #0
100029e4:	f7ff ff56 	bl	10002894 <CAN_NODE_MO_EnableTxEvent>
  }
  if (lmo_ptr->rx_event_enable == true)
100029e8:	687b      	ldr	r3, [r7, #4]
100029ea:	7a1b      	ldrb	r3, [r3, #8]
100029ec:	2b00      	cmp	r3, #0
100029ee:	d00c      	beq.n	10002a0a <CAN_NODE_MO_Init+0x56>
  {
    XMC_CAN_MO_SetEventNodePointer(lmo_ptr->mo_ptr, XMC_CAN_MO_POINTER_EVENT_RECEIVE, lmo_ptr->rx_sr);
100029f0:	687b      	ldr	r3, [r7, #4]
100029f2:	681a      	ldr	r2, [r3, #0]
100029f4:	687b      	ldr	r3, [r7, #4]
100029f6:	799b      	ldrb	r3, [r3, #6]
100029f8:	1c10      	adds	r0, r2, #0
100029fa:	2100      	movs	r1, #0
100029fc:	1c1a      	adds	r2, r3, #0
100029fe:	f7ff ff17 	bl	10002830 <XMC_CAN_MO_SetEventNodePointer>
    CAN_NODE_MO_EnableRxEvent(lmo_ptr);
10002a02:	687b      	ldr	r3, [r7, #4]
10002a04:	1c18      	adds	r0, r3, #0
10002a06:	f7ff ff55 	bl	100028b4 <CAN_NODE_MO_EnableRxEvent>
  }

}
10002a0a:	46bd      	mov	sp, r7
10002a0c:	b002      	add	sp, #8
10002a0e:	bd80      	pop	{r7, pc}

10002a10 <CAN_NODE_MO_Transmit>:

/* Function to transmit the can MO frame.  */
CAN_NODE_STATUS_t CAN_NODE_MO_Transmit(const CAN_NODE_LMO_t *lmo_ptr)
{
10002a10:	b590      	push	{r4, r7, lr}
10002a12:	b085      	sub	sp, #20
10002a14:	af00      	add	r7, sp, #0
10002a16:	6078      	str	r0, [r7, #4]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
10002a18:	230f      	movs	r3, #15
10002a1a:	18fb      	adds	r3, r7, r3
10002a1c:	2200      	movs	r2, #0
10002a1e:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("CAN_NODE_MO_Transmit: lmo_ptr null", lmo_ptr != NULL);

  status = (CAN_NODE_STATUS_t)XMC_CAN_MO_Transmit(lmo_ptr->mo_ptr);
10002a20:	687b      	ldr	r3, [r7, #4]
10002a22:	681b      	ldr	r3, [r3, #0]
10002a24:	220f      	movs	r2, #15
10002a26:	18bc      	adds	r4, r7, r2
10002a28:	1c18      	adds	r0, r3, #0
10002a2a:	f7ff f93f 	bl	10001cac <XMC_CAN_MO_Transmit>
10002a2e:	1c03      	adds	r3, r0, #0
10002a30:	7023      	strb	r3, [r4, #0]
  return (status);
10002a32:	230f      	movs	r3, #15
10002a34:	18fb      	adds	r3, r7, r3
10002a36:	781b      	ldrb	r3, [r3, #0]
}
10002a38:	1c18      	adds	r0, r3, #0
10002a3a:	46bd      	mov	sp, r7
10002a3c:	b005      	add	sp, #20
10002a3e:	bd90      	pop	{r4, r7, pc}

10002a40 <CAN_NODE_MO_UpdateData>:
  return (status);
}

/* Function to updates the data for the CAN Message Object. */
CAN_NODE_STATUS_t CAN_NODE_MO_UpdateData(const CAN_NODE_LMO_t *const lmo_ptr, uint8_t *array_data)
{
10002a40:	b590      	push	{r4, r7, lr}
10002a42:	b085      	sub	sp, #20
10002a44:	af00      	add	r7, sp, #0
10002a46:	6078      	str	r0, [r7, #4]
10002a48:	6039      	str	r1, [r7, #0]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
10002a4a:	230f      	movs	r3, #15
10002a4c:	18fb      	adds	r3, r7, r3
10002a4e:	2200      	movs	r2, #0
10002a50:	701a      	strb	r2, [r3, #0]
  uint32_t *data_pointer = (uint32_t*) array_data;
10002a52:	683b      	ldr	r3, [r7, #0]
10002a54:	60bb      	str	r3, [r7, #8]

  XMC_ASSERT("CAN_NODE_MO_UpdateData: lmo_ptr null", lmo_ptr != NULL);

  lmo_ptr->mo_ptr->can_data[0U] = *data_pointer;
10002a56:	687b      	ldr	r3, [r7, #4]
10002a58:	681b      	ldr	r3, [r3, #0]
10002a5a:	68ba      	ldr	r2, [r7, #8]
10002a5c:	6812      	ldr	r2, [r2, #0]
10002a5e:	611a      	str	r2, [r3, #16]
  lmo_ptr->mo_ptr->can_data[1U] = *(data_pointer + 1U);
10002a60:	687b      	ldr	r3, [r7, #4]
10002a62:	681b      	ldr	r3, [r3, #0]
10002a64:	68ba      	ldr	r2, [r7, #8]
10002a66:	6852      	ldr	r2, [r2, #4]
10002a68:	615a      	str	r2, [r3, #20]

  status = (CAN_NODE_STATUS_t)XMC_CAN_MO_UpdateData(lmo_ptr->mo_ptr);
10002a6a:	687b      	ldr	r3, [r7, #4]
10002a6c:	681b      	ldr	r3, [r3, #0]
10002a6e:	220f      	movs	r2, #15
10002a70:	18bc      	adds	r4, r7, r2
10002a72:	1c18      	adds	r0, r3, #0
10002a74:	f7ff f8d8 	bl	10001c28 <XMC_CAN_MO_UpdateData>
10002a78:	1c03      	adds	r3, r0, #0
10002a7a:	7023      	strb	r3, [r4, #0]
  return (status);
10002a7c:	230f      	movs	r3, #15
10002a7e:	18fb      	adds	r3, r7, r3
10002a80:	781b      	ldrb	r3, [r3, #0]
}
10002a82:	1c18      	adds	r0, r3, #0
10002a84:	46bd      	mov	sp, r7
10002a86:	b005      	add	sp, #20
10002a88:	bd90      	pop	{r4, r7, pc}
10002a8a:	46c0      	nop			; (mov r8, r8)

10002a8c <CAN_NODE_Init>:
/*  Function to initialize the CAN node by configuring the baud rate, can bus type (External or internal)
 *  and message objects.
 */

CAN_NODE_STATUS_t CAN_NODE_Init(const CAN_NODE_t* handle)
{
10002a8c:	b590      	push	{r4, r7, lr}
10002a8e:	b087      	sub	sp, #28
10002a90:	af00      	add	r7, sp, #0
10002a92:	6078      	str	r0, [r7, #4]
  CAN_NODE_STATUS_t status = CAN_NODE_STATUS_SUCCESS;
10002a94:	2317      	movs	r3, #23
10002a96:	18fb      	adds	r3, r7, r3
10002a98:	2200      	movs	r2, #0
10002a9a:	701a      	strb	r2, [r3, #0]
  uint32_t loop_count;
  const CAN_NODE_LMO_t *lmo_ptr;

  XMC_ASSERT("CAN_NODE_Init: handle null", handle != NULL);

  const CAN_NODE_GPIO_t *const lgpio_ptr = handle->gpio_out;
10002a9c:	687b      	ldr	r3, [r7, #4]
10002a9e:	2290      	movs	r2, #144	; 0x90
10002aa0:	589b      	ldr	r3, [r3, r2]
10002aa2:	60fb      	str	r3, [r7, #12]

  /* Initialize the GLOBAL_CAN APP */
  status  = (CAN_NODE_STATUS_t)GLOBAL_CAN_Init(handle->global_ptr);
10002aa4:	687b      	ldr	r3, [r7, #4]
10002aa6:	681b      	ldr	r3, [r3, #0]
10002aa8:	2217      	movs	r2, #23
10002aaa:	18bc      	adds	r4, r7, r2
10002aac:	1c18      	adds	r0, r3, #0
10002aae:	f7ff fdad 	bl	1000260c <GLOBAL_CAN_Init>
10002ab2:	1c03      	adds	r3, r0, #0
10002ab4:	7023      	strb	r3, [r4, #0]

  if (status == CAN_NODE_STATUS_SUCCESS)
10002ab6:	2317      	movs	r3, #23
10002ab8:	18fb      	adds	r3, r7, r3
10002aba:	781b      	ldrb	r3, [r3, #0]
10002abc:	2b00      	cmp	r3, #0
10002abe:	d000      	beq.n	10002ac2 <CAN_NODE_Init+0x36>
10002ac0:	e085      	b.n	10002bce <CAN_NODE_Init+0x142>
  {
    /* Initialize the GUI configured values for baud rate to NBTR Reg */
    if (XMC_CAN_NODE_NominalBitTimeConfigureEx(handle->node_ptr, handle->baudrate_config) == XMC_CAN_STATUS_SUCCESS)
10002ac2:	687b      	ldr	r3, [r7, #4]
10002ac4:	685a      	ldr	r2, [r3, #4]
10002ac6:	687b      	ldr	r3, [r7, #4]
10002ac8:	689b      	ldr	r3, [r3, #8]
10002aca:	1c10      	adds	r0, r2, #0
10002acc:	1c19      	adds	r1, r3, #0
10002ace:	f7fe fe7f 	bl	100017d0 <XMC_CAN_NODE_NominalBitTimeConfigureEx>
10002ad2:	1e03      	subs	r3, r0, #0
10002ad4:	d176      	bne.n	10002bc4 <CAN_NODE_Init+0x138>
    {
      /* set CCE and INIT bit NCR for node configuration */

      XMC_CAN_NODE_EnableConfigurationChange(handle->node_ptr);
10002ad6:	687b      	ldr	r3, [r7, #4]
10002ad8:	685b      	ldr	r3, [r3, #4]
10002ada:	1c18      	adds	r0, r3, #0
10002adc:	f7ff fe62 	bl	100027a4 <XMC_CAN_NODE_EnableConfigurationChange>
      XMC_CAN_NODE_SetInitBit(handle->node_ptr);
10002ae0:	687b      	ldr	r3, [r7, #4]
10002ae2:	685b      	ldr	r3, [r3, #4]
10002ae4:	1c18      	adds	r0, r3, #0
10002ae6:	f7ff fe79 	bl	100027dc <XMC_CAN_NODE_SetInitBit>
      XMC_CAN_NODE_ReSetAnalyzerMode(handle->node_ptr);
10002aea:	687b      	ldr	r3, [r7, #4]
10002aec:	685b      	ldr	r3, [r3, #4]
10002aee:	1c18      	adds	r0, r3, #0
10002af0:	f7ff fe90 	bl	10002814 <XMC_CAN_NODE_ReSetAnalyzerMode>

      if (handle->loopback_enable == true) /* Loop back mode enabled */
10002af4:	687b      	ldr	r3, [r7, #4]
10002af6:	22a7      	movs	r2, #167	; 0xa7
10002af8:	5c9b      	ldrb	r3, [r3, r2]
10002afa:	2b00      	cmp	r3, #0
10002afc:	d005      	beq.n	10002b0a <CAN_NODE_Init+0x7e>
      {
        XMC_CAN_NODE_EnableLoopBack(handle->node_ptr);
10002afe:	687b      	ldr	r3, [r7, #4]
10002b00:	685b      	ldr	r3, [r3, #4]
10002b02:	1c18      	adds	r0, r3, #0
10002b04:	f7ff fe40 	bl	10002788 <XMC_CAN_NODE_EnableLoopBack>
10002b08:	e016      	b.n	10002b38 <CAN_NODE_Init+0xac>
      }
      else
      {
        XMC_GPIO_Init(handle->gpio_in->port, handle->gpio_in->pin, handle->gpio_in_config);
10002b0a:	687b      	ldr	r3, [r7, #4]
10002b0c:	2298      	movs	r2, #152	; 0x98
10002b0e:	589b      	ldr	r3, [r3, r2]
10002b10:	6818      	ldr	r0, [r3, #0]
10002b12:	687b      	ldr	r3, [r7, #4]
10002b14:	2298      	movs	r2, #152	; 0x98
10002b16:	589b      	ldr	r3, [r3, r2]
10002b18:	7919      	ldrb	r1, [r3, #4]
10002b1a:	687b      	ldr	r3, [r7, #4]
10002b1c:	229c      	movs	r2, #156	; 0x9c
10002b1e:	589b      	ldr	r3, [r3, r2]
10002b20:	1c1a      	adds	r2, r3, #0
10002b22:	f7fe fb39 	bl	10001198 <XMC_GPIO_Init>
        XMC_CAN_NODE_SetReceiveInput(handle->node_ptr, handle->rx_signal);
10002b26:	687b      	ldr	r3, [r7, #4]
10002b28:	6859      	ldr	r1, [r3, #4]
10002b2a:	687b      	ldr	r3, [r7, #4]
10002b2c:	22a0      	movs	r2, #160	; 0xa0
10002b2e:	5c9b      	ldrb	r3, [r3, r2]
10002b30:	1c08      	adds	r0, r1, #0
10002b32:	1c19      	adds	r1, r3, #0
10002b34:	f7ff fe12 	bl	1000275c <XMC_CAN_NODE_SetReceiveInput>
      }
      CAN_NODE_SetNodeEvents(handle); /* API to enable node events */
10002b38:	687b      	ldr	r3, [r7, #4]
10002b3a:	1c18      	adds	r0, r3, #0
10002b3c:	f7ff feca 	bl	100028d4 <CAN_NODE_SetNodeEvents>

      for (loop_count = 0U; loop_count < handle->mo_count; loop_count++)
10002b40:	2300      	movs	r3, #0
10002b42:	613b      	str	r3, [r7, #16]
10002b44:	e01a      	b.n	10002b7c <CAN_NODE_Init+0xf0>
      {
        lmo_ptr = handle->lmobj_ptr[loop_count];
10002b46:	687a      	ldr	r2, [r7, #4]
10002b48:	693b      	ldr	r3, [r7, #16]
10002b4a:	3302      	adds	r3, #2
10002b4c:	009b      	lsls	r3, r3, #2
10002b4e:	18d3      	adds	r3, r2, r3
10002b50:	685b      	ldr	r3, [r3, #4]
10002b52:	60bb      	str	r3, [r7, #8]
        XMC_CAN_AllocateMOtoNodeList(handle->global_ptr->canglobal_ptr, handle->node_num, lmo_ptr->number);
10002b54:	687b      	ldr	r3, [r7, #4]
10002b56:	681b      	ldr	r3, [r3, #0]
10002b58:	6859      	ldr	r1, [r3, #4]
10002b5a:	687b      	ldr	r3, [r7, #4]
10002b5c:	22a1      	movs	r2, #161	; 0xa1
10002b5e:	5c9a      	ldrb	r2, [r3, r2]
10002b60:	68bb      	ldr	r3, [r7, #8]
10002b62:	791b      	ldrb	r3, [r3, #4]
10002b64:	1c08      	adds	r0, r1, #0
10002b66:	1c11      	adds	r1, r2, #0
10002b68:	1c1a      	adds	r2, r3, #0
10002b6a:	f7fe fedf 	bl	1000192c <XMC_CAN_AllocateMOtoNodeList>
        CAN_NODE_MO_Init(lmo_ptr);
10002b6e:	68bb      	ldr	r3, [r7, #8]
10002b70:	1c18      	adds	r0, r3, #0
10002b72:	f7ff ff1f 	bl	100029b4 <CAN_NODE_MO_Init>
        XMC_GPIO_Init(handle->gpio_in->port, handle->gpio_in->pin, handle->gpio_in_config);
        XMC_CAN_NODE_SetReceiveInput(handle->node_ptr, handle->rx_signal);
      }
      CAN_NODE_SetNodeEvents(handle); /* API to enable node events */

      for (loop_count = 0U; loop_count < handle->mo_count; loop_count++)
10002b76:	693b      	ldr	r3, [r7, #16]
10002b78:	3301      	adds	r3, #1
10002b7a:	613b      	str	r3, [r7, #16]
10002b7c:	687b      	ldr	r3, [r7, #4]
10002b7e:	22a2      	movs	r2, #162	; 0xa2
10002b80:	5c9b      	ldrb	r3, [r3, r2]
10002b82:	1e1a      	subs	r2, r3, #0
10002b84:	693b      	ldr	r3, [r7, #16]
10002b86:	429a      	cmp	r2, r3
10002b88:	d8dd      	bhi.n	10002b46 <CAN_NODE_Init+0xba>
        lmo_ptr = handle->lmobj_ptr[loop_count];
        XMC_CAN_AllocateMOtoNodeList(handle->global_ptr->canglobal_ptr, handle->node_num, lmo_ptr->number);
        CAN_NODE_MO_Init(lmo_ptr);
      }
      /* reset CCE and INIT bit NCR for node configuration */
      XMC_CAN_NODE_DisableConfigurationChange(handle->node_ptr);
10002b8a:	687b      	ldr	r3, [r7, #4]
10002b8c:	685b      	ldr	r3, [r3, #4]
10002b8e:	1c18      	adds	r0, r3, #0
10002b90:	f7ff fe16 	bl	100027c0 <XMC_CAN_NODE_DisableConfigurationChange>
      XMC_CAN_NODE_ResetInitBit(handle->node_ptr);
10002b94:	687b      	ldr	r3, [r7, #4]
10002b96:	685b      	ldr	r3, [r3, #4]
10002b98:	1c18      	adds	r0, r3, #0
10002b9a:	f7ff fe2d 	bl	100027f8 <XMC_CAN_NODE_ResetInitBit>
      if (handle->loopback_enable == false)
10002b9e:	687b      	ldr	r3, [r7, #4]
10002ba0:	22a7      	movs	r2, #167	; 0xa7
10002ba2:	5c9b      	ldrb	r3, [r3, r2]
10002ba4:	2201      	movs	r2, #1
10002ba6:	4053      	eors	r3, r2
10002ba8:	b2db      	uxtb	r3, r3
10002baa:	2b00      	cmp	r3, #0
10002bac:	d013      	beq.n	10002bd6 <CAN_NODE_Init+0x14a>
      {
        /* CAN transmit pin configuration */
        XMC_GPIO_Init(lgpio_ptr->port, lgpio_ptr->pin, handle->gpio_out_config);
10002bae:	68fb      	ldr	r3, [r7, #12]
10002bb0:	6818      	ldr	r0, [r3, #0]
10002bb2:	68fb      	ldr	r3, [r7, #12]
10002bb4:	7919      	ldrb	r1, [r3, #4]
10002bb6:	687b      	ldr	r3, [r7, #4]
10002bb8:	2294      	movs	r2, #148	; 0x94
10002bba:	589b      	ldr	r3, [r3, r2]
10002bbc:	1c1a      	adds	r2, r3, #0
10002bbe:	f7fe faeb 	bl	10001198 <XMC_GPIO_Init>
10002bc2:	e008      	b.n	10002bd6 <CAN_NODE_Init+0x14a>
      }
    }
    else
    {
      status = CAN_NODE_STATUS_FAILURE;
10002bc4:	2317      	movs	r3, #23
10002bc6:	18fb      	adds	r3, r7, r3
10002bc8:	2201      	movs	r2, #1
10002bca:	701a      	strb	r2, [r3, #0]
10002bcc:	e003      	b.n	10002bd6 <CAN_NODE_Init+0x14a>
    }
  }
  else
  {
    status = CAN_NODE_STATUS_FAILURE;
10002bce:	2317      	movs	r3, #23
10002bd0:	18fb      	adds	r3, r7, r3
10002bd2:	2201      	movs	r2, #1
10002bd4:	701a      	strb	r2, [r3, #0]
  }

  return (status);
10002bd6:	2317      	movs	r3, #23
10002bd8:	18fb      	adds	r3, r7, r3
10002bda:	781b      	ldrb	r3, [r3, #0]
}
10002bdc:	1c18      	adds	r0, r3, #0
10002bde:	46bd      	mov	sp, r7
10002be0:	b007      	add	sp, #28
10002be2:	bd90      	pop	{r4, r7, pc}

10002be4 <XMC_GPIO_SetOutputLevel>:
 *
 */


__STATIC_INLINE void XMC_GPIO_SetOutputLevel(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_OUTPUT_LEVEL_t level)
{
10002be4:	b580      	push	{r7, lr}
10002be6:	b084      	sub	sp, #16
10002be8:	af00      	add	r7, sp, #0
10002bea:	60f8      	str	r0, [r7, #12]
10002bec:	607a      	str	r2, [r7, #4]
10002bee:	230b      	movs	r3, #11
10002bf0:	18fb      	adds	r3, r7, r3
10002bf2:	1c0a      	adds	r2, r1, #0
10002bf4:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid output level", XMC_GPIO_CHECK_OUTPUT_LEVEL(level));

  port->OMR = (uint32_t)level << pin;
10002bf6:	230b      	movs	r3, #11
10002bf8:	18fb      	adds	r3, r7, r3
10002bfa:	781b      	ldrb	r3, [r3, #0]
10002bfc:	687a      	ldr	r2, [r7, #4]
10002bfe:	409a      	lsls	r2, r3
10002c00:	68fb      	ldr	r3, [r7, #12]
10002c02:	605a      	str	r2, [r3, #4]
}
10002c04:	46bd      	mov	sp, r7
10002c06:	b004      	add	sp, #16
10002c08:	bd80      	pop	{r7, pc}
10002c0a:	46c0      	nop			; (mov r8, r8)

10002c0c <BUS_IO_Init>:
* @param handle_ptr Pointer pointing to APP data structure.
* @return BUS_IO_STATUS_t BUS_IO APP status.
*/

BUS_IO_STATUS_t BUS_IO_Init(BUS_IO_t *const handle_ptr)
{
10002c0c:	b580      	push	{r7, lr}
10002c0e:	b084      	sub	sp, #16
10002c10:	af00      	add	r7, sp, #0
10002c12:	6078      	str	r0, [r7, #4]
  uint8_t i;

  XMC_ASSERT("BUS_IO_Init: handle_ptr null pointer", handle_ptr != NULL);

  if ((bool)false == handle_ptr->initialized)
10002c14:	687b      	ldr	r3, [r7, #4]
10002c16:	7b5b      	ldrb	r3, [r3, #13]
10002c18:	2201      	movs	r2, #1
10002c1a:	4053      	eors	r3, r2
10002c1c:	b2db      	uxtb	r3, r3
10002c1e:	2b00      	cmp	r3, #0
10002c20:	d02c      	beq.n	10002c7c <BUS_IO_Init+0x70>
  {
    /* Iterate the list of pins initializing the pin according to the gpio_config */
    for (i = 0U; i < handle_ptr->number_of_pins; i++)
10002c22:	230f      	movs	r3, #15
10002c24:	18fb      	adds	r3, r7, r3
10002c26:	2200      	movs	r2, #0
10002c28:	701a      	strb	r2, [r3, #0]
10002c2a:	e01d      	b.n	10002c68 <BUS_IO_Init+0x5c>
    {
      /* Initializes input / output characteristics */
      XMC_GPIO_Init(handle_ptr->pin_array[i].gpio_port, handle_ptr->pin_array[i].gpio_pin, &handle_ptr->gpio_config);
10002c2c:	687b      	ldr	r3, [r7, #4]
10002c2e:	681a      	ldr	r2, [r3, #0]
10002c30:	230f      	movs	r3, #15
10002c32:	18fb      	adds	r3, r7, r3
10002c34:	781b      	ldrb	r3, [r3, #0]
10002c36:	00db      	lsls	r3, r3, #3
10002c38:	18d3      	adds	r3, r2, r3
10002c3a:	6819      	ldr	r1, [r3, #0]
10002c3c:	687b      	ldr	r3, [r7, #4]
10002c3e:	681a      	ldr	r2, [r3, #0]
10002c40:	230f      	movs	r3, #15
10002c42:	18fb      	adds	r3, r7, r3
10002c44:	781b      	ldrb	r3, [r3, #0]
10002c46:	00db      	lsls	r3, r3, #3
10002c48:	18d3      	adds	r3, r2, r3
10002c4a:	791a      	ldrb	r2, [r3, #4]
10002c4c:	687b      	ldr	r3, [r7, #4]
10002c4e:	3304      	adds	r3, #4
10002c50:	1c08      	adds	r0, r1, #0
10002c52:	1c11      	adds	r1, r2, #0
10002c54:	1c1a      	adds	r2, r3, #0
10002c56:	f7fe fa9f 	bl	10001198 <XMC_GPIO_Init>
  XMC_ASSERT("BUS_IO_Init: handle_ptr null pointer", handle_ptr != NULL);

  if ((bool)false == handle_ptr->initialized)
  {
    /* Iterate the list of pins initializing the pin according to the gpio_config */
    for (i = 0U; i < handle_ptr->number_of_pins; i++)
10002c5a:	230f      	movs	r3, #15
10002c5c:	18fb      	adds	r3, r7, r3
10002c5e:	781a      	ldrb	r2, [r3, #0]
10002c60:	230f      	movs	r3, #15
10002c62:	18fb      	adds	r3, r7, r3
10002c64:	3201      	adds	r2, #1
10002c66:	701a      	strb	r2, [r3, #0]
10002c68:	687b      	ldr	r3, [r7, #4]
10002c6a:	7b1b      	ldrb	r3, [r3, #12]
10002c6c:	220f      	movs	r2, #15
10002c6e:	18ba      	adds	r2, r7, r2
10002c70:	7812      	ldrb	r2, [r2, #0]
10002c72:	429a      	cmp	r2, r3
10002c74:	d3da      	bcc.n	10002c2c <BUS_IO_Init+0x20>
    {
      /* Initializes input / output characteristics */
      XMC_GPIO_Init(handle_ptr->pin_array[i].gpio_port, handle_ptr->pin_array[i].gpio_pin, &handle_ptr->gpio_config);
    }
    handle_ptr->initialized = (bool)true;
10002c76:	687b      	ldr	r3, [r7, #4]
10002c78:	2201      	movs	r2, #1
10002c7a:	735a      	strb	r2, [r3, #13]
  }
  return (BUS_IO_STATUS_OK);
10002c7c:	2300      	movs	r3, #0
}
10002c7e:	1c18      	adds	r0, r3, #0
10002c80:	46bd      	mov	sp, r7
10002c82:	b004      	add	sp, #16
10002c84:	bd80      	pop	{r7, pc}
10002c86:	46c0      	nop			; (mov r8, r8)

10002c88 <BUS_IO_Write>:
  return(count);
}

/* Function to set the pins bus state */
void BUS_IO_Write(BUS_IO_t *const handle_ptr, const uint16_t data)
{
10002c88:	b580      	push	{r7, lr}
10002c8a:	b084      	sub	sp, #16
10002c8c:	af00      	add	r7, sp, #0
10002c8e:	6078      	str	r0, [r7, #4]
10002c90:	1c0a      	adds	r2, r1, #0
10002c92:	1cbb      	adds	r3, r7, #2
10002c94:	801a      	strh	r2, [r3, #0]
  uint8_t i;
  const BUS_IO_PORT_PIN_t *bus_io_port_pin;

  XMC_ASSERT("BUS_IO_Write: handle_ptr null pointer", handle_ptr != NULL);

  bus_io_port_pin = handle_ptr->pin_array;
10002c96:	687b      	ldr	r3, [r7, #4]
10002c98:	681b      	ldr	r3, [r3, #0]
10002c9a:	60bb      	str	r3, [r7, #8]
  /* Iterate the list of pins setting the pin state according the pin position in the list, , from LSB to MSB */
  for (i = 0U; i < handle_ptr->number_of_pins; i++)
10002c9c:	230f      	movs	r3, #15
10002c9e:	18fb      	adds	r3, r7, r3
10002ca0:	2200      	movs	r2, #0
10002ca2:	701a      	strb	r2, [r3, #0]
10002ca4:	e02b      	b.n	10002cfe <BUS_IO_Write+0x76>
  {
    if (data & (uint16_t)((uint16_t)1 << i))
10002ca6:	230f      	movs	r3, #15
10002ca8:	18fb      	adds	r3, r7, r3
10002caa:	781b      	ldrb	r3, [r3, #0]
10002cac:	2201      	movs	r2, #1
10002cae:	409a      	lsls	r2, r3
10002cb0:	1c13      	adds	r3, r2, #0
10002cb2:	b29b      	uxth	r3, r3
10002cb4:	1cba      	adds	r2, r7, #2
10002cb6:	8812      	ldrh	r2, [r2, #0]
10002cb8:	4013      	ands	r3, r2
10002cba:	b29b      	uxth	r3, r3
10002cbc:	2b00      	cmp	r3, #0
10002cbe:	d009      	beq.n	10002cd4 <BUS_IO_Write+0x4c>
    {
      XMC_GPIO_SetOutputLevel(bus_io_port_pin->gpio_port, bus_io_port_pin->gpio_pin, XMC_GPIO_OUTPUT_LEVEL_HIGH);
10002cc0:	68bb      	ldr	r3, [r7, #8]
10002cc2:	681a      	ldr	r2, [r3, #0]
10002cc4:	68bb      	ldr	r3, [r7, #8]
10002cc6:	791b      	ldrb	r3, [r3, #4]
10002cc8:	1c10      	adds	r0, r2, #0
10002cca:	1c19      	adds	r1, r3, #0
10002ccc:	2201      	movs	r2, #1
10002cce:	f7ff ff89 	bl	10002be4 <XMC_GPIO_SetOutputLevel>
10002cd2:	e00a      	b.n	10002cea <BUS_IO_Write+0x62>
    }
    else
    {
      XMC_GPIO_SetOutputLevel(bus_io_port_pin->gpio_port, bus_io_port_pin->gpio_pin, XMC_GPIO_OUTPUT_LEVEL_LOW);
10002cd4:	68bb      	ldr	r3, [r7, #8]
10002cd6:	6819      	ldr	r1, [r3, #0]
10002cd8:	68bb      	ldr	r3, [r7, #8]
10002cda:	791a      	ldrb	r2, [r3, #4]
10002cdc:	2380      	movs	r3, #128	; 0x80
10002cde:	025b      	lsls	r3, r3, #9
10002ce0:	1c08      	adds	r0, r1, #0
10002ce2:	1c11      	adds	r1, r2, #0
10002ce4:	1c1a      	adds	r2, r3, #0
10002ce6:	f7ff ff7d 	bl	10002be4 <XMC_GPIO_SetOutputLevel>
    }
   bus_io_port_pin++;
10002cea:	68bb      	ldr	r3, [r7, #8]
10002cec:	3308      	adds	r3, #8
10002cee:	60bb      	str	r3, [r7, #8]

  XMC_ASSERT("BUS_IO_Write: handle_ptr null pointer", handle_ptr != NULL);

  bus_io_port_pin = handle_ptr->pin_array;
  /* Iterate the list of pins setting the pin state according the pin position in the list, , from LSB to MSB */
  for (i = 0U; i < handle_ptr->number_of_pins; i++)
10002cf0:	230f      	movs	r3, #15
10002cf2:	18fb      	adds	r3, r7, r3
10002cf4:	781a      	ldrb	r2, [r3, #0]
10002cf6:	230f      	movs	r3, #15
10002cf8:	18fb      	adds	r3, r7, r3
10002cfa:	3201      	adds	r2, #1
10002cfc:	701a      	strb	r2, [r3, #0]
10002cfe:	687b      	ldr	r3, [r7, #4]
10002d00:	7b1b      	ldrb	r3, [r3, #12]
10002d02:	220f      	movs	r2, #15
10002d04:	18ba      	adds	r2, r7, r2
10002d06:	7812      	ldrb	r2, [r2, #0]
10002d08:	429a      	cmp	r2, r3
10002d0a:	d3cc      	bcc.n	10002ca6 <BUS_IO_Write+0x1e>
    {
      XMC_GPIO_SetOutputLevel(bus_io_port_pin->gpio_port, bus_io_port_pin->gpio_pin, XMC_GPIO_OUTPUT_LEVEL_LOW);
    }
   bus_io_port_pin++;
  }
}
10002d0c:	46bd      	mov	sp, r7
10002d0e:	b004      	add	sp, #16
10002d10:	bd80      	pop	{r7, pc}
10002d12:	46c0      	nop			; (mov r8, r8)

10002d14 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
__WEAK DAVE_STATUS_t DAVE_Init(void)
{
10002d14:	b590      	push	{r4, r7, lr}
10002d16:	b083      	sub	sp, #12
10002d18:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
10002d1a:	1dfb      	adds	r3, r7, #7
10002d1c:	2200      	movs	r2, #0
10002d1e:	701a      	strb	r2, [r3, #0]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC1_Init(&CLOCK_XMC1_0);
10002d20:	1dfc      	adds	r4, r7, #7
10002d22:	4b3d      	ldr	r3, [pc, #244]	; (10002e18 <DAVE_Init+0x104>)
10002d24:	1c18      	adds	r0, r3, #0
10002d26:	f7ff fca5 	bl	10002674 <CLOCK_XMC1_Init>
10002d2a:	1c03      	adds	r3, r0, #0
10002d2c:	7023      	strb	r3, [r4, #0]

  if (init_status == DAVE_STATUS_SUCCESS)
10002d2e:	1dfb      	adds	r3, r7, #7
10002d30:	781b      	ldrb	r3, [r3, #0]
10002d32:	2b00      	cmp	r3, #0
10002d34:	d106      	bne.n	10002d44 <DAVE_Init+0x30>
  {
	 /**  Initialization of TIMER APP instance TIMER_0 */
	 init_status = (DAVE_STATUS_t)TIMER_Init(&TIMER_0); 
10002d36:	1dfc      	adds	r4, r7, #7
10002d38:	4b38      	ldr	r3, [pc, #224]	; (10002e1c <DAVE_Init+0x108>)
10002d3a:	1c18      	adds	r0, r3, #0
10002d3c:	f7ff fa00 	bl	10002140 <TIMER_Init>
10002d40:	1c03      	adds	r3, r0, #0
10002d42:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002d44:	1dfb      	adds	r3, r7, #7
10002d46:	781b      	ldrb	r3, [r3, #0]
10002d48:	2b00      	cmp	r3, #0
10002d4a:	d106      	bne.n	10002d5a <DAVE_Init+0x46>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_0 */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INTERRUPT_0); 
10002d4c:	1dfc      	adds	r4, r7, #7
10002d4e:	4b34      	ldr	r3, [pc, #208]	; (10002e20 <DAVE_Init+0x10c>)
10002d50:	1c18      	adds	r0, r3, #0
10002d52:	f7ff fc03 	bl	1000255c <INTERRUPT_Init>
10002d56:	1c03      	adds	r3, r0, #0
10002d58:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002d5a:	1dfb      	adds	r3, r7, #7
10002d5c:	781b      	ldrb	r3, [r3, #0]
10002d5e:	2b00      	cmp	r3, #0
10002d60:	d106      	bne.n	10002d70 <DAVE_Init+0x5c>
  {
	 /**  Initialization of PIN_INTERRUPT APP instance ECHO_C */
	 init_status = (DAVE_STATUS_t)PIN_INTERRUPT_Init(&ECHO_C); 
10002d62:	1dfc      	adds	r4, r7, #7
10002d64:	4b2f      	ldr	r3, [pc, #188]	; (10002e24 <DAVE_Init+0x110>)
10002d66:	1c18      	adds	r0, r3, #0
10002d68:	f7ff fb1c 	bl	100023a4 <PIN_INTERRUPT_Init>
10002d6c:	1c03      	adds	r3, r0, #0
10002d6e:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002d70:	1dfb      	adds	r3, r7, #7
10002d72:	781b      	ldrb	r3, [r3, #0]
10002d74:	2b00      	cmp	r3, #0
10002d76:	d106      	bne.n	10002d86 <DAVE_Init+0x72>
  {
	 /**  Initialization of PIN_INTERRUPT APP instance ECHO_L */
	 init_status = (DAVE_STATUS_t)PIN_INTERRUPT_Init(&ECHO_L); 
10002d78:	1dfc      	adds	r4, r7, #7
10002d7a:	4b2b      	ldr	r3, [pc, #172]	; (10002e28 <DAVE_Init+0x114>)
10002d7c:	1c18      	adds	r0, r3, #0
10002d7e:	f7ff fb11 	bl	100023a4 <PIN_INTERRUPT_Init>
10002d82:	1c03      	adds	r3, r0, #0
10002d84:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002d86:	1dfb      	adds	r3, r7, #7
10002d88:	781b      	ldrb	r3, [r3, #0]
10002d8a:	2b00      	cmp	r3, #0
10002d8c:	d106      	bne.n	10002d9c <DAVE_Init+0x88>
  {
	 /**  Initialization of PIN_INTERRUPT APP instance ECHO_R */
	 init_status = (DAVE_STATUS_t)PIN_INTERRUPT_Init(&ECHO_R); 
10002d8e:	1dfc      	adds	r4, r7, #7
10002d90:	4b26      	ldr	r3, [pc, #152]	; (10002e2c <DAVE_Init+0x118>)
10002d92:	1c18      	adds	r0, r3, #0
10002d94:	f7ff fb06 	bl	100023a4 <PIN_INTERRUPT_Init>
10002d98:	1c03      	adds	r3, r0, #0
10002d9a:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002d9c:	1dfb      	adds	r3, r7, #7
10002d9e:	781b      	ldrb	r3, [r3, #0]
10002da0:	2b00      	cmp	r3, #0
10002da2:	d106      	bne.n	10002db2 <DAVE_Init+0x9e>
  {
	 /**  Initialization of PIN_INTERRUPT APP instance PIN_INTERRUPT_3 */
	 init_status = (DAVE_STATUS_t)PIN_INTERRUPT_Init(&PIN_INTERRUPT_3); 
10002da4:	1dfc      	adds	r4, r7, #7
10002da6:	4b22      	ldr	r3, [pc, #136]	; (10002e30 <DAVE_Init+0x11c>)
10002da8:	1c18      	adds	r0, r3, #0
10002daa:	f7ff fafb 	bl	100023a4 <PIN_INTERRUPT_Init>
10002dae:	1c03      	adds	r3, r0, #0
10002db0:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002db2:	1dfb      	adds	r3, r7, #7
10002db4:	781b      	ldrb	r3, [r3, #0]
10002db6:	2b00      	cmp	r3, #0
10002db8:	d106      	bne.n	10002dc8 <DAVE_Init+0xb4>
  {
	 /**  Initialization of BUS_IO APP instance BUS_IO_0 */
	 init_status = (DAVE_STATUS_t)BUS_IO_Init(&BUS_IO_0); 
10002dba:	1dfc      	adds	r4, r7, #7
10002dbc:	4b1d      	ldr	r3, [pc, #116]	; (10002e34 <DAVE_Init+0x120>)
10002dbe:	1c18      	adds	r0, r3, #0
10002dc0:	f7ff ff24 	bl	10002c0c <BUS_IO_Init>
10002dc4:	1c03      	adds	r3, r0, #0
10002dc6:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002dc8:	1dfb      	adds	r3, r7, #7
10002dca:	781b      	ldrb	r3, [r3, #0]
10002dcc:	2b00      	cmp	r3, #0
10002dce:	d106      	bne.n	10002dde <DAVE_Init+0xca>
  {
	 /**  Initialization of CAN_NODE APP instance CAN_NODE_0 */
	 init_status = (DAVE_STATUS_t)CAN_NODE_Init(&CAN_NODE_0); 
10002dd0:	1dfc      	adds	r4, r7, #7
10002dd2:	4b19      	ldr	r3, [pc, #100]	; (10002e38 <DAVE_Init+0x124>)
10002dd4:	1c18      	adds	r0, r3, #0
10002dd6:	f7ff fe59 	bl	10002a8c <CAN_NODE_Init>
10002dda:	1c03      	adds	r3, r0, #0
10002ddc:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002dde:	1dfb      	adds	r3, r7, #7
10002de0:	781b      	ldrb	r3, [r3, #0]
10002de2:	2b00      	cmp	r3, #0
10002de4:	d106      	bne.n	10002df4 <DAVE_Init+0xe0>
  {
	 /**  Initialization of TIMER APP instance TIMER_1s */
	 init_status = (DAVE_STATUS_t)TIMER_Init(&TIMER_1s); 
10002de6:	1dfc      	adds	r4, r7, #7
10002de8:	4b14      	ldr	r3, [pc, #80]	; (10002e3c <DAVE_Init+0x128>)
10002dea:	1c18      	adds	r0, r3, #0
10002dec:	f7ff f9a8 	bl	10002140 <TIMER_Init>
10002df0:	1c03      	adds	r3, r0, #0
10002df2:	7023      	strb	r3, [r4, #0]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
10002df4:	1dfb      	adds	r3, r7, #7
10002df6:	781b      	ldrb	r3, [r3, #0]
10002df8:	2b00      	cmp	r3, #0
10002dfa:	d106      	bne.n	10002e0a <DAVE_Init+0xf6>
  {
	 /**  Initialization of INTERRUPT APP instance INTERRUPT_1s */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&INTERRUPT_1s); 
10002dfc:	1dfc      	adds	r4, r7, #7
10002dfe:	4b10      	ldr	r3, [pc, #64]	; (10002e40 <DAVE_Init+0x12c>)
10002e00:	1c18      	adds	r0, r3, #0
10002e02:	f7ff fbab 	bl	1000255c <INTERRUPT_Init>
10002e06:	1c03      	adds	r3, r0, #0
10002e08:	7023      	strb	r3, [r4, #0]
   }  
  return init_status;
10002e0a:	1dfb      	adds	r3, r7, #7
10002e0c:	781b      	ldrb	r3, [r3, #0]
} /**  End of function DAVE_Init */
10002e0e:	1c18      	adds	r0, r3, #0
10002e10:	46bd      	mov	sp, r7
10002e12:	b003      	add	sp, #12
10002e14:	bd90      	pop	{r4, r7, pc}
10002e16:	46c0      	nop			; (mov r8, r8)
10002e18:	20000618 	.word	0x20000618
10002e1c:	20000550 	.word	0x20000550
10002e20:	1000504c 	.word	0x1000504c
10002e24:	10004fcc 	.word	0x10004fcc
10002e28:	10004fec 	.word	0x10004fec
10002e2c:	1000500c 	.word	0x1000500c
10002e30:	1000502c 	.word	0x1000502c
10002e34:	200005e8 	.word	0x200005e8
10002e38:	100050a8 	.word	0x100050a8
10002e3c:	20000580 	.word	0x20000580
10002e40:	10005054 	.word	0x10005054

10002e44 <XMC_GPIO_GetInput>:
 * Prior to this api, user has to configure port pin to input mode using XMC_GPIO_SetMode().
 *
 */

__STATIC_INLINE uint32_t XMC_GPIO_GetInput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
10002e44:	b580      	push	{r7, lr}
10002e46:	b082      	sub	sp, #8
10002e48:	af00      	add	r7, sp, #0
10002e4a:	6078      	str	r0, [r7, #4]
10002e4c:	1c0a      	adds	r2, r1, #0
10002e4e:	1cfb      	adds	r3, r7, #3
10002e50:	701a      	strb	r2, [r3, #0]
  XMC_ASSERT("XMC_GPIO_GetInput: Invalid port", XMC_GPIO_CHECK_PORT(port));

  return (((port->IN) >> pin) & 0x1U);
10002e52:	687b      	ldr	r3, [r7, #4]
10002e54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
10002e56:	1cfb      	adds	r3, r7, #3
10002e58:	781b      	ldrb	r3, [r3, #0]
10002e5a:	40da      	lsrs	r2, r3
10002e5c:	1c13      	adds	r3, r2, #0
10002e5e:	2201      	movs	r2, #1
10002e60:	4013      	ands	r3, r2
}
10002e62:	1c18      	adds	r0, r3, #0
10002e64:	46bd      	mov	sp, r7
10002e66:	b002      	add	sp, #8
10002e68:	bd80      	pop	{r7, pc}
10002e6a:	46c0      	nop			; (mov r8, r8)

10002e6c <PIN_INTERRUPT_GetPinValue>:
*   return (1);
* }
*  @endcode
*/
__STATIC_INLINE uint32_t PIN_INTERRUPT_GetPinValue(const PIN_INTERRUPT_t *const handle)
{
10002e6c:	b580      	push	{r7, lr}
10002e6e:	b082      	sub	sp, #8
10002e70:	af00      	add	r7, sp, #0
10002e72:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("PIN_INTERRUPT_GetPinValue: Handler null pointer", handle != NULL);
  return (XMC_GPIO_GetInput(handle->port, handle->pin));
10002e74:	687b      	ldr	r3, [r7, #4]
10002e76:	685a      	ldr	r2, [r3, #4]
10002e78:	687b      	ldr	r3, [r7, #4]
10002e7a:	7f9b      	ldrb	r3, [r3, #30]
10002e7c:	1c10      	adds	r0, r2, #0
10002e7e:	1c19      	adds	r1, r3, #0
10002e80:	f7ff ffe0 	bl	10002e44 <XMC_GPIO_GetInput>
10002e84:	1c03      	adds	r3, r0, #0
}
10002e86:	1c18      	adds	r0, r3, #0
10002e88:	46bd      	mov	sp, r7
10002e8a:	b002      	add	sp, #8
10002e8c:	bd80      	pop	{r7, pc}
10002e8e:	46c0      	nop			; (mov r8, r8)

10002e90 <main>:
float Exp_moving_average(float new_value, float value, float ALPHA);
bool within_MAX_MIN_check_int(int x, int MAX, int MIN);
uint16_t saturation_to_MIN_MAX(uint16_t value, uint16_t MAX, uint16_t MIN);

int main(void)
{
10002e90:	b590      	push	{r4, r7, lr}
10002e92:	b083      	sub	sp, #12
10002e94:	af00      	add	r7, sp, #0
  DAVE_STATUS_t status;

  status = DAVE_Init();           /* Initialization of DAVE APPs  */
10002e96:	1dfc      	adds	r4, r7, #7
10002e98:	f7ff ff3c 	bl	10002d14 <DAVE_Init>
10002e9c:	1c03      	adds	r3, r0, #0
10002e9e:	7023      	strb	r3, [r4, #0]

  if (status != DAVE_STATUS_SUCCESS)
10002ea0:	1dfb      	adds	r3, r7, #7
10002ea2:	781b      	ldrb	r3, [r3, #0]
10002ea4:	2b00      	cmp	r3, #0
10002ea6:	d000      	beq.n	10002eaa <main+0x1a>
    XMC_DEBUG("DAVE APPs initialization failed\n");

    while(1U)
    {

    }
10002ea8:	e7fe      	b.n	10002ea8 <main+0x18>
  }
  //Initialization of CAN
  	//CAN_NODE_STATUS_t init_status;
  	init_status = CAN_NODE_Init(&CAN_NODE_0);
10002eaa:	4b08      	ldr	r3, [pc, #32]	; (10002ecc <main+0x3c>)
10002eac:	1c18      	adds	r0, r3, #0
10002eae:	f7ff fded 	bl	10002a8c <CAN_NODE_Init>
10002eb2:	1c03      	adds	r3, r0, #0
10002eb4:	1c1a      	adds	r2, r3, #0
10002eb6:	4b06      	ldr	r3, [pc, #24]	; (10002ed0 <main+0x40>)
10002eb8:	701a      	strb	r2, [r3, #0]

  	if (init_status != CAN_NODE_STATUS_SUCCESS) {
10002eba:	4b05      	ldr	r3, [pc, #20]	; (10002ed0 <main+0x40>)
10002ebc:	781b      	ldrb	r3, [r3, #0]
10002ebe:	2b00      	cmp	r3, #0
10002ec0:	d102      	bne.n	10002ec8 <main+0x38>
  		XMC_DEBUG("CAN initialization failed\n");
  	}
  	else{
  		CAN_OK = 1;
10002ec2:	4b04      	ldr	r3, [pc, #16]	; (10002ed4 <main+0x44>)
10002ec4:	2201      	movs	r2, #1
10002ec6:	701a      	strb	r2, [r3, #0]
  /* Placeholder for user application code. The while loop below can be replaced with user application code. */
  while(1U)
  {


  }
10002ec8:	e7fe      	b.n	10002ec8 <main+0x38>
10002eca:	46c0      	nop			; (mov r8, r8)
10002ecc:	100050a8 	.word	0x100050a8
10002ed0:	20000660 	.word	0x20000660
10002ed4:	2000061c 	.word	0x2000061c

10002ed8 <IRQ7_Handler>:
}


void ISR_10us_TIMER(){
10002ed8:	b580      	push	{r7, lr}
10002eda:	af00      	add	r7, sp, #0
	if(reset_done == 1){ // make sure its finished
10002edc:	4b41      	ldr	r3, [pc, #260]	; (10002fe4 <IRQ7_Handler+0x10c>)
10002ede:	781b      	ldrb	r3, [r3, #0]
10002ee0:	b2db      	uxtb	r3, r3
10002ee2:	2b01      	cmp	r3, #1
10002ee4:	d000      	beq.n	10002ee8 <IRQ7_Handler+0x10>
10002ee6:	e07b      	b.n	10002fe0 <IRQ7_Handler+0x108>
		t_10us_count ++;
10002ee8:	4b3f      	ldr	r3, [pc, #252]	; (10002fe8 <IRQ7_Handler+0x110>)
10002eea:	681b      	ldr	r3, [r3, #0]
10002eec:	1c5a      	adds	r2, r3, #1
10002eee:	4b3e      	ldr	r3, [pc, #248]	; (10002fe8 <IRQ7_Handler+0x110>)
10002ef0:	601a      	str	r2, [r3, #0]
		if (echo_count_control == 1) echo_t_10us ++;
10002ef2:	4b3e      	ldr	r3, [pc, #248]	; (10002fec <IRQ7_Handler+0x114>)
10002ef4:	781b      	ldrb	r3, [r3, #0]
10002ef6:	b2db      	uxtb	r3, r3
10002ef8:	2b01      	cmp	r3, #1
10002efa:	d104      	bne.n	10002f06 <IRQ7_Handler+0x2e>
10002efc:	4b3c      	ldr	r3, [pc, #240]	; (10002ff0 <IRQ7_Handler+0x118>)
10002efe:	681b      	ldr	r3, [r3, #0]
10002f00:	1c5a      	adds	r2, r3, #1
10002f02:	4b3b      	ldr	r3, [pc, #236]	; (10002ff0 <IRQ7_Handler+0x118>)
10002f04:	601a      	str	r2, [r3, #0]

		if(t_10us_count == 1)BUS_IO_Write(&BUS_IO_0,Now_Sensor);  // set trigger high
10002f06:	4b38      	ldr	r3, [pc, #224]	; (10002fe8 <IRQ7_Handler+0x110>)
10002f08:	681b      	ldr	r3, [r3, #0]
10002f0a:	2b01      	cmp	r3, #1
10002f0c:	d109      	bne.n	10002f22 <IRQ7_Handler+0x4a>
10002f0e:	4b39      	ldr	r3, [pc, #228]	; (10002ff4 <IRQ7_Handler+0x11c>)
10002f10:	781b      	ldrb	r3, [r3, #0]
10002f12:	b2db      	uxtb	r3, r3
10002f14:	b29b      	uxth	r3, r3
10002f16:	4a38      	ldr	r2, [pc, #224]	; (10002ff8 <IRQ7_Handler+0x120>)
10002f18:	1c10      	adds	r0, r2, #0
10002f1a:	1c19      	adds	r1, r3, #0
10002f1c:	f7ff feb4 	bl	10002c88 <BUS_IO_Write>
10002f20:	e05e      	b.n	10002fe0 <IRQ7_Handler+0x108>
		else if (t_10us_count == 11) BUS_IO_Write(&BUS_IO_0,0b000); // set tigger low
10002f22:	4b31      	ldr	r3, [pc, #196]	; (10002fe8 <IRQ7_Handler+0x110>)
10002f24:	681b      	ldr	r3, [r3, #0]
10002f26:	2b0b      	cmp	r3, #11
10002f28:	d105      	bne.n	10002f36 <IRQ7_Handler+0x5e>
10002f2a:	4b33      	ldr	r3, [pc, #204]	; (10002ff8 <IRQ7_Handler+0x120>)
10002f2c:	1c18      	adds	r0, r3, #0
10002f2e:	2100      	movs	r1, #0
10002f30:	f7ff feaa 	bl	10002c88 <BUS_IO_Write>
10002f34:	e054      	b.n	10002fe0 <IRQ7_Handler+0x108>

		else if (t_10us_count == 20) {
10002f36:	4b2c      	ldr	r3, [pc, #176]	; (10002fe8 <IRQ7_Handler+0x110>)
10002f38:	681b      	ldr	r3, [r3, #0]
10002f3a:	2b14      	cmp	r3, #20
10002f3c:	d148      	bne.n	10002fd0 <IRQ7_Handler+0xf8>
				switch(Now_Sensor){
10002f3e:	4b2d      	ldr	r3, [pc, #180]	; (10002ff4 <IRQ7_Handler+0x11c>)
10002f40:	781b      	ldrb	r3, [r3, #0]
10002f42:	b2db      	uxtb	r3, r3
10002f44:	2b02      	cmp	r3, #2
10002f46:	d00c      	beq.n	10002f62 <IRQ7_Handler+0x8a>
10002f48:	2b04      	cmp	r3, #4
10002f4a:	d013      	beq.n	10002f74 <IRQ7_Handler+0x9c>
10002f4c:	2b01      	cmp	r3, #1
10002f4e:	d11a      	bne.n	10002f86 <IRQ7_Handler+0xae>
					case CENTER:
						echo_state = PIN_INTERRUPT_GetPinValue(&ECHO_C);
10002f50:	4b2a      	ldr	r3, [pc, #168]	; (10002ffc <IRQ7_Handler+0x124>)
10002f52:	1c18      	adds	r0, r3, #0
10002f54:	f7ff ff8a 	bl	10002e6c <PIN_INTERRUPT_GetPinValue>
10002f58:	1c03      	adds	r3, r0, #0
10002f5a:	b2da      	uxtb	r2, r3
10002f5c:	4b28      	ldr	r3, [pc, #160]	; (10003000 <IRQ7_Handler+0x128>)
10002f5e:	701a      	strb	r2, [r3, #0]
						break;
10002f60:	e011      	b.n	10002f86 <IRQ7_Handler+0xae>
					case LEFT:
						echo_state = PIN_INTERRUPT_GetPinValue(&ECHO_L);
10002f62:	4b28      	ldr	r3, [pc, #160]	; (10003004 <IRQ7_Handler+0x12c>)
10002f64:	1c18      	adds	r0, r3, #0
10002f66:	f7ff ff81 	bl	10002e6c <PIN_INTERRUPT_GetPinValue>
10002f6a:	1c03      	adds	r3, r0, #0
10002f6c:	b2da      	uxtb	r2, r3
10002f6e:	4b24      	ldr	r3, [pc, #144]	; (10003000 <IRQ7_Handler+0x128>)
10002f70:	701a      	strb	r2, [r3, #0]
						break;
10002f72:	e008      	b.n	10002f86 <IRQ7_Handler+0xae>
					case RIGHT:
						echo_state = PIN_INTERRUPT_GetPinValue(&ECHO_R);
10002f74:	4b24      	ldr	r3, [pc, #144]	; (10003008 <IRQ7_Handler+0x130>)
10002f76:	1c18      	adds	r0, r3, #0
10002f78:	f7ff ff78 	bl	10002e6c <PIN_INTERRUPT_GetPinValue>
10002f7c:	1c03      	adds	r3, r0, #0
10002f7e:	b2da      	uxtb	r2, r3
10002f80:	4b1f      	ldr	r3, [pc, #124]	; (10003000 <IRQ7_Handler+0x128>)
10002f82:	701a      	strb	r2, [r3, #0]
						break;
10002f84:	46c0      	nop			; (mov r8, r8)
				}
				if(echo_state != 0) {
10002f86:	4b1e      	ldr	r3, [pc, #120]	; (10003000 <IRQ7_Handler+0x128>)
10002f88:	781b      	ldrb	r3, [r3, #0]
10002f8a:	b2db      	uxtb	r3, r3
10002f8c:	2b00      	cmp	r3, #0
10002f8e:	d01b      	beq.n	10002fc8 <IRQ7_Handler+0xf0>
					echo_not_low_count ++ ;
10002f90:	4b1e      	ldr	r3, [pc, #120]	; (1000300c <IRQ7_Handler+0x134>)
10002f92:	681b      	ldr	r3, [r3, #0]
10002f94:	1c5a      	adds	r2, r3, #1
10002f96:	4b1d      	ldr	r3, [pc, #116]	; (1000300c <IRQ7_Handler+0x134>)
10002f98:	601a      	str	r2, [r3, #0]
					reset_at = t_10us_count + RESET_IN_10us_AFTER_ECHO_LOW_FAIL; // reset(); // check if echo low
10002f9a:	4b1d      	ldr	r3, [pc, #116]	; (10003010 <IRQ7_Handler+0x138>)
10002f9c:	881b      	ldrh	r3, [r3, #0]
10002f9e:	1c1a      	adds	r2, r3, #0
10002fa0:	4b11      	ldr	r3, [pc, #68]	; (10002fe8 <IRQ7_Handler+0x110>)
10002fa2:	681b      	ldr	r3, [r3, #0]
10002fa4:	18d2      	adds	r2, r2, r3
10002fa6:	4b1b      	ldr	r3, [pc, #108]	; (10003014 <IRQ7_Handler+0x13c>)
10002fa8:	601a      	str	r2, [r3, #0]
					reset_at = saturation_to_MIN_MAX(reset_at,MAX_RESET,MIN_RESET);
10002faa:	4b1a      	ldr	r3, [pc, #104]	; (10003014 <IRQ7_Handler+0x13c>)
10002fac:	681b      	ldr	r3, [r3, #0]
10002fae:	b29a      	uxth	r2, r3
10002fb0:	4b19      	ldr	r3, [pc, #100]	; (10003018 <IRQ7_Handler+0x140>)
10002fb2:	881b      	ldrh	r3, [r3, #0]
10002fb4:	4919      	ldr	r1, [pc, #100]	; (1000301c <IRQ7_Handler+0x144>)
10002fb6:	1c10      	adds	r0, r2, #0
10002fb8:	1c1a      	adds	r2, r3, #0
10002fba:	f000 fa6f 	bl	1000349c <saturation_to_MIN_MAX>
10002fbe:	1c03      	adds	r3, r0, #0
10002fc0:	1c1a      	adds	r2, r3, #0
10002fc2:	4b14      	ldr	r3, [pc, #80]	; (10003014 <IRQ7_Handler+0x13c>)
10002fc4:	601a      	str	r2, [r3, #0]
10002fc6:	e00b      	b.n	10002fe0 <IRQ7_Handler+0x108>
				}
				else wait_echo = 1;
10002fc8:	4b15      	ldr	r3, [pc, #84]	; (10003020 <IRQ7_Handler+0x148>)
10002fca:	2201      	movs	r2, #1
10002fcc:	701a      	strb	r2, [r3, #0]
10002fce:	e007      	b.n	10002fe0 <IRQ7_Handler+0x108>
			}

		else if (t_10us_count > reset_at) reset();//no ech in expüecte time error start again // 25000us 40Hz
10002fd0:	4b05      	ldr	r3, [pc, #20]	; (10002fe8 <IRQ7_Handler+0x110>)
10002fd2:	681a      	ldr	r2, [r3, #0]
10002fd4:	4b0f      	ldr	r3, [pc, #60]	; (10003014 <IRQ7_Handler+0x13c>)
10002fd6:	681b      	ldr	r3, [r3, #0]
10002fd8:	429a      	cmp	r2, r3
10002fda:	d901      	bls.n	10002fe0 <IRQ7_Handler+0x108>
10002fdc:	f000 f822 	bl	10003024 <reset>
	}
}
10002fe0:	46bd      	mov	sp, r7
10002fe2:	bd80      	pop	{r7, pc}
10002fe4:	200005fe 	.word	0x200005fe
10002fe8:	20000620 	.word	0x20000620
10002fec:	2000061f 	.word	0x2000061f
10002ff0:	20000624 	.word	0x20000624
10002ff4:	20000604 	.word	0x20000604
10002ff8:	200005e8 	.word	0x200005e8
10002ffc:	10004fcc 	.word	0x10004fcc
10003000:	2000061d 	.word	0x2000061d
10003004:	10004fec 	.word	0x10004fec
10003008:	1000500c 	.word	0x1000500c
1000300c:	20000650 	.word	0x20000650
10003010:	200005fa 	.word	0x200005fa
10003014:	20000600 	.word	0x20000600
10003018:	200005fc 	.word	0x200005fc
1000301c:	000009c4 	.word	0x000009c4
10003020:	2000061e 	.word	0x2000061e

10003024 <reset>:

void reset(){
10003024:	b580      	push	{r7, lr}
10003026:	af00      	add	r7, sp, #0
	reset_done = 0;
10003028:	4b17      	ldr	r3, [pc, #92]	; (10003088 <reset+0x64>)
1000302a:	2200      	movs	r2, #0
1000302c:	701a      	strb	r2, [r3, #0]

	// set values values back
	t_10us_count = 0;
1000302e:	4b17      	ldr	r3, [pc, #92]	; (1000308c <reset+0x68>)
10003030:	2200      	movs	r2, #0
10003032:	601a      	str	r2, [r3, #0]
	wait_echo = 0;
10003034:	4b16      	ldr	r3, [pc, #88]	; (10003090 <reset+0x6c>)
10003036:	2200      	movs	r2, #0
10003038:	701a      	strb	r2, [r3, #0]
	echo_count_control = 0;
1000303a:	4b16      	ldr	r3, [pc, #88]	; (10003094 <reset+0x70>)
1000303c:	2200      	movs	r2, #0
1000303e:	701a      	strb	r2, [r3, #0]
	echo_t_10us = 0;
10003040:	4b15      	ldr	r3, [pc, #84]	; (10003098 <reset+0x74>)
10003042:	2200      	movs	r2, #0
10003044:	601a      	str	r2, [r3, #0]
	reset_at = MAX_RESET;
10003046:	4b15      	ldr	r3, [pc, #84]	; (1000309c <reset+0x78>)
10003048:	4a15      	ldr	r2, [pc, #84]	; (100030a0 <reset+0x7c>)
1000304a:	601a      	str	r2, [r3, #0]

	//switch to next sensor
	Now_Sensor = Now_Sensor << 1;
1000304c:	4b15      	ldr	r3, [pc, #84]	; (100030a4 <reset+0x80>)
1000304e:	781b      	ldrb	r3, [r3, #0]
10003050:	b2db      	uxtb	r3, r3
10003052:	18db      	adds	r3, r3, r3
10003054:	b2da      	uxtb	r2, r3
10003056:	4b13      	ldr	r3, [pc, #76]	; (100030a4 <reset+0x80>)
10003058:	701a      	strb	r2, [r3, #0]
	if(Now_Sensor > NUM_SENSORS){
1000305a:	4b12      	ldr	r3, [pc, #72]	; (100030a4 <reset+0x80>)
1000305c:	781b      	ldrb	r3, [r3, #0]
1000305e:	b2db      	uxtb	r3, r3
10003060:	2b04      	cmp	r3, #4
10003062:	d906      	bls.n	10003072 <reset+0x4e>
		Now_Sensor = CENTER;
10003064:	4b0f      	ldr	r3, [pc, #60]	; (100030a4 <reset+0x80>)
10003066:	2201      	movs	r2, #1
10003068:	701a      	strb	r2, [r3, #0]
		avg_distances();
1000306a:	f000 fa79 	bl	10003560 <avg_distances>
		CAN_send_values(); //send results
1000306e:	f000 fa3d 	bl	100034ec <CAN_send_values>
	}
	// sampelr rater counter
	restet_count++;
10003072:	4b0d      	ldr	r3, [pc, #52]	; (100030a8 <reset+0x84>)
10003074:	681b      	ldr	r3, [r3, #0]
10003076:	1c5a      	adds	r2, r3, #1
10003078:	4b0b      	ldr	r3, [pc, #44]	; (100030a8 <reset+0x84>)
1000307a:	601a      	str	r2, [r3, #0]

	reset_done = 1;
1000307c:	4b02      	ldr	r3, [pc, #8]	; (10003088 <reset+0x64>)
1000307e:	2201      	movs	r2, #1
10003080:	701a      	strb	r2, [r3, #0]
}
10003082:	46bd      	mov	sp, r7
10003084:	bd80      	pop	{r7, pc}
10003086:	46c0      	nop			; (mov r8, r8)
10003088:	200005fe 	.word	0x200005fe
1000308c:	20000620 	.word	0x20000620
10003090:	2000061e 	.word	0x2000061e
10003094:	2000061f 	.word	0x2000061f
10003098:	20000624 	.word	0x20000624
1000309c:	20000600 	.word	0x20000600
100030a0:	000009c4 	.word	0x000009c4
100030a4:	20000604 	.word	0x20000604
100030a8:	20000640 	.word	0x20000640

100030ac <IRQ5_Handler>:

void ISR_ECHO_C(void){
100030ac:	b598      	push	{r3, r4, r7, lr}
100030ae:	af00      	add	r7, sp, #0
	echo_state = PIN_INTERRUPT_GetPinValue(&ECHO_C);
100030b0:	4b34      	ldr	r3, [pc, #208]	; (10003184 <IRQ5_Handler+0xd8>)
100030b2:	1c18      	adds	r0, r3, #0
100030b4:	f7ff feda 	bl	10002e6c <PIN_INTERRUPT_GetPinValue>
100030b8:	1c03      	adds	r3, r0, #0
100030ba:	b2da      	uxtb	r2, r3
100030bc:	4b32      	ldr	r3, [pc, #200]	; (10003188 <IRQ5_Handler+0xdc>)
100030be:	701a      	strb	r2, [r3, #0]
	if(wait_echo == 1 && echo_state == 1) echo_count_control = 1;
100030c0:	4b32      	ldr	r3, [pc, #200]	; (1000318c <IRQ5_Handler+0xe0>)
100030c2:	781b      	ldrb	r3, [r3, #0]
100030c4:	b2db      	uxtb	r3, r3
100030c6:	2b01      	cmp	r3, #1
100030c8:	d108      	bne.n	100030dc <IRQ5_Handler+0x30>
100030ca:	4b2f      	ldr	r3, [pc, #188]	; (10003188 <IRQ5_Handler+0xdc>)
100030cc:	781b      	ldrb	r3, [r3, #0]
100030ce:	b2db      	uxtb	r3, r3
100030d0:	2b01      	cmp	r3, #1
100030d2:	d103      	bne.n	100030dc <IRQ5_Handler+0x30>
100030d4:	4b2e      	ldr	r3, [pc, #184]	; (10003190 <IRQ5_Handler+0xe4>)
100030d6:	2201      	movs	r2, #1
100030d8:	701a      	strb	r2, [r3, #0]
100030da:	e051      	b.n	10003180 <IRQ5_Handler+0xd4>
	else if(echo_state == 0 && echo_count_control == 1){
100030dc:	4b2a      	ldr	r3, [pc, #168]	; (10003188 <IRQ5_Handler+0xdc>)
100030de:	781b      	ldrb	r3, [r3, #0]
100030e0:	b2db      	uxtb	r3, r3
100030e2:	2b00      	cmp	r3, #0
100030e4:	d14c      	bne.n	10003180 <IRQ5_Handler+0xd4>
100030e6:	4b2a      	ldr	r3, [pc, #168]	; (10003190 <IRQ5_Handler+0xe4>)
100030e8:	781b      	ldrb	r3, [r3, #0]
100030ea:	b2db      	uxtb	r3, r3
100030ec:	2b01      	cmp	r3, #1
100030ee:	d147      	bne.n	10003180 <IRQ5_Handler+0xd4>
		echo_time = echo_t_10us;
100030f0:	4b28      	ldr	r3, [pc, #160]	; (10003194 <IRQ5_Handler+0xe8>)
100030f2:	681a      	ldr	r2, [r3, #0]
100030f4:	4b28      	ldr	r3, [pc, #160]	; (10003198 <IRQ5_Handler+0xec>)
100030f6:	601a      	str	r2, [r3, #0]
		if(within_MAX_MIN_check_int(echo_time, ECHO_TIME_MAX, ECHO_TIME_MIN)){
100030f8:	4b27      	ldr	r3, [pc, #156]	; (10003198 <IRQ5_Handler+0xec>)
100030fa:	681b      	ldr	r3, [r3, #0]
100030fc:	1c1a      	adds	r2, r3, #0
100030fe:	2396      	movs	r3, #150	; 0x96
10003100:	011b      	lsls	r3, r3, #4
10003102:	1c10      	adds	r0, r2, #0
10003104:	1c19      	adds	r1, r3, #0
10003106:	220a      	movs	r2, #10
10003108:	f000 f9b2 	bl	10003470 <within_MAX_MIN_check_int>
1000310c:	1e03      	subs	r3, r0, #0
1000310e:	d01c      	beq.n	1000314a <IRQ5_Handler+0x9e>
			distance_C = echo_time * ECHO_TIME_10us_TO_DISTANCE_cm;
10003110:	4b21      	ldr	r3, [pc, #132]	; (10003198 <IRQ5_Handler+0xec>)
10003112:	681b      	ldr	r3, [r3, #0]
10003114:	1c18      	adds	r0, r3, #0
10003116:	f001 fd73 	bl	10004c00 <__aeabi_ui2d>
1000311a:	1c03      	adds	r3, r0, #0
1000311c:	1c0c      	adds	r4, r1, #0
1000311e:	1c18      	adds	r0, r3, #0
10003120:	1c21      	adds	r1, r4, #0
10003122:	4a1e      	ldr	r2, [pc, #120]	; (1000319c <IRQ5_Handler+0xf0>)
10003124:	4b1e      	ldr	r3, [pc, #120]	; (100031a0 <IRQ5_Handler+0xf4>)
10003126:	f000 ff21 	bl	10003f6c <__aeabi_dmul>
1000312a:	1c03      	adds	r3, r0, #0
1000312c:	1c0c      	adds	r4, r1, #0
1000312e:	1c18      	adds	r0, r3, #0
10003130:	1c21      	adds	r1, r4, #0
10003132:	f000 fa89 	bl	10003648 <__aeabi_d2uiz>
10003136:	1c03      	adds	r3, r0, #0
10003138:	b29a      	uxth	r2, r3
1000313a:	4b1a      	ldr	r3, [pc, #104]	; (100031a4 <IRQ5_Handler+0xf8>)
1000313c:	801a      	strh	r2, [r3, #0]
			sample_count++; // sampelr rater counter
1000313e:	4b1a      	ldr	r3, [pc, #104]	; (100031a8 <IRQ5_Handler+0xfc>)
10003140:	681b      	ldr	r3, [r3, #0]
10003142:	1c5a      	adds	r2, r3, #1
10003144:	4b18      	ldr	r3, [pc, #96]	; (100031a8 <IRQ5_Handler+0xfc>)
10003146:	601a      	str	r2, [r3, #0]
10003148:	e004      	b.n	10003154 <IRQ5_Handler+0xa8>
		}
		else limit_fail_count ++;
1000314a:	4b18      	ldr	r3, [pc, #96]	; (100031ac <IRQ5_Handler+0x100>)
1000314c:	681b      	ldr	r3, [r3, #0]
1000314e:	1c5a      	adds	r2, r3, #1
10003150:	4b16      	ldr	r3, [pc, #88]	; (100031ac <IRQ5_Handler+0x100>)
10003152:	601a      	str	r2, [r3, #0]
		 reset_at = t_10us_count + RESET_IN_10us_AFTER_SUCSSES;
10003154:	4b16      	ldr	r3, [pc, #88]	; (100031b0 <IRQ5_Handler+0x104>)
10003156:	881b      	ldrh	r3, [r3, #0]
10003158:	1c1a      	adds	r2, r3, #0
1000315a:	4b16      	ldr	r3, [pc, #88]	; (100031b4 <IRQ5_Handler+0x108>)
1000315c:	681b      	ldr	r3, [r3, #0]
1000315e:	18d2      	adds	r2, r2, r3
10003160:	4b15      	ldr	r3, [pc, #84]	; (100031b8 <IRQ5_Handler+0x10c>)
10003162:	601a      	str	r2, [r3, #0]
		 reset_at = saturation_to_MIN_MAX(reset_at,MAX_RESET,MIN_RESET);
10003164:	4b14      	ldr	r3, [pc, #80]	; (100031b8 <IRQ5_Handler+0x10c>)
10003166:	681b      	ldr	r3, [r3, #0]
10003168:	b29a      	uxth	r2, r3
1000316a:	4b14      	ldr	r3, [pc, #80]	; (100031bc <IRQ5_Handler+0x110>)
1000316c:	881b      	ldrh	r3, [r3, #0]
1000316e:	4914      	ldr	r1, [pc, #80]	; (100031c0 <IRQ5_Handler+0x114>)
10003170:	1c10      	adds	r0, r2, #0
10003172:	1c1a      	adds	r2, r3, #0
10003174:	f000 f992 	bl	1000349c <saturation_to_MIN_MAX>
10003178:	1c03      	adds	r3, r0, #0
1000317a:	1c1a      	adds	r2, r3, #0
1000317c:	4b0e      	ldr	r3, [pc, #56]	; (100031b8 <IRQ5_Handler+0x10c>)
1000317e:	601a      	str	r2, [r3, #0]
	}
}
10003180:	46bd      	mov	sp, r7
10003182:	bd98      	pop	{r3, r4, r7, pc}
10003184:	10004fcc 	.word	0x10004fcc
10003188:	2000061d 	.word	0x2000061d
1000318c:	2000061e 	.word	0x2000061e
10003190:	2000061f 	.word	0x2000061f
10003194:	20000624 	.word	0x20000624
10003198:	20000628 	.word	0x20000628
1000319c:	5c28f5c3 	.word	0x5c28f5c3
100031a0:	3fc5c28f 	.word	0x3fc5c28f
100031a4:	2000062c 	.word	0x2000062c
100031a8:	20000644 	.word	0x20000644
100031ac:	2000065c 	.word	0x2000065c
100031b0:	200005f8 	.word	0x200005f8
100031b4:	20000620 	.word	0x20000620
100031b8:	20000600 	.word	0x20000600
100031bc:	200005fc 	.word	0x200005fc
100031c0:	000009c4 	.word	0x000009c4

100031c4 <IRQ3_Handler>:

void ISR_ECHO_L(void){
100031c4:	b598      	push	{r3, r4, r7, lr}
100031c6:	af00      	add	r7, sp, #0
	echo_state = PIN_INTERRUPT_GetPinValue(&ECHO_L);
100031c8:	4b34      	ldr	r3, [pc, #208]	; (1000329c <IRQ3_Handler+0xd8>)
100031ca:	1c18      	adds	r0, r3, #0
100031cc:	f7ff fe4e 	bl	10002e6c <PIN_INTERRUPT_GetPinValue>
100031d0:	1c03      	adds	r3, r0, #0
100031d2:	b2da      	uxtb	r2, r3
100031d4:	4b32      	ldr	r3, [pc, #200]	; (100032a0 <IRQ3_Handler+0xdc>)
100031d6:	701a      	strb	r2, [r3, #0]
	if(wait_echo == 1 && echo_state == 1) echo_count_control = 1;
100031d8:	4b32      	ldr	r3, [pc, #200]	; (100032a4 <IRQ3_Handler+0xe0>)
100031da:	781b      	ldrb	r3, [r3, #0]
100031dc:	b2db      	uxtb	r3, r3
100031de:	2b01      	cmp	r3, #1
100031e0:	d108      	bne.n	100031f4 <IRQ3_Handler+0x30>
100031e2:	4b2f      	ldr	r3, [pc, #188]	; (100032a0 <IRQ3_Handler+0xdc>)
100031e4:	781b      	ldrb	r3, [r3, #0]
100031e6:	b2db      	uxtb	r3, r3
100031e8:	2b01      	cmp	r3, #1
100031ea:	d103      	bne.n	100031f4 <IRQ3_Handler+0x30>
100031ec:	4b2e      	ldr	r3, [pc, #184]	; (100032a8 <IRQ3_Handler+0xe4>)
100031ee:	2201      	movs	r2, #1
100031f0:	701a      	strb	r2, [r3, #0]
100031f2:	e051      	b.n	10003298 <IRQ3_Handler+0xd4>
	else if(echo_state == 0 && echo_count_control == 1){
100031f4:	4b2a      	ldr	r3, [pc, #168]	; (100032a0 <IRQ3_Handler+0xdc>)
100031f6:	781b      	ldrb	r3, [r3, #0]
100031f8:	b2db      	uxtb	r3, r3
100031fa:	2b00      	cmp	r3, #0
100031fc:	d14c      	bne.n	10003298 <IRQ3_Handler+0xd4>
100031fe:	4b2a      	ldr	r3, [pc, #168]	; (100032a8 <IRQ3_Handler+0xe4>)
10003200:	781b      	ldrb	r3, [r3, #0]
10003202:	b2db      	uxtb	r3, r3
10003204:	2b01      	cmp	r3, #1
10003206:	d147      	bne.n	10003298 <IRQ3_Handler+0xd4>
		echo_time = echo_t_10us;
10003208:	4b28      	ldr	r3, [pc, #160]	; (100032ac <IRQ3_Handler+0xe8>)
1000320a:	681a      	ldr	r2, [r3, #0]
1000320c:	4b28      	ldr	r3, [pc, #160]	; (100032b0 <IRQ3_Handler+0xec>)
1000320e:	601a      	str	r2, [r3, #0]
		if(within_MAX_MIN_check_int(echo_time, ECHO_TIME_MAX, ECHO_TIME_MIN)){
10003210:	4b27      	ldr	r3, [pc, #156]	; (100032b0 <IRQ3_Handler+0xec>)
10003212:	681b      	ldr	r3, [r3, #0]
10003214:	1c1a      	adds	r2, r3, #0
10003216:	2396      	movs	r3, #150	; 0x96
10003218:	011b      	lsls	r3, r3, #4
1000321a:	1c10      	adds	r0, r2, #0
1000321c:	1c19      	adds	r1, r3, #0
1000321e:	220a      	movs	r2, #10
10003220:	f000 f926 	bl	10003470 <within_MAX_MIN_check_int>
10003224:	1e03      	subs	r3, r0, #0
10003226:	d01c      	beq.n	10003262 <IRQ3_Handler+0x9e>
			distance_L = echo_time * ECHO_TIME_10us_TO_DISTANCE_cm;
10003228:	4b21      	ldr	r3, [pc, #132]	; (100032b0 <IRQ3_Handler+0xec>)
1000322a:	681b      	ldr	r3, [r3, #0]
1000322c:	1c18      	adds	r0, r3, #0
1000322e:	f001 fce7 	bl	10004c00 <__aeabi_ui2d>
10003232:	1c03      	adds	r3, r0, #0
10003234:	1c0c      	adds	r4, r1, #0
10003236:	1c18      	adds	r0, r3, #0
10003238:	1c21      	adds	r1, r4, #0
1000323a:	4a1e      	ldr	r2, [pc, #120]	; (100032b4 <IRQ3_Handler+0xf0>)
1000323c:	4b1e      	ldr	r3, [pc, #120]	; (100032b8 <IRQ3_Handler+0xf4>)
1000323e:	f000 fe95 	bl	10003f6c <__aeabi_dmul>
10003242:	1c03      	adds	r3, r0, #0
10003244:	1c0c      	adds	r4, r1, #0
10003246:	1c18      	adds	r0, r3, #0
10003248:	1c21      	adds	r1, r4, #0
1000324a:	f000 f9fd 	bl	10003648 <__aeabi_d2uiz>
1000324e:	1c03      	adds	r3, r0, #0
10003250:	b29a      	uxth	r2, r3
10003252:	4b1a      	ldr	r3, [pc, #104]	; (100032bc <IRQ3_Handler+0xf8>)
10003254:	801a      	strh	r2, [r3, #0]
			sample_count++; // sampelr rater counter
10003256:	4b1a      	ldr	r3, [pc, #104]	; (100032c0 <IRQ3_Handler+0xfc>)
10003258:	681b      	ldr	r3, [r3, #0]
1000325a:	1c5a      	adds	r2, r3, #1
1000325c:	4b18      	ldr	r3, [pc, #96]	; (100032c0 <IRQ3_Handler+0xfc>)
1000325e:	601a      	str	r2, [r3, #0]
10003260:	e004      	b.n	1000326c <IRQ3_Handler+0xa8>
		}
		else limit_fail_count ++;
10003262:	4b18      	ldr	r3, [pc, #96]	; (100032c4 <IRQ3_Handler+0x100>)
10003264:	681b      	ldr	r3, [r3, #0]
10003266:	1c5a      	adds	r2, r3, #1
10003268:	4b16      	ldr	r3, [pc, #88]	; (100032c4 <IRQ3_Handler+0x100>)
1000326a:	601a      	str	r2, [r3, #0]
		 reset_at = t_10us_count + RESET_IN_10us_AFTER_SUCSSES;
1000326c:	4b16      	ldr	r3, [pc, #88]	; (100032c8 <IRQ3_Handler+0x104>)
1000326e:	881b      	ldrh	r3, [r3, #0]
10003270:	1c1a      	adds	r2, r3, #0
10003272:	4b16      	ldr	r3, [pc, #88]	; (100032cc <IRQ3_Handler+0x108>)
10003274:	681b      	ldr	r3, [r3, #0]
10003276:	18d2      	adds	r2, r2, r3
10003278:	4b15      	ldr	r3, [pc, #84]	; (100032d0 <IRQ3_Handler+0x10c>)
1000327a:	601a      	str	r2, [r3, #0]
		 reset_at = saturation_to_MIN_MAX(reset_at,MAX_RESET,MIN_RESET);
1000327c:	4b14      	ldr	r3, [pc, #80]	; (100032d0 <IRQ3_Handler+0x10c>)
1000327e:	681b      	ldr	r3, [r3, #0]
10003280:	b29a      	uxth	r2, r3
10003282:	4b14      	ldr	r3, [pc, #80]	; (100032d4 <IRQ3_Handler+0x110>)
10003284:	881b      	ldrh	r3, [r3, #0]
10003286:	4914      	ldr	r1, [pc, #80]	; (100032d8 <IRQ3_Handler+0x114>)
10003288:	1c10      	adds	r0, r2, #0
1000328a:	1c1a      	adds	r2, r3, #0
1000328c:	f000 f906 	bl	1000349c <saturation_to_MIN_MAX>
10003290:	1c03      	adds	r3, r0, #0
10003292:	1c1a      	adds	r2, r3, #0
10003294:	4b0e      	ldr	r3, [pc, #56]	; (100032d0 <IRQ3_Handler+0x10c>)
10003296:	601a      	str	r2, [r3, #0]
	}
}
10003298:	46bd      	mov	sp, r7
1000329a:	bd98      	pop	{r3, r4, r7, pc}
1000329c:	10004fec 	.word	0x10004fec
100032a0:	2000061d 	.word	0x2000061d
100032a4:	2000061e 	.word	0x2000061e
100032a8:	2000061f 	.word	0x2000061f
100032ac:	20000624 	.word	0x20000624
100032b0:	20000628 	.word	0x20000628
100032b4:	5c28f5c3 	.word	0x5c28f5c3
100032b8:	3fc5c28f 	.word	0x3fc5c28f
100032bc:	2000062e 	.word	0x2000062e
100032c0:	20000644 	.word	0x20000644
100032c4:	2000065c 	.word	0x2000065c
100032c8:	200005f8 	.word	0x200005f8
100032cc:	20000620 	.word	0x20000620
100032d0:	20000600 	.word	0x20000600
100032d4:	200005fc 	.word	0x200005fc
100032d8:	000009c4 	.word	0x000009c4

100032dc <IRQ6_Handler>:

void ISR_ECHO_R(void){
100032dc:	b598      	push	{r3, r4, r7, lr}
100032de:	af00      	add	r7, sp, #0
	echo_state = PIN_INTERRUPT_GetPinValue(&ECHO_R);
100032e0:	4b34      	ldr	r3, [pc, #208]	; (100033b4 <IRQ6_Handler+0xd8>)
100032e2:	1c18      	adds	r0, r3, #0
100032e4:	f7ff fdc2 	bl	10002e6c <PIN_INTERRUPT_GetPinValue>
100032e8:	1c03      	adds	r3, r0, #0
100032ea:	b2da      	uxtb	r2, r3
100032ec:	4b32      	ldr	r3, [pc, #200]	; (100033b8 <IRQ6_Handler+0xdc>)
100032ee:	701a      	strb	r2, [r3, #0]
	if(wait_echo == 1 && echo_state == 1) echo_count_control = 1;
100032f0:	4b32      	ldr	r3, [pc, #200]	; (100033bc <IRQ6_Handler+0xe0>)
100032f2:	781b      	ldrb	r3, [r3, #0]
100032f4:	b2db      	uxtb	r3, r3
100032f6:	2b01      	cmp	r3, #1
100032f8:	d108      	bne.n	1000330c <IRQ6_Handler+0x30>
100032fa:	4b2f      	ldr	r3, [pc, #188]	; (100033b8 <IRQ6_Handler+0xdc>)
100032fc:	781b      	ldrb	r3, [r3, #0]
100032fe:	b2db      	uxtb	r3, r3
10003300:	2b01      	cmp	r3, #1
10003302:	d103      	bne.n	1000330c <IRQ6_Handler+0x30>
10003304:	4b2e      	ldr	r3, [pc, #184]	; (100033c0 <IRQ6_Handler+0xe4>)
10003306:	2201      	movs	r2, #1
10003308:	701a      	strb	r2, [r3, #0]
1000330a:	e051      	b.n	100033b0 <IRQ6_Handler+0xd4>
	else if(echo_state == 0 && echo_count_control == 1){
1000330c:	4b2a      	ldr	r3, [pc, #168]	; (100033b8 <IRQ6_Handler+0xdc>)
1000330e:	781b      	ldrb	r3, [r3, #0]
10003310:	b2db      	uxtb	r3, r3
10003312:	2b00      	cmp	r3, #0
10003314:	d14c      	bne.n	100033b0 <IRQ6_Handler+0xd4>
10003316:	4b2a      	ldr	r3, [pc, #168]	; (100033c0 <IRQ6_Handler+0xe4>)
10003318:	781b      	ldrb	r3, [r3, #0]
1000331a:	b2db      	uxtb	r3, r3
1000331c:	2b01      	cmp	r3, #1
1000331e:	d147      	bne.n	100033b0 <IRQ6_Handler+0xd4>
		echo_time = echo_t_10us;
10003320:	4b28      	ldr	r3, [pc, #160]	; (100033c4 <IRQ6_Handler+0xe8>)
10003322:	681a      	ldr	r2, [r3, #0]
10003324:	4b28      	ldr	r3, [pc, #160]	; (100033c8 <IRQ6_Handler+0xec>)
10003326:	601a      	str	r2, [r3, #0]
		if(within_MAX_MIN_check_int(echo_time, ECHO_TIME_MAX, ECHO_TIME_MIN)){
10003328:	4b27      	ldr	r3, [pc, #156]	; (100033c8 <IRQ6_Handler+0xec>)
1000332a:	681b      	ldr	r3, [r3, #0]
1000332c:	1c1a      	adds	r2, r3, #0
1000332e:	2396      	movs	r3, #150	; 0x96
10003330:	011b      	lsls	r3, r3, #4
10003332:	1c10      	adds	r0, r2, #0
10003334:	1c19      	adds	r1, r3, #0
10003336:	220a      	movs	r2, #10
10003338:	f000 f89a 	bl	10003470 <within_MAX_MIN_check_int>
1000333c:	1e03      	subs	r3, r0, #0
1000333e:	d01c      	beq.n	1000337a <IRQ6_Handler+0x9e>
			distance_R = echo_time * ECHO_TIME_10us_TO_DISTANCE_cm;
10003340:	4b21      	ldr	r3, [pc, #132]	; (100033c8 <IRQ6_Handler+0xec>)
10003342:	681b      	ldr	r3, [r3, #0]
10003344:	1c18      	adds	r0, r3, #0
10003346:	f001 fc5b 	bl	10004c00 <__aeabi_ui2d>
1000334a:	1c03      	adds	r3, r0, #0
1000334c:	1c0c      	adds	r4, r1, #0
1000334e:	1c18      	adds	r0, r3, #0
10003350:	1c21      	adds	r1, r4, #0
10003352:	4a1e      	ldr	r2, [pc, #120]	; (100033cc <IRQ6_Handler+0xf0>)
10003354:	4b1e      	ldr	r3, [pc, #120]	; (100033d0 <IRQ6_Handler+0xf4>)
10003356:	f000 fe09 	bl	10003f6c <__aeabi_dmul>
1000335a:	1c03      	adds	r3, r0, #0
1000335c:	1c0c      	adds	r4, r1, #0
1000335e:	1c18      	adds	r0, r3, #0
10003360:	1c21      	adds	r1, r4, #0
10003362:	f000 f971 	bl	10003648 <__aeabi_d2uiz>
10003366:	1c03      	adds	r3, r0, #0
10003368:	b29a      	uxth	r2, r3
1000336a:	4b1a      	ldr	r3, [pc, #104]	; (100033d4 <IRQ6_Handler+0xf8>)
1000336c:	801a      	strh	r2, [r3, #0]
			sample_count++; // sampelr rater counter
1000336e:	4b1a      	ldr	r3, [pc, #104]	; (100033d8 <IRQ6_Handler+0xfc>)
10003370:	681b      	ldr	r3, [r3, #0]
10003372:	1c5a      	adds	r2, r3, #1
10003374:	4b18      	ldr	r3, [pc, #96]	; (100033d8 <IRQ6_Handler+0xfc>)
10003376:	601a      	str	r2, [r3, #0]
10003378:	e004      	b.n	10003384 <IRQ6_Handler+0xa8>
		}
		else limit_fail_count ++;
1000337a:	4b18      	ldr	r3, [pc, #96]	; (100033dc <IRQ6_Handler+0x100>)
1000337c:	681b      	ldr	r3, [r3, #0]
1000337e:	1c5a      	adds	r2, r3, #1
10003380:	4b16      	ldr	r3, [pc, #88]	; (100033dc <IRQ6_Handler+0x100>)
10003382:	601a      	str	r2, [r3, #0]
		 reset_at = t_10us_count + RESET_IN_10us_AFTER_SUCSSES;
10003384:	4b16      	ldr	r3, [pc, #88]	; (100033e0 <IRQ6_Handler+0x104>)
10003386:	881b      	ldrh	r3, [r3, #0]
10003388:	1c1a      	adds	r2, r3, #0
1000338a:	4b16      	ldr	r3, [pc, #88]	; (100033e4 <IRQ6_Handler+0x108>)
1000338c:	681b      	ldr	r3, [r3, #0]
1000338e:	18d2      	adds	r2, r2, r3
10003390:	4b15      	ldr	r3, [pc, #84]	; (100033e8 <IRQ6_Handler+0x10c>)
10003392:	601a      	str	r2, [r3, #0]
		 reset_at = saturation_to_MIN_MAX(reset_at,MAX_RESET,MIN_RESET);
10003394:	4b14      	ldr	r3, [pc, #80]	; (100033e8 <IRQ6_Handler+0x10c>)
10003396:	681b      	ldr	r3, [r3, #0]
10003398:	b29a      	uxth	r2, r3
1000339a:	4b14      	ldr	r3, [pc, #80]	; (100033ec <IRQ6_Handler+0x110>)
1000339c:	881b      	ldrh	r3, [r3, #0]
1000339e:	4914      	ldr	r1, [pc, #80]	; (100033f0 <IRQ6_Handler+0x114>)
100033a0:	1c10      	adds	r0, r2, #0
100033a2:	1c1a      	adds	r2, r3, #0
100033a4:	f000 f87a 	bl	1000349c <saturation_to_MIN_MAX>
100033a8:	1c03      	adds	r3, r0, #0
100033aa:	1c1a      	adds	r2, r3, #0
100033ac:	4b0e      	ldr	r3, [pc, #56]	; (100033e8 <IRQ6_Handler+0x10c>)
100033ae:	601a      	str	r2, [r3, #0]
	}
}
100033b0:	46bd      	mov	sp, r7
100033b2:	bd98      	pop	{r3, r4, r7, pc}
100033b4:	1000500c 	.word	0x1000500c
100033b8:	2000061d 	.word	0x2000061d
100033bc:	2000061e 	.word	0x2000061e
100033c0:	2000061f 	.word	0x2000061f
100033c4:	20000624 	.word	0x20000624
100033c8:	20000628 	.word	0x20000628
100033cc:	5c28f5c3 	.word	0x5c28f5c3
100033d0:	3fc5c28f 	.word	0x3fc5c28f
100033d4:	20000630 	.word	0x20000630
100033d8:	20000644 	.word	0x20000644
100033dc:	2000065c 	.word	0x2000065c
100033e0:	200005f8 	.word	0x200005f8
100033e4:	20000620 	.word	0x20000620
100033e8:	20000600 	.word	0x20000600
100033ec:	200005fc 	.word	0x200005fc
100033f0:	000009c4 	.word	0x000009c4

100033f4 <IRQ0_Handler>:


void ISR_1s_TIMER(){ //for diagnostics
100033f4:	b580      	push	{r7, lr}
100033f6:	af00      	add	r7, sp, #0
	sample_rate_Hz = sample_count;
100033f8:	4b15      	ldr	r3, [pc, #84]	; (10003450 <IRQ0_Handler+0x5c>)
100033fa:	681a      	ldr	r2, [r3, #0]
100033fc:	4b15      	ldr	r3, [pc, #84]	; (10003454 <IRQ0_Handler+0x60>)
100033fe:	601a      	str	r2, [r3, #0]
	if(restet_count > sample_count) failed_count = restet_count - sample_count;
10003400:	4b15      	ldr	r3, [pc, #84]	; (10003458 <IRQ0_Handler+0x64>)
10003402:	681a      	ldr	r2, [r3, #0]
10003404:	4b12      	ldr	r3, [pc, #72]	; (10003450 <IRQ0_Handler+0x5c>)
10003406:	681b      	ldr	r3, [r3, #0]
10003408:	429a      	cmp	r2, r3
1000340a:	d907      	bls.n	1000341c <IRQ0_Handler+0x28>
1000340c:	4b12      	ldr	r3, [pc, #72]	; (10003458 <IRQ0_Handler+0x64>)
1000340e:	681a      	ldr	r2, [r3, #0]
10003410:	4b0f      	ldr	r3, [pc, #60]	; (10003450 <IRQ0_Handler+0x5c>)
10003412:	681b      	ldr	r3, [r3, #0]
10003414:	1ad2      	subs	r2, r2, r3
10003416:	4b11      	ldr	r3, [pc, #68]	; (1000345c <IRQ0_Handler+0x68>)
10003418:	601a      	str	r2, [r3, #0]
1000341a:	e002      	b.n	10003422 <IRQ0_Handler+0x2e>
	else failed_count = 0;
1000341c:	4b0f      	ldr	r3, [pc, #60]	; (1000345c <IRQ0_Handler+0x68>)
1000341e:	2200      	movs	r2, #0
10003420:	601a      	str	r2, [r3, #0]
	echo_not_low_count_1 = echo_not_low_count;
10003422:	4b0f      	ldr	r3, [pc, #60]	; (10003460 <IRQ0_Handler+0x6c>)
10003424:	681a      	ldr	r2, [r3, #0]
10003426:	4b0f      	ldr	r3, [pc, #60]	; (10003464 <IRQ0_Handler+0x70>)
10003428:	601a      	str	r2, [r3, #0]
	limit_fail_num = limit_fail_count;
1000342a:	4b0f      	ldr	r3, [pc, #60]	; (10003468 <IRQ0_Handler+0x74>)
1000342c:	681a      	ldr	r2, [r3, #0]
1000342e:	4b0f      	ldr	r3, [pc, #60]	; (1000346c <IRQ0_Handler+0x78>)
10003430:	601a      	str	r2, [r3, #0]
	sample_count = 0;
10003432:	4b07      	ldr	r3, [pc, #28]	; (10003450 <IRQ0_Handler+0x5c>)
10003434:	2200      	movs	r2, #0
10003436:	601a      	str	r2, [r3, #0]
	restet_count = 0;
10003438:	4b07      	ldr	r3, [pc, #28]	; (10003458 <IRQ0_Handler+0x64>)
1000343a:	2200      	movs	r2, #0
1000343c:	601a      	str	r2, [r3, #0]
	limit_fail_count = 0;
1000343e:	4b0a      	ldr	r3, [pc, #40]	; (10003468 <IRQ0_Handler+0x74>)
10003440:	2200      	movs	r2, #0
10003442:	601a      	str	r2, [r3, #0]
	echo_not_low_count = 0;
10003444:	4b06      	ldr	r3, [pc, #24]	; (10003460 <IRQ0_Handler+0x6c>)
10003446:	2200      	movs	r2, #0
10003448:	601a      	str	r2, [r3, #0]
}
1000344a:	46bd      	mov	sp, r7
1000344c:	bd80      	pop	{r7, pc}
1000344e:	46c0      	nop			; (mov r8, r8)
10003450:	20000644 	.word	0x20000644
10003454:	20000648 	.word	0x20000648
10003458:	20000640 	.word	0x20000640
1000345c:	2000064c 	.word	0x2000064c
10003460:	20000650 	.word	0x20000650
10003464:	20000654 	.word	0x20000654
10003468:	2000065c 	.word	0x2000065c
1000346c:	20000658 	.word	0x20000658

10003470 <within_MAX_MIN_check_int>:


bool within_MAX_MIN_check_int(int x, int MAX, int MIN){
10003470:	b580      	push	{r7, lr}
10003472:	b084      	sub	sp, #16
10003474:	af00      	add	r7, sp, #0
10003476:	60f8      	str	r0, [r7, #12]
10003478:	60b9      	str	r1, [r7, #8]
1000347a:	607a      	str	r2, [r7, #4]
	if((x - MIN) * (x - MAX) <= 0) return 1;
1000347c:	68fa      	ldr	r2, [r7, #12]
1000347e:	687b      	ldr	r3, [r7, #4]
10003480:	1ad3      	subs	r3, r2, r3
10003482:	68f9      	ldr	r1, [r7, #12]
10003484:	68ba      	ldr	r2, [r7, #8]
10003486:	1a8a      	subs	r2, r1, r2
10003488:	4353      	muls	r3, r2
1000348a:	2b00      	cmp	r3, #0
1000348c:	dc01      	bgt.n	10003492 <within_MAX_MIN_check_int+0x22>
1000348e:	2301      	movs	r3, #1
10003490:	e000      	b.n	10003494 <within_MAX_MIN_check_int+0x24>
	else return 0;
10003492:	2300      	movs	r3, #0
}
10003494:	1c18      	adds	r0, r3, #0
10003496:	46bd      	mov	sp, r7
10003498:	b004      	add	sp, #16
1000349a:	bd80      	pop	{r7, pc}

1000349c <saturation_to_MIN_MAX>:

uint16_t saturation_to_MIN_MAX(uint16_t value, uint16_t MAX, uint16_t MIN){
1000349c:	b590      	push	{r4, r7, lr}
1000349e:	b083      	sub	sp, #12
100034a0:	af00      	add	r7, sp, #0
100034a2:	1c04      	adds	r4, r0, #0
100034a4:	1c08      	adds	r0, r1, #0
100034a6:	1c11      	adds	r1, r2, #0
100034a8:	1dbb      	adds	r3, r7, #6
100034aa:	1c22      	adds	r2, r4, #0
100034ac:	801a      	strh	r2, [r3, #0]
100034ae:	1d3b      	adds	r3, r7, #4
100034b0:	1c02      	adds	r2, r0, #0
100034b2:	801a      	strh	r2, [r3, #0]
100034b4:	1cbb      	adds	r3, r7, #2
100034b6:	1c0a      	adds	r2, r1, #0
100034b8:	801a      	strh	r2, [r3, #0]
	if(value < MIN) return  MIN;
100034ba:	1dba      	adds	r2, r7, #6
100034bc:	1cbb      	adds	r3, r7, #2
100034be:	8812      	ldrh	r2, [r2, #0]
100034c0:	881b      	ldrh	r3, [r3, #0]
100034c2:	429a      	cmp	r2, r3
100034c4:	d202      	bcs.n	100034cc <saturation_to_MIN_MAX+0x30>
100034c6:	1cbb      	adds	r3, r7, #2
100034c8:	881b      	ldrh	r3, [r3, #0]
100034ca:	e00a      	b.n	100034e2 <saturation_to_MIN_MAX+0x46>
	else if(value > MAX) return MAX;
100034cc:	1dba      	adds	r2, r7, #6
100034ce:	1d3b      	adds	r3, r7, #4
100034d0:	8812      	ldrh	r2, [r2, #0]
100034d2:	881b      	ldrh	r3, [r3, #0]
100034d4:	429a      	cmp	r2, r3
100034d6:	d902      	bls.n	100034de <saturation_to_MIN_MAX+0x42>
100034d8:	1d3b      	adds	r3, r7, #4
100034da:	881b      	ldrh	r3, [r3, #0]
100034dc:	e001      	b.n	100034e2 <saturation_to_MIN_MAX+0x46>
	else return value;
100034de:	1dbb      	adds	r3, r7, #6
100034e0:	881b      	ldrh	r3, [r3, #0]
}
100034e2:	1c18      	adds	r0, r3, #0
100034e4:	46bd      	mov	sp, r7
100034e6:	b003      	add	sp, #12
100034e8:	bd90      	pop	{r4, r7, pc}
100034ea:	46c0      	nop			; (mov r8, r8)

100034ec <CAN_send_values>:

void CAN_send_values(){
100034ec:	b580      	push	{r7, lr}
100034ee:	b082      	sub	sp, #8
100034f0:	af00      	add	r7, sp, #0
	uint16_t RX_Data[4] ={CAN_OK, distance_C, distance_L, distance_R}; // in int16_t mm/s converter back on inverter
100034f2:	4b16      	ldr	r3, [pc, #88]	; (1000354c <CAN_send_values+0x60>)
100034f4:	781b      	ldrb	r3, [r3, #0]
100034f6:	b29a      	uxth	r2, r3
100034f8:	1c3b      	adds	r3, r7, #0
100034fa:	801a      	strh	r2, [r3, #0]
100034fc:	4b14      	ldr	r3, [pc, #80]	; (10003550 <CAN_send_values+0x64>)
100034fe:	881b      	ldrh	r3, [r3, #0]
10003500:	b29a      	uxth	r2, r3
10003502:	1c3b      	adds	r3, r7, #0
10003504:	805a      	strh	r2, [r3, #2]
10003506:	4b13      	ldr	r3, [pc, #76]	; (10003554 <CAN_send_values+0x68>)
10003508:	881b      	ldrh	r3, [r3, #0]
1000350a:	b29a      	uxth	r2, r3
1000350c:	1c3b      	adds	r3, r7, #0
1000350e:	809a      	strh	r2, [r3, #4]
10003510:	4b11      	ldr	r3, [pc, #68]	; (10003558 <CAN_send_values+0x6c>)
10003512:	881b      	ldrh	r3, [r3, #0]
10003514:	b29a      	uxth	r2, r3
10003516:	1c3b      	adds	r3, r7, #0
10003518:	80da      	strh	r2, [r3, #6]

	CAN_NODE_MO_UpdateData((void*) CAN_NODE_0.lmobj_ptr[0], (uint8_t*)RX_Data);
1000351a:	4b10      	ldr	r3, [pc, #64]	; (1000355c <CAN_send_values+0x70>)
1000351c:	68da      	ldr	r2, [r3, #12]
1000351e:	1c3b      	adds	r3, r7, #0
10003520:	1c10      	adds	r0, r2, #0
10003522:	1c19      	adds	r1, r3, #0
10003524:	f7ff fa8c 	bl	10002a40 <CAN_NODE_MO_UpdateData>
	CAN_NODE_MO_Transmit((void*) CAN_NODE_0.lmobj_ptr[0]); //Transmit the data of message object1
10003528:	4b0c      	ldr	r3, [pc, #48]	; (1000355c <CAN_send_values+0x70>)
1000352a:	68db      	ldr	r3, [r3, #12]
1000352c:	1c18      	adds	r0, r3, #0
1000352e:	f7ff fa6f 	bl	10002a10 <CAN_NODE_MO_Transmit>

	// reset
	distance_C = 0;
10003532:	4b07      	ldr	r3, [pc, #28]	; (10003550 <CAN_send_values+0x64>)
10003534:	2200      	movs	r2, #0
10003536:	801a      	strh	r2, [r3, #0]
	distance_L = 0;
10003538:	4b06      	ldr	r3, [pc, #24]	; (10003554 <CAN_send_values+0x68>)
1000353a:	2200      	movs	r2, #0
1000353c:	801a      	strh	r2, [r3, #0]
	distance_R = 0;
1000353e:	4b06      	ldr	r3, [pc, #24]	; (10003558 <CAN_send_values+0x6c>)
10003540:	2200      	movs	r2, #0
10003542:	801a      	strh	r2, [r3, #0]
}
10003544:	46bd      	mov	sp, r7
10003546:	b002      	add	sp, #8
10003548:	bd80      	pop	{r7, pc}
1000354a:	46c0      	nop			; (mov r8, r8)
1000354c:	2000061c 	.word	0x2000061c
10003550:	2000062c 	.word	0x2000062c
10003554:	2000062e 	.word	0x2000062e
10003558:	20000630 	.word	0x20000630
1000355c:	100050a8 	.word	0x100050a8

10003560 <avg_distances>:

void avg_distances(){
10003560:	b580      	push	{r7, lr}
10003562:	af00      	add	r7, sp, #0
	if(distance_C != 0) avg_distance_C = Exp_moving_average((float)distance_C,avg_distance_C,ALPHA_DISTANCE);
10003564:	4b21      	ldr	r3, [pc, #132]	; (100035ec <avg_distances+0x8c>)
10003566:	881b      	ldrh	r3, [r3, #0]
10003568:	b29b      	uxth	r3, r3
1000356a:	2b00      	cmp	r3, #0
1000356c:	d010      	beq.n	10003590 <avg_distances+0x30>
1000356e:	4b1f      	ldr	r3, [pc, #124]	; (100035ec <avg_distances+0x8c>)
10003570:	881b      	ldrh	r3, [r3, #0]
10003572:	b29b      	uxth	r3, r3
10003574:	1c18      	adds	r0, r3, #0
10003576:	f000 fcb1 	bl	10003edc <__aeabi_ui2f>
1000357a:	1c01      	adds	r1, r0, #0
1000357c:	4b1c      	ldr	r3, [pc, #112]	; (100035f0 <avg_distances+0x90>)
1000357e:	681b      	ldr	r3, [r3, #0]
10003580:	4a1c      	ldr	r2, [pc, #112]	; (100035f4 <avg_distances+0x94>)
10003582:	1c08      	adds	r0, r1, #0
10003584:	1c19      	adds	r1, r3, #0
10003586:	f000 f83f 	bl	10003608 <Exp_moving_average>
1000358a:	1c02      	adds	r2, r0, #0
1000358c:	4b18      	ldr	r3, [pc, #96]	; (100035f0 <avg_distances+0x90>)
1000358e:	601a      	str	r2, [r3, #0]
	if(distance_L != 0) avg_distance_L = Exp_moving_average((float)distance_L,avg_distance_L,ALPHA_DISTANCE);
10003590:	4b19      	ldr	r3, [pc, #100]	; (100035f8 <avg_distances+0x98>)
10003592:	881b      	ldrh	r3, [r3, #0]
10003594:	b29b      	uxth	r3, r3
10003596:	2b00      	cmp	r3, #0
10003598:	d010      	beq.n	100035bc <avg_distances+0x5c>
1000359a:	4b17      	ldr	r3, [pc, #92]	; (100035f8 <avg_distances+0x98>)
1000359c:	881b      	ldrh	r3, [r3, #0]
1000359e:	b29b      	uxth	r3, r3
100035a0:	1c18      	adds	r0, r3, #0
100035a2:	f000 fc9b 	bl	10003edc <__aeabi_ui2f>
100035a6:	1c01      	adds	r1, r0, #0
100035a8:	4b14      	ldr	r3, [pc, #80]	; (100035fc <avg_distances+0x9c>)
100035aa:	681b      	ldr	r3, [r3, #0]
100035ac:	4a11      	ldr	r2, [pc, #68]	; (100035f4 <avg_distances+0x94>)
100035ae:	1c08      	adds	r0, r1, #0
100035b0:	1c19      	adds	r1, r3, #0
100035b2:	f000 f829 	bl	10003608 <Exp_moving_average>
100035b6:	1c02      	adds	r2, r0, #0
100035b8:	4b10      	ldr	r3, [pc, #64]	; (100035fc <avg_distances+0x9c>)
100035ba:	601a      	str	r2, [r3, #0]
	if(distance_R != 0) avg_distance_R = Exp_moving_average((float)distance_R,avg_distance_R,ALPHA_DISTANCE);
100035bc:	4b10      	ldr	r3, [pc, #64]	; (10003600 <avg_distances+0xa0>)
100035be:	881b      	ldrh	r3, [r3, #0]
100035c0:	b29b      	uxth	r3, r3
100035c2:	2b00      	cmp	r3, #0
100035c4:	d010      	beq.n	100035e8 <avg_distances+0x88>
100035c6:	4b0e      	ldr	r3, [pc, #56]	; (10003600 <avg_distances+0xa0>)
100035c8:	881b      	ldrh	r3, [r3, #0]
100035ca:	b29b      	uxth	r3, r3
100035cc:	1c18      	adds	r0, r3, #0
100035ce:	f000 fc85 	bl	10003edc <__aeabi_ui2f>
100035d2:	1c01      	adds	r1, r0, #0
100035d4:	4b0b      	ldr	r3, [pc, #44]	; (10003604 <avg_distances+0xa4>)
100035d6:	681b      	ldr	r3, [r3, #0]
100035d8:	4a06      	ldr	r2, [pc, #24]	; (100035f4 <avg_distances+0x94>)
100035da:	1c08      	adds	r0, r1, #0
100035dc:	1c19      	adds	r1, r3, #0
100035de:	f000 f813 	bl	10003608 <Exp_moving_average>
100035e2:	1c02      	adds	r2, r0, #0
100035e4:	4b07      	ldr	r3, [pc, #28]	; (10003604 <avg_distances+0xa4>)
100035e6:	601a      	str	r2, [r3, #0]
}
100035e8:	46bd      	mov	sp, r7
100035ea:	bd80      	pop	{r7, pc}
100035ec:	2000062c 	.word	0x2000062c
100035f0:	20000634 	.word	0x20000634
100035f4:	3f4ccccd 	.word	0x3f4ccccd
100035f8:	2000062e 	.word	0x2000062e
100035fc:	20000638 	.word	0x20000638
10003600:	20000630 	.word	0x20000630
10003604:	2000063c 	.word	0x2000063c

10003608 <Exp_moving_average>:


float Exp_moving_average(float new_value, float value, float ALPHA){
10003608:	b590      	push	{r4, r7, lr}
1000360a:	b085      	sub	sp, #20
1000360c:	af00      	add	r7, sp, #0
1000360e:	60f8      	str	r0, [r7, #12]
10003610:	60b9      	str	r1, [r7, #8]
10003612:	607a      	str	r2, [r7, #4]
	return ((new_value * ALPHA) + ((1 - ALPHA) * value));
10003614:	68f8      	ldr	r0, [r7, #12]
10003616:	6879      	ldr	r1, [r7, #4]
10003618:	f000 f9b0 	bl	1000397c <__aeabi_fmul>
1000361c:	1c03      	adds	r3, r0, #0
1000361e:	1c1c      	adds	r4, r3, #0
10003620:	20fe      	movs	r0, #254	; 0xfe
10003622:	0580      	lsls	r0, r0, #22
10003624:	6879      	ldr	r1, [r7, #4]
10003626:	f000 fadb 	bl	10003be0 <__aeabi_fsub>
1000362a:	1c03      	adds	r3, r0, #0
1000362c:	1c18      	adds	r0, r3, #0
1000362e:	68b9      	ldr	r1, [r7, #8]
10003630:	f000 f9a4 	bl	1000397c <__aeabi_fmul>
10003634:	1c03      	adds	r3, r0, #0
10003636:	1c20      	adds	r0, r4, #0
10003638:	1c19      	adds	r1, r3, #0
1000363a:	f000 f823 	bl	10003684 <__aeabi_fadd>
1000363e:	1c03      	adds	r3, r0, #0
}
10003640:	1c18      	adds	r0, r3, #0
10003642:	46bd      	mov	sp, r7
10003644:	b005      	add	sp, #20
10003646:	bd90      	pop	{r4, r7, pc}

10003648 <__aeabi_d2uiz>:
10003648:	b538      	push	{r3, r4, r5, lr}
1000364a:	2200      	movs	r2, #0
1000364c:	4b0c      	ldr	r3, [pc, #48]	; (10003680 <__aeabi_d2uiz+0x38>)
1000364e:	1c04      	adds	r4, r0, #0
10003650:	1c0d      	adds	r5, r1, #0
10003652:	f001 fb3b 	bl	10004ccc <__aeabi_dcmpge>
10003656:	2800      	cmp	r0, #0
10003658:	d104      	bne.n	10003664 <__aeabi_d2uiz+0x1c>
1000365a:	1c20      	adds	r0, r4, #0
1000365c:	1c29      	adds	r1, r5, #0
1000365e:	f001 fa99 	bl	10004b94 <__aeabi_d2iz>
10003662:	bd38      	pop	{r3, r4, r5, pc}
10003664:	4b06      	ldr	r3, [pc, #24]	; (10003680 <__aeabi_d2uiz+0x38>)
10003666:	2200      	movs	r2, #0
10003668:	1c20      	adds	r0, r4, #0
1000366a:	1c29      	adds	r1, r5, #0
1000366c:	f000 ff18 	bl	100044a0 <__aeabi_dsub>
10003670:	f001 fa90 	bl	10004b94 <__aeabi_d2iz>
10003674:	2380      	movs	r3, #128	; 0x80
10003676:	061b      	lsls	r3, r3, #24
10003678:	469c      	mov	ip, r3
1000367a:	4460      	add	r0, ip
1000367c:	e7f1      	b.n	10003662 <__aeabi_d2uiz+0x1a>
1000367e:	46c0      	nop			; (mov r8, r8)
10003680:	41e00000 	.word	0x41e00000

10003684 <__aeabi_fadd>:
10003684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10003686:	004a      	lsls	r2, r1, #1
10003688:	0243      	lsls	r3, r0, #9
1000368a:	0044      	lsls	r4, r0, #1
1000368c:	024e      	lsls	r6, r1, #9
1000368e:	0fc5      	lsrs	r5, r0, #31
10003690:	0e24      	lsrs	r4, r4, #24
10003692:	1c28      	adds	r0, r5, #0
10003694:	099b      	lsrs	r3, r3, #6
10003696:	0e12      	lsrs	r2, r2, #24
10003698:	0fc9      	lsrs	r1, r1, #31
1000369a:	09b7      	lsrs	r7, r6, #6
1000369c:	428d      	cmp	r5, r1
1000369e:	d040      	beq.n	10003722 <__aeabi_fadd+0x9e>
100036a0:	1aa0      	subs	r0, r4, r2
100036a2:	2800      	cmp	r0, #0
100036a4:	dc00      	bgt.n	100036a8 <__aeabi_fadd+0x24>
100036a6:	e084      	b.n	100037b2 <__aeabi_fadd+0x12e>
100036a8:	2a00      	cmp	r2, #0
100036aa:	d11c      	bne.n	100036e6 <__aeabi_fadd+0x62>
100036ac:	2f00      	cmp	r7, #0
100036ae:	d15c      	bne.n	1000376a <__aeabi_fadd+0xe6>
100036b0:	075a      	lsls	r2, r3, #29
100036b2:	d004      	beq.n	100036be <__aeabi_fadd+0x3a>
100036b4:	220f      	movs	r2, #15
100036b6:	401a      	ands	r2, r3
100036b8:	2a04      	cmp	r2, #4
100036ba:	d000      	beq.n	100036be <__aeabi_fadd+0x3a>
100036bc:	3304      	adds	r3, #4
100036be:	2280      	movs	r2, #128	; 0x80
100036c0:	04d2      	lsls	r2, r2, #19
100036c2:	401a      	ands	r2, r3
100036c4:	1c28      	adds	r0, r5, #0
100036c6:	2a00      	cmp	r2, #0
100036c8:	d024      	beq.n	10003714 <__aeabi_fadd+0x90>
100036ca:	3401      	adds	r4, #1
100036cc:	2cff      	cmp	r4, #255	; 0xff
100036ce:	d100      	bne.n	100036d2 <__aeabi_fadd+0x4e>
100036d0:	e07b      	b.n	100037ca <__aeabi_fadd+0x146>
100036d2:	019b      	lsls	r3, r3, #6
100036d4:	0a5b      	lsrs	r3, r3, #9
100036d6:	b2e4      	uxtb	r4, r4
100036d8:	025b      	lsls	r3, r3, #9
100036da:	05e4      	lsls	r4, r4, #23
100036dc:	0a5b      	lsrs	r3, r3, #9
100036de:	4323      	orrs	r3, r4
100036e0:	07c0      	lsls	r0, r0, #31
100036e2:	4318      	orrs	r0, r3
100036e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
100036e6:	2cff      	cmp	r4, #255	; 0xff
100036e8:	d0e2      	beq.n	100036b0 <__aeabi_fadd+0x2c>
100036ea:	2280      	movs	r2, #128	; 0x80
100036ec:	04d2      	lsls	r2, r2, #19
100036ee:	4317      	orrs	r7, r2
100036f0:	2601      	movs	r6, #1
100036f2:	281b      	cmp	r0, #27
100036f4:	dc08      	bgt.n	10003708 <__aeabi_fadd+0x84>
100036f6:	1c39      	adds	r1, r7, #0
100036f8:	2220      	movs	r2, #32
100036fa:	1c3e      	adds	r6, r7, #0
100036fc:	40c1      	lsrs	r1, r0
100036fe:	1a10      	subs	r0, r2, r0
10003700:	4086      	lsls	r6, r0
10003702:	1e77      	subs	r7, r6, #1
10003704:	41be      	sbcs	r6, r7
10003706:	430e      	orrs	r6, r1
10003708:	1b9b      	subs	r3, r3, r6
1000370a:	015a      	lsls	r2, r3, #5
1000370c:	d433      	bmi.n	10003776 <__aeabi_fadd+0xf2>
1000370e:	1c28      	adds	r0, r5, #0
10003710:	075a      	lsls	r2, r3, #29
10003712:	d1cf      	bne.n	100036b4 <__aeabi_fadd+0x30>
10003714:	08db      	lsrs	r3, r3, #3
10003716:	2cff      	cmp	r4, #255	; 0xff
10003718:	d01e      	beq.n	10003758 <__aeabi_fadd+0xd4>
1000371a:	025b      	lsls	r3, r3, #9
1000371c:	0a5b      	lsrs	r3, r3, #9
1000371e:	b2e4      	uxtb	r4, r4
10003720:	e7da      	b.n	100036d8 <__aeabi_fadd+0x54>
10003722:	1aa1      	subs	r1, r4, r2
10003724:	2900      	cmp	r1, #0
10003726:	dd57      	ble.n	100037d8 <__aeabi_fadd+0x154>
10003728:	2a00      	cmp	r2, #0
1000372a:	d03a      	beq.n	100037a2 <__aeabi_fadd+0x11e>
1000372c:	2cff      	cmp	r4, #255	; 0xff
1000372e:	d0bf      	beq.n	100036b0 <__aeabi_fadd+0x2c>
10003730:	2280      	movs	r2, #128	; 0x80
10003732:	04d2      	lsls	r2, r2, #19
10003734:	4317      	orrs	r7, r2
10003736:	2601      	movs	r6, #1
10003738:	291b      	cmp	r1, #27
1000373a:	dd72      	ble.n	10003822 <__aeabi_fadd+0x19e>
1000373c:	199b      	adds	r3, r3, r6
1000373e:	015a      	lsls	r2, r3, #5
10003740:	d5e5      	bpl.n	1000370e <__aeabi_fadd+0x8a>
10003742:	3401      	adds	r4, #1
10003744:	2cff      	cmp	r4, #255	; 0xff
10003746:	d100      	bne.n	1000374a <__aeabi_fadd+0xc6>
10003748:	e087      	b.n	1000385a <__aeabi_fadd+0x1d6>
1000374a:	2101      	movs	r1, #1
1000374c:	4a8a      	ldr	r2, [pc, #552]	; (10003978 <__aeabi_fadd+0x2f4>)
1000374e:	4019      	ands	r1, r3
10003750:	4013      	ands	r3, r2
10003752:	085b      	lsrs	r3, r3, #1
10003754:	430b      	orrs	r3, r1
10003756:	e7ab      	b.n	100036b0 <__aeabi_fadd+0x2c>
10003758:	2b00      	cmp	r3, #0
1000375a:	d036      	beq.n	100037ca <__aeabi_fadd+0x146>
1000375c:	2280      	movs	r2, #128	; 0x80
1000375e:	03d2      	lsls	r2, r2, #15
10003760:	4313      	orrs	r3, r2
10003762:	025b      	lsls	r3, r3, #9
10003764:	0a5b      	lsrs	r3, r3, #9
10003766:	24ff      	movs	r4, #255	; 0xff
10003768:	e7b6      	b.n	100036d8 <__aeabi_fadd+0x54>
1000376a:	3801      	subs	r0, #1
1000376c:	2800      	cmp	r0, #0
1000376e:	d13f      	bne.n	100037f0 <__aeabi_fadd+0x16c>
10003770:	1bdb      	subs	r3, r3, r7
10003772:	015a      	lsls	r2, r3, #5
10003774:	d5cb      	bpl.n	1000370e <__aeabi_fadd+0x8a>
10003776:	019b      	lsls	r3, r3, #6
10003778:	099e      	lsrs	r6, r3, #6
1000377a:	1c30      	adds	r0, r6, #0
1000377c:	f001 fab0 	bl	10004ce0 <__clzsi2>
10003780:	3805      	subs	r0, #5
10003782:	4086      	lsls	r6, r0
10003784:	4284      	cmp	r4, r0
10003786:	dc23      	bgt.n	100037d0 <__aeabi_fadd+0x14c>
10003788:	1b00      	subs	r0, r0, r4
1000378a:	241f      	movs	r4, #31
1000378c:	1c32      	adds	r2, r6, #0
1000378e:	1c43      	adds	r3, r0, #1
10003790:	1a20      	subs	r0, r4, r0
10003792:	40da      	lsrs	r2, r3
10003794:	4086      	lsls	r6, r0
10003796:	1c13      	adds	r3, r2, #0
10003798:	1e74      	subs	r4, r6, #1
1000379a:	41a6      	sbcs	r6, r4
1000379c:	2400      	movs	r4, #0
1000379e:	4333      	orrs	r3, r6
100037a0:	e786      	b.n	100036b0 <__aeabi_fadd+0x2c>
100037a2:	2f00      	cmp	r7, #0
100037a4:	d100      	bne.n	100037a8 <__aeabi_fadd+0x124>
100037a6:	e783      	b.n	100036b0 <__aeabi_fadd+0x2c>
100037a8:	3901      	subs	r1, #1
100037aa:	2900      	cmp	r1, #0
100037ac:	d150      	bne.n	10003850 <__aeabi_fadd+0x1cc>
100037ae:	19db      	adds	r3, r3, r7
100037b0:	e7c5      	b.n	1000373e <__aeabi_fadd+0xba>
100037b2:	2800      	cmp	r0, #0
100037b4:	d120      	bne.n	100037f8 <__aeabi_fadd+0x174>
100037b6:	1c62      	adds	r2, r4, #1
100037b8:	b2d2      	uxtb	r2, r2
100037ba:	2a01      	cmp	r2, #1
100037bc:	dd5e      	ble.n	1000387c <__aeabi_fadd+0x1f8>
100037be:	1bde      	subs	r6, r3, r7
100037c0:	0172      	lsls	r2, r6, #5
100037c2:	d528      	bpl.n	10003816 <__aeabi_fadd+0x192>
100037c4:	1afe      	subs	r6, r7, r3
100037c6:	1c0d      	adds	r5, r1, #0
100037c8:	e7d7      	b.n	1000377a <__aeabi_fadd+0xf6>
100037ca:	24ff      	movs	r4, #255	; 0xff
100037cc:	2300      	movs	r3, #0
100037ce:	e783      	b.n	100036d8 <__aeabi_fadd+0x54>
100037d0:	4b69      	ldr	r3, [pc, #420]	; (10003978 <__aeabi_fadd+0x2f4>)
100037d2:	1a24      	subs	r4, r4, r0
100037d4:	4033      	ands	r3, r6
100037d6:	e76b      	b.n	100036b0 <__aeabi_fadd+0x2c>
100037d8:	2900      	cmp	r1, #0
100037da:	d158      	bne.n	1000388e <__aeabi_fadd+0x20a>
100037dc:	1c62      	adds	r2, r4, #1
100037de:	b2d1      	uxtb	r1, r2
100037e0:	2901      	cmp	r1, #1
100037e2:	dd3c      	ble.n	1000385e <__aeabi_fadd+0x1da>
100037e4:	2aff      	cmp	r2, #255	; 0xff
100037e6:	d037      	beq.n	10003858 <__aeabi_fadd+0x1d4>
100037e8:	18fb      	adds	r3, r7, r3
100037ea:	085b      	lsrs	r3, r3, #1
100037ec:	1c14      	adds	r4, r2, #0
100037ee:	e75f      	b.n	100036b0 <__aeabi_fadd+0x2c>
100037f0:	2cff      	cmp	r4, #255	; 0xff
100037f2:	d000      	beq.n	100037f6 <__aeabi_fadd+0x172>
100037f4:	e77c      	b.n	100036f0 <__aeabi_fadd+0x6c>
100037f6:	e75b      	b.n	100036b0 <__aeabi_fadd+0x2c>
100037f8:	2c00      	cmp	r4, #0
100037fa:	d01e      	beq.n	1000383a <__aeabi_fadd+0x1b6>
100037fc:	2aff      	cmp	r2, #255	; 0xff
100037fe:	d023      	beq.n	10003848 <__aeabi_fadd+0x1c4>
10003800:	2480      	movs	r4, #128	; 0x80
10003802:	04e4      	lsls	r4, r4, #19
10003804:	4240      	negs	r0, r0
10003806:	4323      	orrs	r3, r4
10003808:	281b      	cmp	r0, #27
1000380a:	dd5b      	ble.n	100038c4 <__aeabi_fadd+0x240>
1000380c:	2301      	movs	r3, #1
1000380e:	1afb      	subs	r3, r7, r3
10003810:	1c14      	adds	r4, r2, #0
10003812:	1c0d      	adds	r5, r1, #0
10003814:	e7ad      	b.n	10003772 <__aeabi_fadd+0xee>
10003816:	2e00      	cmp	r6, #0
10003818:	d1af      	bne.n	1000377a <__aeabi_fadd+0xf6>
1000381a:	2300      	movs	r3, #0
1000381c:	2000      	movs	r0, #0
1000381e:	2400      	movs	r4, #0
10003820:	e778      	b.n	10003714 <__aeabi_fadd+0x90>
10003822:	1c3a      	adds	r2, r7, #0
10003824:	40ca      	lsrs	r2, r1
10003826:	4694      	mov	ip, r2
10003828:	2220      	movs	r2, #32
1000382a:	1c3e      	adds	r6, r7, #0
1000382c:	1a51      	subs	r1, r2, r1
1000382e:	408e      	lsls	r6, r1
10003830:	4662      	mov	r2, ip
10003832:	1e77      	subs	r7, r6, #1
10003834:	41be      	sbcs	r6, r7
10003836:	4316      	orrs	r6, r2
10003838:	e780      	b.n	1000373c <__aeabi_fadd+0xb8>
1000383a:	2b00      	cmp	r3, #0
1000383c:	d03e      	beq.n	100038bc <__aeabi_fadd+0x238>
1000383e:	43c0      	mvns	r0, r0
10003840:	2800      	cmp	r0, #0
10003842:	d0e4      	beq.n	1000380e <__aeabi_fadd+0x18a>
10003844:	2aff      	cmp	r2, #255	; 0xff
10003846:	d1df      	bne.n	10003808 <__aeabi_fadd+0x184>
10003848:	1c3b      	adds	r3, r7, #0
1000384a:	24ff      	movs	r4, #255	; 0xff
1000384c:	1c0d      	adds	r5, r1, #0
1000384e:	e72f      	b.n	100036b0 <__aeabi_fadd+0x2c>
10003850:	2cff      	cmp	r4, #255	; 0xff
10003852:	d000      	beq.n	10003856 <__aeabi_fadd+0x1d2>
10003854:	e76f      	b.n	10003736 <__aeabi_fadd+0xb2>
10003856:	e72b      	b.n	100036b0 <__aeabi_fadd+0x2c>
10003858:	24ff      	movs	r4, #255	; 0xff
1000385a:	2300      	movs	r3, #0
1000385c:	e75a      	b.n	10003714 <__aeabi_fadd+0x90>
1000385e:	2c00      	cmp	r4, #0
10003860:	d15a      	bne.n	10003918 <__aeabi_fadd+0x294>
10003862:	2b00      	cmp	r3, #0
10003864:	d07f      	beq.n	10003966 <__aeabi_fadd+0x2e2>
10003866:	2f00      	cmp	r7, #0
10003868:	d100      	bne.n	1000386c <__aeabi_fadd+0x1e8>
1000386a:	e721      	b.n	100036b0 <__aeabi_fadd+0x2c>
1000386c:	19db      	adds	r3, r3, r7
1000386e:	015a      	lsls	r2, r3, #5
10003870:	d400      	bmi.n	10003874 <__aeabi_fadd+0x1f0>
10003872:	e74c      	b.n	1000370e <__aeabi_fadd+0x8a>
10003874:	4a40      	ldr	r2, [pc, #256]	; (10003978 <__aeabi_fadd+0x2f4>)
10003876:	3401      	adds	r4, #1
10003878:	4013      	ands	r3, r2
1000387a:	e719      	b.n	100036b0 <__aeabi_fadd+0x2c>
1000387c:	2c00      	cmp	r4, #0
1000387e:	d115      	bne.n	100038ac <__aeabi_fadd+0x228>
10003880:	2b00      	cmp	r3, #0
10003882:	d12f      	bne.n	100038e4 <__aeabi_fadd+0x260>
10003884:	2f00      	cmp	r7, #0
10003886:	d05d      	beq.n	10003944 <__aeabi_fadd+0x2c0>
10003888:	1c3b      	adds	r3, r7, #0
1000388a:	1c0d      	adds	r5, r1, #0
1000388c:	e710      	b.n	100036b0 <__aeabi_fadd+0x2c>
1000388e:	2c00      	cmp	r4, #0
10003890:	d121      	bne.n	100038d6 <__aeabi_fadd+0x252>
10003892:	2b00      	cmp	r3, #0
10003894:	d053      	beq.n	1000393e <__aeabi_fadd+0x2ba>
10003896:	43c9      	mvns	r1, r1
10003898:	2900      	cmp	r1, #0
1000389a:	d004      	beq.n	100038a6 <__aeabi_fadd+0x222>
1000389c:	2aff      	cmp	r2, #255	; 0xff
1000389e:	d04b      	beq.n	10003938 <__aeabi_fadd+0x2b4>
100038a0:	291b      	cmp	r1, #27
100038a2:	dd57      	ble.n	10003954 <__aeabi_fadd+0x2d0>
100038a4:	2301      	movs	r3, #1
100038a6:	19db      	adds	r3, r3, r7
100038a8:	1c14      	adds	r4, r2, #0
100038aa:	e748      	b.n	1000373e <__aeabi_fadd+0xba>
100038ac:	2b00      	cmp	r3, #0
100038ae:	d122      	bne.n	100038f6 <__aeabi_fadd+0x272>
100038b0:	2f00      	cmp	r7, #0
100038b2:	d04a      	beq.n	1000394a <__aeabi_fadd+0x2c6>
100038b4:	1c3b      	adds	r3, r7, #0
100038b6:	1c0d      	adds	r5, r1, #0
100038b8:	24ff      	movs	r4, #255	; 0xff
100038ba:	e6f9      	b.n	100036b0 <__aeabi_fadd+0x2c>
100038bc:	1c3b      	adds	r3, r7, #0
100038be:	1c14      	adds	r4, r2, #0
100038c0:	1c0d      	adds	r5, r1, #0
100038c2:	e6f5      	b.n	100036b0 <__aeabi_fadd+0x2c>
100038c4:	1c1d      	adds	r5, r3, #0
100038c6:	2420      	movs	r4, #32
100038c8:	40c5      	lsrs	r5, r0
100038ca:	1a20      	subs	r0, r4, r0
100038cc:	4083      	lsls	r3, r0
100038ce:	1e58      	subs	r0, r3, #1
100038d0:	4183      	sbcs	r3, r0
100038d2:	432b      	orrs	r3, r5
100038d4:	e79b      	b.n	1000380e <__aeabi_fadd+0x18a>
100038d6:	2aff      	cmp	r2, #255	; 0xff
100038d8:	d02e      	beq.n	10003938 <__aeabi_fadd+0x2b4>
100038da:	2480      	movs	r4, #128	; 0x80
100038dc:	04e4      	lsls	r4, r4, #19
100038de:	4249      	negs	r1, r1
100038e0:	4323      	orrs	r3, r4
100038e2:	e7dd      	b.n	100038a0 <__aeabi_fadd+0x21c>
100038e4:	2f00      	cmp	r7, #0
100038e6:	d100      	bne.n	100038ea <__aeabi_fadd+0x266>
100038e8:	e6e2      	b.n	100036b0 <__aeabi_fadd+0x2c>
100038ea:	1bda      	subs	r2, r3, r7
100038ec:	0150      	lsls	r0, r2, #5
100038ee:	d53c      	bpl.n	1000396a <__aeabi_fadd+0x2e6>
100038f0:	1afb      	subs	r3, r7, r3
100038f2:	1c0d      	adds	r5, r1, #0
100038f4:	e6dc      	b.n	100036b0 <__aeabi_fadd+0x2c>
100038f6:	24ff      	movs	r4, #255	; 0xff
100038f8:	2f00      	cmp	r7, #0
100038fa:	d100      	bne.n	100038fe <__aeabi_fadd+0x27a>
100038fc:	e6d8      	b.n	100036b0 <__aeabi_fadd+0x2c>
100038fe:	2280      	movs	r2, #128	; 0x80
10003900:	08db      	lsrs	r3, r3, #3
10003902:	03d2      	lsls	r2, r2, #15
10003904:	4213      	tst	r3, r2
10003906:	d004      	beq.n	10003912 <__aeabi_fadd+0x28e>
10003908:	08fe      	lsrs	r6, r7, #3
1000390a:	4216      	tst	r6, r2
1000390c:	d101      	bne.n	10003912 <__aeabi_fadd+0x28e>
1000390e:	1c33      	adds	r3, r6, #0
10003910:	1c0d      	adds	r5, r1, #0
10003912:	00db      	lsls	r3, r3, #3
10003914:	24ff      	movs	r4, #255	; 0xff
10003916:	e6cb      	b.n	100036b0 <__aeabi_fadd+0x2c>
10003918:	2b00      	cmp	r3, #0
1000391a:	d00d      	beq.n	10003938 <__aeabi_fadd+0x2b4>
1000391c:	24ff      	movs	r4, #255	; 0xff
1000391e:	2f00      	cmp	r7, #0
10003920:	d100      	bne.n	10003924 <__aeabi_fadd+0x2a0>
10003922:	e6c5      	b.n	100036b0 <__aeabi_fadd+0x2c>
10003924:	2280      	movs	r2, #128	; 0x80
10003926:	08db      	lsrs	r3, r3, #3
10003928:	03d2      	lsls	r2, r2, #15
1000392a:	4213      	tst	r3, r2
1000392c:	d0f1      	beq.n	10003912 <__aeabi_fadd+0x28e>
1000392e:	08fe      	lsrs	r6, r7, #3
10003930:	4216      	tst	r6, r2
10003932:	d1ee      	bne.n	10003912 <__aeabi_fadd+0x28e>
10003934:	1c33      	adds	r3, r6, #0
10003936:	e7ec      	b.n	10003912 <__aeabi_fadd+0x28e>
10003938:	1c3b      	adds	r3, r7, #0
1000393a:	24ff      	movs	r4, #255	; 0xff
1000393c:	e6b8      	b.n	100036b0 <__aeabi_fadd+0x2c>
1000393e:	1c3b      	adds	r3, r7, #0
10003940:	1c14      	adds	r4, r2, #0
10003942:	e6b5      	b.n	100036b0 <__aeabi_fadd+0x2c>
10003944:	1c23      	adds	r3, r4, #0
10003946:	2000      	movs	r0, #0
10003948:	e6e4      	b.n	10003714 <__aeabi_fadd+0x90>
1000394a:	2380      	movs	r3, #128	; 0x80
1000394c:	2000      	movs	r0, #0
1000394e:	049b      	lsls	r3, r3, #18
10003950:	24ff      	movs	r4, #255	; 0xff
10003952:	e6df      	b.n	10003714 <__aeabi_fadd+0x90>
10003954:	1c1e      	adds	r6, r3, #0
10003956:	2420      	movs	r4, #32
10003958:	40ce      	lsrs	r6, r1
1000395a:	1a61      	subs	r1, r4, r1
1000395c:	408b      	lsls	r3, r1
1000395e:	1e59      	subs	r1, r3, #1
10003960:	418b      	sbcs	r3, r1
10003962:	4333      	orrs	r3, r6
10003964:	e79f      	b.n	100038a6 <__aeabi_fadd+0x222>
10003966:	1c3b      	adds	r3, r7, #0
10003968:	e6a2      	b.n	100036b0 <__aeabi_fadd+0x2c>
1000396a:	1e13      	subs	r3, r2, #0
1000396c:	d000      	beq.n	10003970 <__aeabi_fadd+0x2ec>
1000396e:	e6ce      	b.n	1000370e <__aeabi_fadd+0x8a>
10003970:	2300      	movs	r3, #0
10003972:	2000      	movs	r0, #0
10003974:	e6ce      	b.n	10003714 <__aeabi_fadd+0x90>
10003976:	46c0      	nop			; (mov r8, r8)
10003978:	fbffffff 	.word	0xfbffffff

1000397c <__aeabi_fmul>:
1000397c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000397e:	465f      	mov	r7, fp
10003980:	4656      	mov	r6, sl
10003982:	464d      	mov	r5, r9
10003984:	4644      	mov	r4, r8
10003986:	b4f0      	push	{r4, r5, r6, r7}
10003988:	0245      	lsls	r5, r0, #9
1000398a:	0046      	lsls	r6, r0, #1
1000398c:	0fc4      	lsrs	r4, r0, #31
1000398e:	b083      	sub	sp, #12
10003990:	1c0f      	adds	r7, r1, #0
10003992:	0a6d      	lsrs	r5, r5, #9
10003994:	0e36      	lsrs	r6, r6, #24
10003996:	46a3      	mov	fp, r4
10003998:	d045      	beq.n	10003a26 <__aeabi_fmul+0xaa>
1000399a:	2eff      	cmp	r6, #255	; 0xff
1000399c:	d025      	beq.n	100039ea <__aeabi_fmul+0x6e>
1000399e:	2380      	movs	r3, #128	; 0x80
100039a0:	041b      	lsls	r3, r3, #16
100039a2:	431d      	orrs	r5, r3
100039a4:	2300      	movs	r3, #0
100039a6:	469a      	mov	sl, r3
100039a8:	00ed      	lsls	r5, r5, #3
100039aa:	3e7f      	subs	r6, #127	; 0x7f
100039ac:	9301      	str	r3, [sp, #4]
100039ae:	027b      	lsls	r3, r7, #9
100039b0:	0a5b      	lsrs	r3, r3, #9
100039b2:	4698      	mov	r8, r3
100039b4:	0078      	lsls	r0, r7, #1
100039b6:	0ffb      	lsrs	r3, r7, #31
100039b8:	0e00      	lsrs	r0, r0, #24
100039ba:	4699      	mov	r9, r3
100039bc:	d040      	beq.n	10003a40 <__aeabi_fmul+0xc4>
100039be:	28ff      	cmp	r0, #255	; 0xff
100039c0:	d038      	beq.n	10003a34 <__aeabi_fmul+0xb8>
100039c2:	2380      	movs	r3, #128	; 0x80
100039c4:	4642      	mov	r2, r8
100039c6:	041b      	lsls	r3, r3, #16
100039c8:	4313      	orrs	r3, r2
100039ca:	00db      	lsls	r3, r3, #3
100039cc:	4698      	mov	r8, r3
100039ce:	2300      	movs	r3, #0
100039d0:	387f      	subs	r0, #127	; 0x7f
100039d2:	464a      	mov	r2, r9
100039d4:	9f01      	ldr	r7, [sp, #4]
100039d6:	1830      	adds	r0, r6, r0
100039d8:	4062      	eors	r2, r4
100039da:	1c41      	adds	r1, r0, #1
100039dc:	431f      	orrs	r7, r3
100039de:	2f0f      	cmp	r7, #15
100039e0:	d869      	bhi.n	10003ab6 <__aeabi_fmul+0x13a>
100039e2:	4e7d      	ldr	r6, [pc, #500]	; (10003bd8 <__aeabi_fmul+0x25c>)
100039e4:	00bf      	lsls	r7, r7, #2
100039e6:	59f6      	ldr	r6, [r6, r7]
100039e8:	46b7      	mov	pc, r6
100039ea:	2d00      	cmp	r5, #0
100039ec:	d145      	bne.n	10003a7a <__aeabi_fmul+0xfe>
100039ee:	2308      	movs	r3, #8
100039f0:	9301      	str	r3, [sp, #4]
100039f2:	3b06      	subs	r3, #6
100039f4:	469a      	mov	sl, r3
100039f6:	e7da      	b.n	100039ae <__aeabi_fmul+0x32>
100039f8:	4693      	mov	fp, r2
100039fa:	4653      	mov	r3, sl
100039fc:	2b02      	cmp	r3, #2
100039fe:	d12f      	bne.n	10003a60 <__aeabi_fmul+0xe4>
10003a00:	465b      	mov	r3, fp
10003a02:	2401      	movs	r4, #1
10003a04:	2500      	movs	r5, #0
10003a06:	401c      	ands	r4, r3
10003a08:	23ff      	movs	r3, #255	; 0xff
10003a0a:	026d      	lsls	r5, r5, #9
10003a0c:	05db      	lsls	r3, r3, #23
10003a0e:	0a6d      	lsrs	r5, r5, #9
10003a10:	07e4      	lsls	r4, r4, #31
10003a12:	431d      	orrs	r5, r3
10003a14:	4325      	orrs	r5, r4
10003a16:	1c28      	adds	r0, r5, #0
10003a18:	b003      	add	sp, #12
10003a1a:	bc3c      	pop	{r2, r3, r4, r5}
10003a1c:	4690      	mov	r8, r2
10003a1e:	4699      	mov	r9, r3
10003a20:	46a2      	mov	sl, r4
10003a22:	46ab      	mov	fp, r5
10003a24:	bdf0      	pop	{r4, r5, r6, r7, pc}
10003a26:	2d00      	cmp	r5, #0
10003a28:	d12c      	bne.n	10003a84 <__aeabi_fmul+0x108>
10003a2a:	2304      	movs	r3, #4
10003a2c:	9301      	str	r3, [sp, #4]
10003a2e:	3b03      	subs	r3, #3
10003a30:	469a      	mov	sl, r3
10003a32:	e7bc      	b.n	100039ae <__aeabi_fmul+0x32>
10003a34:	4643      	mov	r3, r8
10003a36:	425a      	negs	r2, r3
10003a38:	4153      	adcs	r3, r2
10003a3a:	2203      	movs	r2, #3
10003a3c:	1ad3      	subs	r3, r2, r3
10003a3e:	e7c8      	b.n	100039d2 <__aeabi_fmul+0x56>
10003a40:	4642      	mov	r2, r8
10003a42:	2301      	movs	r3, #1
10003a44:	2a00      	cmp	r2, #0
10003a46:	d0c4      	beq.n	100039d2 <__aeabi_fmul+0x56>
10003a48:	4640      	mov	r0, r8
10003a4a:	f001 f949 	bl	10004ce0 <__clzsi2>
10003a4e:	4642      	mov	r2, r8
10003a50:	1f43      	subs	r3, r0, #5
10003a52:	409a      	lsls	r2, r3
10003a54:	2376      	movs	r3, #118	; 0x76
10003a56:	425b      	negs	r3, r3
10003a58:	1a18      	subs	r0, r3, r0
10003a5a:	4690      	mov	r8, r2
10003a5c:	2300      	movs	r3, #0
10003a5e:	e7b8      	b.n	100039d2 <__aeabi_fmul+0x56>
10003a60:	2b03      	cmp	r3, #3
10003a62:	d100      	bne.n	10003a66 <__aeabi_fmul+0xea>
10003a64:	e0ad      	b.n	10003bc2 <__aeabi_fmul+0x246>
10003a66:	2b01      	cmp	r3, #1
10003a68:	d000      	beq.n	10003a6c <__aeabi_fmul+0xf0>
10003a6a:	e08c      	b.n	10003b86 <__aeabi_fmul+0x20a>
10003a6c:	465b      	mov	r3, fp
10003a6e:	4654      	mov	r4, sl
10003a70:	401c      	ands	r4, r3
10003a72:	b2e4      	uxtb	r4, r4
10003a74:	2300      	movs	r3, #0
10003a76:	2500      	movs	r5, #0
10003a78:	e7c7      	b.n	10003a0a <__aeabi_fmul+0x8e>
10003a7a:	230c      	movs	r3, #12
10003a7c:	9301      	str	r3, [sp, #4]
10003a7e:	3b09      	subs	r3, #9
10003a80:	469a      	mov	sl, r3
10003a82:	e794      	b.n	100039ae <__aeabi_fmul+0x32>
10003a84:	1c28      	adds	r0, r5, #0
10003a86:	f001 f92b 	bl	10004ce0 <__clzsi2>
10003a8a:	2676      	movs	r6, #118	; 0x76
10003a8c:	1f43      	subs	r3, r0, #5
10003a8e:	409d      	lsls	r5, r3
10003a90:	2300      	movs	r3, #0
10003a92:	4276      	negs	r6, r6
10003a94:	1a36      	subs	r6, r6, r0
10003a96:	9301      	str	r3, [sp, #4]
10003a98:	469a      	mov	sl, r3
10003a9a:	e788      	b.n	100039ae <__aeabi_fmul+0x32>
10003a9c:	2580      	movs	r5, #128	; 0x80
10003a9e:	2400      	movs	r4, #0
10003aa0:	03ed      	lsls	r5, r5, #15
10003aa2:	23ff      	movs	r3, #255	; 0xff
10003aa4:	e7b1      	b.n	10003a0a <__aeabi_fmul+0x8e>
10003aa6:	4645      	mov	r5, r8
10003aa8:	46cb      	mov	fp, r9
10003aaa:	469a      	mov	sl, r3
10003aac:	e7a5      	b.n	100039fa <__aeabi_fmul+0x7e>
10003aae:	4645      	mov	r5, r8
10003ab0:	4693      	mov	fp, r2
10003ab2:	469a      	mov	sl, r3
10003ab4:	e7a1      	b.n	100039fa <__aeabi_fmul+0x7e>
10003ab6:	4643      	mov	r3, r8
10003ab8:	042c      	lsls	r4, r5, #16
10003aba:	0c1b      	lsrs	r3, r3, #16
10003abc:	469c      	mov	ip, r3
10003abe:	0c23      	lsrs	r3, r4, #16
10003ac0:	4644      	mov	r4, r8
10003ac2:	0426      	lsls	r6, r4, #16
10003ac4:	1c1c      	adds	r4, r3, #0
10003ac6:	0c36      	lsrs	r6, r6, #16
10003ac8:	0c2f      	lsrs	r7, r5, #16
10003aca:	4374      	muls	r4, r6
10003acc:	1c35      	adds	r5, r6, #0
10003ace:	4666      	mov	r6, ip
10003ad0:	437d      	muls	r5, r7
10003ad2:	4373      	muls	r3, r6
10003ad4:	4377      	muls	r7, r6
10003ad6:	18eb      	adds	r3, r5, r3
10003ad8:	0c26      	lsrs	r6, r4, #16
10003ada:	199e      	adds	r6, r3, r6
10003adc:	42b5      	cmp	r5, r6
10003ade:	d903      	bls.n	10003ae8 <__aeabi_fmul+0x16c>
10003ae0:	2380      	movs	r3, #128	; 0x80
10003ae2:	025b      	lsls	r3, r3, #9
10003ae4:	469c      	mov	ip, r3
10003ae6:	4467      	add	r7, ip
10003ae8:	0424      	lsls	r4, r4, #16
10003aea:	0433      	lsls	r3, r6, #16
10003aec:	0c24      	lsrs	r4, r4, #16
10003aee:	191b      	adds	r3, r3, r4
10003af0:	019d      	lsls	r5, r3, #6
10003af2:	1e6c      	subs	r4, r5, #1
10003af4:	41a5      	sbcs	r5, r4
10003af6:	0e9b      	lsrs	r3, r3, #26
10003af8:	0c36      	lsrs	r6, r6, #16
10003afa:	432b      	orrs	r3, r5
10003afc:	19bd      	adds	r5, r7, r6
10003afe:	01ad      	lsls	r5, r5, #6
10003b00:	431d      	orrs	r5, r3
10003b02:	012b      	lsls	r3, r5, #4
10003b04:	d504      	bpl.n	10003b10 <__aeabi_fmul+0x194>
10003b06:	2301      	movs	r3, #1
10003b08:	0868      	lsrs	r0, r5, #1
10003b0a:	401d      	ands	r5, r3
10003b0c:	4305      	orrs	r5, r0
10003b0e:	1c08      	adds	r0, r1, #0
10003b10:	1c03      	adds	r3, r0, #0
10003b12:	337f      	adds	r3, #127	; 0x7f
10003b14:	2b00      	cmp	r3, #0
10003b16:	dd2c      	ble.n	10003b72 <__aeabi_fmul+0x1f6>
10003b18:	0769      	lsls	r1, r5, #29
10003b1a:	d004      	beq.n	10003b26 <__aeabi_fmul+0x1aa>
10003b1c:	210f      	movs	r1, #15
10003b1e:	4029      	ands	r1, r5
10003b20:	2904      	cmp	r1, #4
10003b22:	d000      	beq.n	10003b26 <__aeabi_fmul+0x1aa>
10003b24:	3504      	adds	r5, #4
10003b26:	0129      	lsls	r1, r5, #4
10003b28:	d503      	bpl.n	10003b32 <__aeabi_fmul+0x1b6>
10003b2a:	4b2c      	ldr	r3, [pc, #176]	; (10003bdc <__aeabi_fmul+0x260>)
10003b2c:	401d      	ands	r5, r3
10003b2e:	1c03      	adds	r3, r0, #0
10003b30:	3380      	adds	r3, #128	; 0x80
10003b32:	2bfe      	cmp	r3, #254	; 0xfe
10003b34:	dd17      	ble.n	10003b66 <__aeabi_fmul+0x1ea>
10003b36:	2401      	movs	r4, #1
10003b38:	23ff      	movs	r3, #255	; 0xff
10003b3a:	4014      	ands	r4, r2
10003b3c:	2500      	movs	r5, #0
10003b3e:	e764      	b.n	10003a0a <__aeabi_fmul+0x8e>
10003b40:	2080      	movs	r0, #128	; 0x80
10003b42:	03c0      	lsls	r0, r0, #15
10003b44:	4205      	tst	r5, r0
10003b46:	d009      	beq.n	10003b5c <__aeabi_fmul+0x1e0>
10003b48:	4643      	mov	r3, r8
10003b4a:	4203      	tst	r3, r0
10003b4c:	d106      	bne.n	10003b5c <__aeabi_fmul+0x1e0>
10003b4e:	4645      	mov	r5, r8
10003b50:	4305      	orrs	r5, r0
10003b52:	026d      	lsls	r5, r5, #9
10003b54:	0a6d      	lsrs	r5, r5, #9
10003b56:	464c      	mov	r4, r9
10003b58:	23ff      	movs	r3, #255	; 0xff
10003b5a:	e756      	b.n	10003a0a <__aeabi_fmul+0x8e>
10003b5c:	4305      	orrs	r5, r0
10003b5e:	026d      	lsls	r5, r5, #9
10003b60:	0a6d      	lsrs	r5, r5, #9
10003b62:	23ff      	movs	r3, #255	; 0xff
10003b64:	e751      	b.n	10003a0a <__aeabi_fmul+0x8e>
10003b66:	2401      	movs	r4, #1
10003b68:	01ad      	lsls	r5, r5, #6
10003b6a:	0a6d      	lsrs	r5, r5, #9
10003b6c:	b2db      	uxtb	r3, r3
10003b6e:	4014      	ands	r4, r2
10003b70:	e74b      	b.n	10003a0a <__aeabi_fmul+0x8e>
10003b72:	237e      	movs	r3, #126	; 0x7e
10003b74:	425b      	negs	r3, r3
10003b76:	1a1b      	subs	r3, r3, r0
10003b78:	2b1b      	cmp	r3, #27
10003b7a:	dd07      	ble.n	10003b8c <__aeabi_fmul+0x210>
10003b7c:	2401      	movs	r4, #1
10003b7e:	2300      	movs	r3, #0
10003b80:	4014      	ands	r4, r2
10003b82:	2500      	movs	r5, #0
10003b84:	e741      	b.n	10003a0a <__aeabi_fmul+0x8e>
10003b86:	1c08      	adds	r0, r1, #0
10003b88:	465a      	mov	r2, fp
10003b8a:	e7c1      	b.n	10003b10 <__aeabi_fmul+0x194>
10003b8c:	309e      	adds	r0, #158	; 0x9e
10003b8e:	1c29      	adds	r1, r5, #0
10003b90:	4085      	lsls	r5, r0
10003b92:	40d9      	lsrs	r1, r3
10003b94:	1e68      	subs	r0, r5, #1
10003b96:	4185      	sbcs	r5, r0
10003b98:	430d      	orrs	r5, r1
10003b9a:	076b      	lsls	r3, r5, #29
10003b9c:	d004      	beq.n	10003ba8 <__aeabi_fmul+0x22c>
10003b9e:	230f      	movs	r3, #15
10003ba0:	402b      	ands	r3, r5
10003ba2:	2b04      	cmp	r3, #4
10003ba4:	d000      	beq.n	10003ba8 <__aeabi_fmul+0x22c>
10003ba6:	3504      	adds	r5, #4
10003ba8:	016b      	lsls	r3, r5, #5
10003baa:	d504      	bpl.n	10003bb6 <__aeabi_fmul+0x23a>
10003bac:	2401      	movs	r4, #1
10003bae:	2301      	movs	r3, #1
10003bb0:	4014      	ands	r4, r2
10003bb2:	2500      	movs	r5, #0
10003bb4:	e729      	b.n	10003a0a <__aeabi_fmul+0x8e>
10003bb6:	2401      	movs	r4, #1
10003bb8:	01ad      	lsls	r5, r5, #6
10003bba:	0a6d      	lsrs	r5, r5, #9
10003bbc:	4014      	ands	r4, r2
10003bbe:	2300      	movs	r3, #0
10003bc0:	e723      	b.n	10003a0a <__aeabi_fmul+0x8e>
10003bc2:	2380      	movs	r3, #128	; 0x80
10003bc4:	03db      	lsls	r3, r3, #15
10003bc6:	431d      	orrs	r5, r3
10003bc8:	2401      	movs	r4, #1
10003bca:	465b      	mov	r3, fp
10003bcc:	026d      	lsls	r5, r5, #9
10003bce:	4023      	ands	r3, r4
10003bd0:	1c1c      	adds	r4, r3, #0
10003bd2:	0a6d      	lsrs	r5, r5, #9
10003bd4:	23ff      	movs	r3, #255	; 0xff
10003bd6:	e718      	b.n	10003a0a <__aeabi_fmul+0x8e>
10003bd8:	10005168 	.word	0x10005168
10003bdc:	f7ffffff 	.word	0xf7ffffff

10003be0 <__aeabi_fsub>:
10003be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10003be2:	004a      	lsls	r2, r1, #1
10003be4:	0243      	lsls	r3, r0, #9
10003be6:	0044      	lsls	r4, r0, #1
10003be8:	024d      	lsls	r5, r1, #9
10003bea:	0fc0      	lsrs	r0, r0, #31
10003bec:	0e24      	lsrs	r4, r4, #24
10003bee:	1c06      	adds	r6, r0, #0
10003bf0:	099b      	lsrs	r3, r3, #6
10003bf2:	0e12      	lsrs	r2, r2, #24
10003bf4:	0fc9      	lsrs	r1, r1, #31
10003bf6:	09ad      	lsrs	r5, r5, #6
10003bf8:	2aff      	cmp	r2, #255	; 0xff
10003bfa:	d100      	bne.n	10003bfe <__aeabi_fsub+0x1e>
10003bfc:	e075      	b.n	10003cea <__aeabi_fsub+0x10a>
10003bfe:	2701      	movs	r7, #1
10003c00:	4079      	eors	r1, r7
10003c02:	4288      	cmp	r0, r1
10003c04:	d050      	beq.n	10003ca8 <__aeabi_fsub+0xc8>
10003c06:	1aa0      	subs	r0, r4, r2
10003c08:	2800      	cmp	r0, #0
10003c0a:	dc00      	bgt.n	10003c0e <__aeabi_fsub+0x2e>
10003c0c:	e08f      	b.n	10003d2e <__aeabi_fsub+0x14e>
10003c0e:	2a00      	cmp	r2, #0
10003c10:	d11e      	bne.n	10003c50 <__aeabi_fsub+0x70>
10003c12:	2d00      	cmp	r5, #0
10003c14:	d000      	beq.n	10003c18 <__aeabi_fsub+0x38>
10003c16:	e075      	b.n	10003d04 <__aeabi_fsub+0x124>
10003c18:	075a      	lsls	r2, r3, #29
10003c1a:	d004      	beq.n	10003c26 <__aeabi_fsub+0x46>
10003c1c:	220f      	movs	r2, #15
10003c1e:	401a      	ands	r2, r3
10003c20:	2a04      	cmp	r2, #4
10003c22:	d000      	beq.n	10003c26 <__aeabi_fsub+0x46>
10003c24:	3304      	adds	r3, #4
10003c26:	2280      	movs	r2, #128	; 0x80
10003c28:	2001      	movs	r0, #1
10003c2a:	04d2      	lsls	r2, r2, #19
10003c2c:	401a      	ands	r2, r3
10003c2e:	4030      	ands	r0, r6
10003c30:	2a00      	cmp	r2, #0
10003c32:	d032      	beq.n	10003c9a <__aeabi_fsub+0xba>
10003c34:	3401      	adds	r4, #1
10003c36:	2cff      	cmp	r4, #255	; 0xff
10003c38:	d100      	bne.n	10003c3c <__aeabi_fsub+0x5c>
10003c3a:	e084      	b.n	10003d46 <__aeabi_fsub+0x166>
10003c3c:	019b      	lsls	r3, r3, #6
10003c3e:	0a5b      	lsrs	r3, r3, #9
10003c40:	b2e4      	uxtb	r4, r4
10003c42:	025b      	lsls	r3, r3, #9
10003c44:	05e4      	lsls	r4, r4, #23
10003c46:	0a5b      	lsrs	r3, r3, #9
10003c48:	4323      	orrs	r3, r4
10003c4a:	07c0      	lsls	r0, r0, #31
10003c4c:	4318      	orrs	r0, r3
10003c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10003c50:	2cff      	cmp	r4, #255	; 0xff
10003c52:	d0e1      	beq.n	10003c18 <__aeabi_fsub+0x38>
10003c54:	2280      	movs	r2, #128	; 0x80
10003c56:	04d2      	lsls	r2, r2, #19
10003c58:	4315      	orrs	r5, r2
10003c5a:	281b      	cmp	r0, #27
10003c5c:	dd7a      	ble.n	10003d54 <__aeabi_fsub+0x174>
10003c5e:	2501      	movs	r5, #1
10003c60:	1b5b      	subs	r3, r3, r5
10003c62:	015a      	lsls	r2, r3, #5
10003c64:	d55d      	bpl.n	10003d22 <__aeabi_fsub+0x142>
10003c66:	019b      	lsls	r3, r3, #6
10003c68:	099f      	lsrs	r7, r3, #6
10003c6a:	1c38      	adds	r0, r7, #0
10003c6c:	f001 f838 	bl	10004ce0 <__clzsi2>
10003c70:	3805      	subs	r0, #5
10003c72:	4087      	lsls	r7, r0
10003c74:	4284      	cmp	r4, r0
10003c76:	dc69      	bgt.n	10003d4c <__aeabi_fsub+0x16c>
10003c78:	1b00      	subs	r0, r0, r4
10003c7a:	241f      	movs	r4, #31
10003c7c:	1c3a      	adds	r2, r7, #0
10003c7e:	1c43      	adds	r3, r0, #1
10003c80:	1a20      	subs	r0, r4, r0
10003c82:	40da      	lsrs	r2, r3
10003c84:	4087      	lsls	r7, r0
10003c86:	1c13      	adds	r3, r2, #0
10003c88:	1e7c      	subs	r4, r7, #1
10003c8a:	41a7      	sbcs	r7, r4
10003c8c:	2400      	movs	r4, #0
10003c8e:	433b      	orrs	r3, r7
10003c90:	e7c2      	b.n	10003c18 <__aeabi_fsub+0x38>
10003c92:	1e13      	subs	r3, r2, #0
10003c94:	d145      	bne.n	10003d22 <__aeabi_fsub+0x142>
10003c96:	2300      	movs	r3, #0
10003c98:	2000      	movs	r0, #0
10003c9a:	08db      	lsrs	r3, r3, #3
10003c9c:	2cff      	cmp	r4, #255	; 0xff
10003c9e:	d028      	beq.n	10003cf2 <__aeabi_fsub+0x112>
10003ca0:	025b      	lsls	r3, r3, #9
10003ca2:	0a5b      	lsrs	r3, r3, #9
10003ca4:	b2e4      	uxtb	r4, r4
10003ca6:	e7cc      	b.n	10003c42 <__aeabi_fsub+0x62>
10003ca8:	1aa1      	subs	r1, r4, r2
10003caa:	2900      	cmp	r1, #0
10003cac:	dd5b      	ble.n	10003d66 <__aeabi_fsub+0x186>
10003cae:	2a00      	cmp	r2, #0
10003cb0:	d02e      	beq.n	10003d10 <__aeabi_fsub+0x130>
10003cb2:	2cff      	cmp	r4, #255	; 0xff
10003cb4:	d0b0      	beq.n	10003c18 <__aeabi_fsub+0x38>
10003cb6:	2280      	movs	r2, #128	; 0x80
10003cb8:	04d2      	lsls	r2, r2, #19
10003cba:	4315      	orrs	r5, r2
10003cbc:	291b      	cmp	r1, #27
10003cbe:	dc74      	bgt.n	10003daa <__aeabi_fsub+0x1ca>
10003cc0:	1c2f      	adds	r7, r5, #0
10003cc2:	2220      	movs	r2, #32
10003cc4:	40cf      	lsrs	r7, r1
10003cc6:	1a51      	subs	r1, r2, r1
10003cc8:	408d      	lsls	r5, r1
10003cca:	1e69      	subs	r1, r5, #1
10003ccc:	418d      	sbcs	r5, r1
10003cce:	433d      	orrs	r5, r7
10003cd0:	195b      	adds	r3, r3, r5
10003cd2:	015a      	lsls	r2, r3, #5
10003cd4:	d525      	bpl.n	10003d22 <__aeabi_fsub+0x142>
10003cd6:	3401      	adds	r4, #1
10003cd8:	2cff      	cmp	r4, #255	; 0xff
10003cda:	d074      	beq.n	10003dc6 <__aeabi_fsub+0x1e6>
10003cdc:	2101      	movs	r1, #1
10003cde:	4a7e      	ldr	r2, [pc, #504]	; (10003ed8 <__aeabi_fsub+0x2f8>)
10003ce0:	4019      	ands	r1, r3
10003ce2:	4013      	ands	r3, r2
10003ce4:	085b      	lsrs	r3, r3, #1
10003ce6:	430b      	orrs	r3, r1
10003ce8:	e796      	b.n	10003c18 <__aeabi_fsub+0x38>
10003cea:	2d00      	cmp	r5, #0
10003cec:	d000      	beq.n	10003cf0 <__aeabi_fsub+0x110>
10003cee:	e788      	b.n	10003c02 <__aeabi_fsub+0x22>
10003cf0:	e785      	b.n	10003bfe <__aeabi_fsub+0x1e>
10003cf2:	2b00      	cmp	r3, #0
10003cf4:	d027      	beq.n	10003d46 <__aeabi_fsub+0x166>
10003cf6:	2280      	movs	r2, #128	; 0x80
10003cf8:	03d2      	lsls	r2, r2, #15
10003cfa:	4313      	orrs	r3, r2
10003cfc:	025b      	lsls	r3, r3, #9
10003cfe:	0a5b      	lsrs	r3, r3, #9
10003d00:	24ff      	movs	r4, #255	; 0xff
10003d02:	e79e      	b.n	10003c42 <__aeabi_fsub+0x62>
10003d04:	3801      	subs	r0, #1
10003d06:	2800      	cmp	r0, #0
10003d08:	d0aa      	beq.n	10003c60 <__aeabi_fsub+0x80>
10003d0a:	2cff      	cmp	r4, #255	; 0xff
10003d0c:	d1a5      	bne.n	10003c5a <__aeabi_fsub+0x7a>
10003d0e:	e783      	b.n	10003c18 <__aeabi_fsub+0x38>
10003d10:	2d00      	cmp	r5, #0
10003d12:	d100      	bne.n	10003d16 <__aeabi_fsub+0x136>
10003d14:	e780      	b.n	10003c18 <__aeabi_fsub+0x38>
10003d16:	3901      	subs	r1, #1
10003d18:	2900      	cmp	r1, #0
10003d1a:	d0d9      	beq.n	10003cd0 <__aeabi_fsub+0xf0>
10003d1c:	2cff      	cmp	r4, #255	; 0xff
10003d1e:	d1cd      	bne.n	10003cbc <__aeabi_fsub+0xdc>
10003d20:	e77a      	b.n	10003c18 <__aeabi_fsub+0x38>
10003d22:	075a      	lsls	r2, r3, #29
10003d24:	d000      	beq.n	10003d28 <__aeabi_fsub+0x148>
10003d26:	e779      	b.n	10003c1c <__aeabi_fsub+0x3c>
10003d28:	2001      	movs	r0, #1
10003d2a:	4030      	ands	r0, r6
10003d2c:	e7b5      	b.n	10003c9a <__aeabi_fsub+0xba>
10003d2e:	2800      	cmp	r0, #0
10003d30:	d125      	bne.n	10003d7e <__aeabi_fsub+0x19e>
10003d32:	1c62      	adds	r2, r4, #1
10003d34:	b2d2      	uxtb	r2, r2
10003d36:	2a01      	cmp	r2, #1
10003d38:	dd55      	ble.n	10003de6 <__aeabi_fsub+0x206>
10003d3a:	1b5f      	subs	r7, r3, r5
10003d3c:	017a      	lsls	r2, r7, #5
10003d3e:	d52d      	bpl.n	10003d9c <__aeabi_fsub+0x1bc>
10003d40:	1aef      	subs	r7, r5, r3
10003d42:	1c0e      	adds	r6, r1, #0
10003d44:	e791      	b.n	10003c6a <__aeabi_fsub+0x8a>
10003d46:	24ff      	movs	r4, #255	; 0xff
10003d48:	2300      	movs	r3, #0
10003d4a:	e77a      	b.n	10003c42 <__aeabi_fsub+0x62>
10003d4c:	4b62      	ldr	r3, [pc, #392]	; (10003ed8 <__aeabi_fsub+0x2f8>)
10003d4e:	1a24      	subs	r4, r4, r0
10003d50:	403b      	ands	r3, r7
10003d52:	e761      	b.n	10003c18 <__aeabi_fsub+0x38>
10003d54:	1c29      	adds	r1, r5, #0
10003d56:	2220      	movs	r2, #32
10003d58:	40c1      	lsrs	r1, r0
10003d5a:	1a10      	subs	r0, r2, r0
10003d5c:	4085      	lsls	r5, r0
10003d5e:	1e68      	subs	r0, r5, #1
10003d60:	4185      	sbcs	r5, r0
10003d62:	430d      	orrs	r5, r1
10003d64:	e77c      	b.n	10003c60 <__aeabi_fsub+0x80>
10003d66:	2900      	cmp	r1, #0
10003d68:	d146      	bne.n	10003df8 <__aeabi_fsub+0x218>
10003d6a:	1c62      	adds	r2, r4, #1
10003d6c:	b2d1      	uxtb	r1, r2
10003d6e:	2901      	cmp	r1, #1
10003d70:	dd2b      	ble.n	10003dca <__aeabi_fsub+0x1ea>
10003d72:	2aff      	cmp	r2, #255	; 0xff
10003d74:	d026      	beq.n	10003dc4 <__aeabi_fsub+0x1e4>
10003d76:	18eb      	adds	r3, r5, r3
10003d78:	085b      	lsrs	r3, r3, #1
10003d7a:	1c14      	adds	r4, r2, #0
10003d7c:	e74c      	b.n	10003c18 <__aeabi_fsub+0x38>
10003d7e:	2c00      	cmp	r4, #0
10003d80:	d015      	beq.n	10003dae <__aeabi_fsub+0x1ce>
10003d82:	2aff      	cmp	r2, #255	; 0xff
10003d84:	d01a      	beq.n	10003dbc <__aeabi_fsub+0x1dc>
10003d86:	2480      	movs	r4, #128	; 0x80
10003d88:	04e4      	lsls	r4, r4, #19
10003d8a:	4240      	negs	r0, r0
10003d8c:	4323      	orrs	r3, r4
10003d8e:	281b      	cmp	r0, #27
10003d90:	dd4d      	ble.n	10003e2e <__aeabi_fsub+0x24e>
10003d92:	2301      	movs	r3, #1
10003d94:	1aeb      	subs	r3, r5, r3
10003d96:	1c14      	adds	r4, r2, #0
10003d98:	1c0e      	adds	r6, r1, #0
10003d9a:	e762      	b.n	10003c62 <__aeabi_fsub+0x82>
10003d9c:	2f00      	cmp	r7, #0
10003d9e:	d000      	beq.n	10003da2 <__aeabi_fsub+0x1c2>
10003da0:	e763      	b.n	10003c6a <__aeabi_fsub+0x8a>
10003da2:	2300      	movs	r3, #0
10003da4:	2000      	movs	r0, #0
10003da6:	2400      	movs	r4, #0
10003da8:	e777      	b.n	10003c9a <__aeabi_fsub+0xba>
10003daa:	2501      	movs	r5, #1
10003dac:	e790      	b.n	10003cd0 <__aeabi_fsub+0xf0>
10003dae:	2b00      	cmp	r3, #0
10003db0:	d039      	beq.n	10003e26 <__aeabi_fsub+0x246>
10003db2:	43c0      	mvns	r0, r0
10003db4:	2800      	cmp	r0, #0
10003db6:	d0ed      	beq.n	10003d94 <__aeabi_fsub+0x1b4>
10003db8:	2aff      	cmp	r2, #255	; 0xff
10003dba:	d1e8      	bne.n	10003d8e <__aeabi_fsub+0x1ae>
10003dbc:	1c2b      	adds	r3, r5, #0
10003dbe:	24ff      	movs	r4, #255	; 0xff
10003dc0:	1c0e      	adds	r6, r1, #0
10003dc2:	e729      	b.n	10003c18 <__aeabi_fsub+0x38>
10003dc4:	24ff      	movs	r4, #255	; 0xff
10003dc6:	2300      	movs	r3, #0
10003dc8:	e767      	b.n	10003c9a <__aeabi_fsub+0xba>
10003dca:	2c00      	cmp	r4, #0
10003dcc:	d15a      	bne.n	10003e84 <__aeabi_fsub+0x2a4>
10003dce:	2b00      	cmp	r3, #0
10003dd0:	d07f      	beq.n	10003ed2 <__aeabi_fsub+0x2f2>
10003dd2:	2d00      	cmp	r5, #0
10003dd4:	d100      	bne.n	10003dd8 <__aeabi_fsub+0x1f8>
10003dd6:	e71f      	b.n	10003c18 <__aeabi_fsub+0x38>
10003dd8:	195b      	adds	r3, r3, r5
10003dda:	015a      	lsls	r2, r3, #5
10003ddc:	d5a1      	bpl.n	10003d22 <__aeabi_fsub+0x142>
10003dde:	4a3e      	ldr	r2, [pc, #248]	; (10003ed8 <__aeabi_fsub+0x2f8>)
10003de0:	3401      	adds	r4, #1
10003de2:	4013      	ands	r3, r2
10003de4:	e718      	b.n	10003c18 <__aeabi_fsub+0x38>
10003de6:	2c00      	cmp	r4, #0
10003de8:	d115      	bne.n	10003e16 <__aeabi_fsub+0x236>
10003dea:	2b00      	cmp	r3, #0
10003dec:	d12f      	bne.n	10003e4e <__aeabi_fsub+0x26e>
10003dee:	2d00      	cmp	r5, #0
10003df0:	d05e      	beq.n	10003eb0 <__aeabi_fsub+0x2d0>
10003df2:	1c2b      	adds	r3, r5, #0
10003df4:	1c0e      	adds	r6, r1, #0
10003df6:	e70f      	b.n	10003c18 <__aeabi_fsub+0x38>
10003df8:	2c00      	cmp	r4, #0
10003dfa:	d121      	bne.n	10003e40 <__aeabi_fsub+0x260>
10003dfc:	2b00      	cmp	r3, #0
10003dfe:	d054      	beq.n	10003eaa <__aeabi_fsub+0x2ca>
10003e00:	43c9      	mvns	r1, r1
10003e02:	2900      	cmp	r1, #0
10003e04:	d004      	beq.n	10003e10 <__aeabi_fsub+0x230>
10003e06:	2aff      	cmp	r2, #255	; 0xff
10003e08:	d04c      	beq.n	10003ea4 <__aeabi_fsub+0x2c4>
10003e0a:	291b      	cmp	r1, #27
10003e0c:	dd58      	ble.n	10003ec0 <__aeabi_fsub+0x2e0>
10003e0e:	2301      	movs	r3, #1
10003e10:	195b      	adds	r3, r3, r5
10003e12:	1c14      	adds	r4, r2, #0
10003e14:	e75d      	b.n	10003cd2 <__aeabi_fsub+0xf2>
10003e16:	2b00      	cmp	r3, #0
10003e18:	d123      	bne.n	10003e62 <__aeabi_fsub+0x282>
10003e1a:	2d00      	cmp	r5, #0
10003e1c:	d04b      	beq.n	10003eb6 <__aeabi_fsub+0x2d6>
10003e1e:	1c2b      	adds	r3, r5, #0
10003e20:	1c0e      	adds	r6, r1, #0
10003e22:	24ff      	movs	r4, #255	; 0xff
10003e24:	e6f8      	b.n	10003c18 <__aeabi_fsub+0x38>
10003e26:	1c2b      	adds	r3, r5, #0
10003e28:	1c14      	adds	r4, r2, #0
10003e2a:	1c0e      	adds	r6, r1, #0
10003e2c:	e6f4      	b.n	10003c18 <__aeabi_fsub+0x38>
10003e2e:	1c1e      	adds	r6, r3, #0
10003e30:	2420      	movs	r4, #32
10003e32:	40c6      	lsrs	r6, r0
10003e34:	1a20      	subs	r0, r4, r0
10003e36:	4083      	lsls	r3, r0
10003e38:	1e58      	subs	r0, r3, #1
10003e3a:	4183      	sbcs	r3, r0
10003e3c:	4333      	orrs	r3, r6
10003e3e:	e7a9      	b.n	10003d94 <__aeabi_fsub+0x1b4>
10003e40:	2aff      	cmp	r2, #255	; 0xff
10003e42:	d02f      	beq.n	10003ea4 <__aeabi_fsub+0x2c4>
10003e44:	2480      	movs	r4, #128	; 0x80
10003e46:	04e4      	lsls	r4, r4, #19
10003e48:	4249      	negs	r1, r1
10003e4a:	4323      	orrs	r3, r4
10003e4c:	e7dd      	b.n	10003e0a <__aeabi_fsub+0x22a>
10003e4e:	2d00      	cmp	r5, #0
10003e50:	d100      	bne.n	10003e54 <__aeabi_fsub+0x274>
10003e52:	e6e1      	b.n	10003c18 <__aeabi_fsub+0x38>
10003e54:	1b5a      	subs	r2, r3, r5
10003e56:	0150      	lsls	r0, r2, #5
10003e58:	d400      	bmi.n	10003e5c <__aeabi_fsub+0x27c>
10003e5a:	e71a      	b.n	10003c92 <__aeabi_fsub+0xb2>
10003e5c:	1aeb      	subs	r3, r5, r3
10003e5e:	1c0e      	adds	r6, r1, #0
10003e60:	e6da      	b.n	10003c18 <__aeabi_fsub+0x38>
10003e62:	24ff      	movs	r4, #255	; 0xff
10003e64:	2d00      	cmp	r5, #0
10003e66:	d100      	bne.n	10003e6a <__aeabi_fsub+0x28a>
10003e68:	e6d6      	b.n	10003c18 <__aeabi_fsub+0x38>
10003e6a:	2280      	movs	r2, #128	; 0x80
10003e6c:	08db      	lsrs	r3, r3, #3
10003e6e:	03d2      	lsls	r2, r2, #15
10003e70:	4213      	tst	r3, r2
10003e72:	d004      	beq.n	10003e7e <__aeabi_fsub+0x29e>
10003e74:	08ed      	lsrs	r5, r5, #3
10003e76:	4215      	tst	r5, r2
10003e78:	d101      	bne.n	10003e7e <__aeabi_fsub+0x29e>
10003e7a:	1c2b      	adds	r3, r5, #0
10003e7c:	1c0e      	adds	r6, r1, #0
10003e7e:	00db      	lsls	r3, r3, #3
10003e80:	24ff      	movs	r4, #255	; 0xff
10003e82:	e6c9      	b.n	10003c18 <__aeabi_fsub+0x38>
10003e84:	2b00      	cmp	r3, #0
10003e86:	d00d      	beq.n	10003ea4 <__aeabi_fsub+0x2c4>
10003e88:	24ff      	movs	r4, #255	; 0xff
10003e8a:	2d00      	cmp	r5, #0
10003e8c:	d100      	bne.n	10003e90 <__aeabi_fsub+0x2b0>
10003e8e:	e6c3      	b.n	10003c18 <__aeabi_fsub+0x38>
10003e90:	2280      	movs	r2, #128	; 0x80
10003e92:	08db      	lsrs	r3, r3, #3
10003e94:	03d2      	lsls	r2, r2, #15
10003e96:	4213      	tst	r3, r2
10003e98:	d0f1      	beq.n	10003e7e <__aeabi_fsub+0x29e>
10003e9a:	08ed      	lsrs	r5, r5, #3
10003e9c:	4215      	tst	r5, r2
10003e9e:	d1ee      	bne.n	10003e7e <__aeabi_fsub+0x29e>
10003ea0:	1c2b      	adds	r3, r5, #0
10003ea2:	e7ec      	b.n	10003e7e <__aeabi_fsub+0x29e>
10003ea4:	1c2b      	adds	r3, r5, #0
10003ea6:	24ff      	movs	r4, #255	; 0xff
10003ea8:	e6b6      	b.n	10003c18 <__aeabi_fsub+0x38>
10003eaa:	1c2b      	adds	r3, r5, #0
10003eac:	1c14      	adds	r4, r2, #0
10003eae:	e6b3      	b.n	10003c18 <__aeabi_fsub+0x38>
10003eb0:	1c23      	adds	r3, r4, #0
10003eb2:	2000      	movs	r0, #0
10003eb4:	e6f1      	b.n	10003c9a <__aeabi_fsub+0xba>
10003eb6:	2380      	movs	r3, #128	; 0x80
10003eb8:	2000      	movs	r0, #0
10003eba:	049b      	lsls	r3, r3, #18
10003ebc:	24ff      	movs	r4, #255	; 0xff
10003ebe:	e6ec      	b.n	10003c9a <__aeabi_fsub+0xba>
10003ec0:	1c1f      	adds	r7, r3, #0
10003ec2:	2420      	movs	r4, #32
10003ec4:	40cf      	lsrs	r7, r1
10003ec6:	1a61      	subs	r1, r4, r1
10003ec8:	408b      	lsls	r3, r1
10003eca:	1e59      	subs	r1, r3, #1
10003ecc:	418b      	sbcs	r3, r1
10003ece:	433b      	orrs	r3, r7
10003ed0:	e79e      	b.n	10003e10 <__aeabi_fsub+0x230>
10003ed2:	1c2b      	adds	r3, r5, #0
10003ed4:	e6a0      	b.n	10003c18 <__aeabi_fsub+0x38>
10003ed6:	46c0      	nop			; (mov r8, r8)
10003ed8:	fbffffff 	.word	0xfbffffff

10003edc <__aeabi_ui2f>:
10003edc:	b510      	push	{r4, lr}
10003ede:	1e04      	subs	r4, r0, #0
10003ee0:	d035      	beq.n	10003f4e <__aeabi_ui2f+0x72>
10003ee2:	f000 fefd 	bl	10004ce0 <__clzsi2>
10003ee6:	219e      	movs	r1, #158	; 0x9e
10003ee8:	1a09      	subs	r1, r1, r0
10003eea:	2996      	cmp	r1, #150	; 0x96
10003eec:	dc09      	bgt.n	10003f02 <__aeabi_ui2f+0x26>
10003eee:	2808      	cmp	r0, #8
10003ef0:	dd30      	ble.n	10003f54 <__aeabi_ui2f+0x78>
10003ef2:	1c02      	adds	r2, r0, #0
10003ef4:	1c23      	adds	r3, r4, #0
10003ef6:	3a08      	subs	r2, #8
10003ef8:	4093      	lsls	r3, r2
10003efa:	025b      	lsls	r3, r3, #9
10003efc:	0a5b      	lsrs	r3, r3, #9
10003efe:	b2c8      	uxtb	r0, r1
10003f00:	e020      	b.n	10003f44 <__aeabi_ui2f+0x68>
10003f02:	2999      	cmp	r1, #153	; 0x99
10003f04:	dd0c      	ble.n	10003f20 <__aeabi_ui2f+0x44>
10003f06:	2205      	movs	r2, #5
10003f08:	1c23      	adds	r3, r4, #0
10003f0a:	1a12      	subs	r2, r2, r0
10003f0c:	40d3      	lsrs	r3, r2
10003f0e:	1c1a      	adds	r2, r3, #0
10003f10:	1c03      	adds	r3, r0, #0
10003f12:	331b      	adds	r3, #27
10003f14:	409c      	lsls	r4, r3
10003f16:	1c23      	adds	r3, r4, #0
10003f18:	1e5c      	subs	r4, r3, #1
10003f1a:	41a3      	sbcs	r3, r4
10003f1c:	4313      	orrs	r3, r2
10003f1e:	1c1c      	adds	r4, r3, #0
10003f20:	2805      	cmp	r0, #5
10003f22:	dd01      	ble.n	10003f28 <__aeabi_ui2f+0x4c>
10003f24:	1f43      	subs	r3, r0, #5
10003f26:	409c      	lsls	r4, r3
10003f28:	4b0f      	ldr	r3, [pc, #60]	; (10003f68 <__aeabi_ui2f+0x8c>)
10003f2a:	4023      	ands	r3, r4
10003f2c:	0762      	lsls	r2, r4, #29
10003f2e:	d004      	beq.n	10003f3a <__aeabi_ui2f+0x5e>
10003f30:	220f      	movs	r2, #15
10003f32:	4014      	ands	r4, r2
10003f34:	2c04      	cmp	r4, #4
10003f36:	d000      	beq.n	10003f3a <__aeabi_ui2f+0x5e>
10003f38:	3304      	adds	r3, #4
10003f3a:	015a      	lsls	r2, r3, #5
10003f3c:	d40e      	bmi.n	10003f5c <__aeabi_ui2f+0x80>
10003f3e:	019b      	lsls	r3, r3, #6
10003f40:	0a5b      	lsrs	r3, r3, #9
10003f42:	b2c8      	uxtb	r0, r1
10003f44:	025b      	lsls	r3, r3, #9
10003f46:	0a5b      	lsrs	r3, r3, #9
10003f48:	05c0      	lsls	r0, r0, #23
10003f4a:	4318      	orrs	r0, r3
10003f4c:	bd10      	pop	{r4, pc}
10003f4e:	2000      	movs	r0, #0
10003f50:	2300      	movs	r3, #0
10003f52:	e7f7      	b.n	10003f44 <__aeabi_ui2f+0x68>
10003f54:	0263      	lsls	r3, r4, #9
10003f56:	0a5b      	lsrs	r3, r3, #9
10003f58:	b2c8      	uxtb	r0, r1
10003f5a:	e7f3      	b.n	10003f44 <__aeabi_ui2f+0x68>
10003f5c:	219f      	movs	r1, #159	; 0x9f
10003f5e:	4a02      	ldr	r2, [pc, #8]	; (10003f68 <__aeabi_ui2f+0x8c>)
10003f60:	1a09      	subs	r1, r1, r0
10003f62:	4013      	ands	r3, r2
10003f64:	e7eb      	b.n	10003f3e <__aeabi_ui2f+0x62>
10003f66:	46c0      	nop			; (mov r8, r8)
10003f68:	fbffffff 	.word	0xfbffffff

10003f6c <__aeabi_dmul>:
10003f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
10003f6e:	465f      	mov	r7, fp
10003f70:	4656      	mov	r6, sl
10003f72:	464d      	mov	r5, r9
10003f74:	4644      	mov	r4, r8
10003f76:	b4f0      	push	{r4, r5, r6, r7}
10003f78:	1c05      	adds	r5, r0, #0
10003f7a:	1c06      	adds	r6, r0, #0
10003f7c:	0308      	lsls	r0, r1, #12
10003f7e:	b087      	sub	sp, #28
10003f80:	4699      	mov	r9, r3
10003f82:	004f      	lsls	r7, r1, #1
10003f84:	0b03      	lsrs	r3, r0, #12
10003f86:	0fcc      	lsrs	r4, r1, #31
10003f88:	4692      	mov	sl, r2
10003f8a:	469b      	mov	fp, r3
10003f8c:	0d7f      	lsrs	r7, r7, #21
10003f8e:	9401      	str	r4, [sp, #4]
10003f90:	d067      	beq.n	10004062 <__aeabi_dmul+0xf6>
10003f92:	4b6c      	ldr	r3, [pc, #432]	; (10004144 <__aeabi_dmul+0x1d8>)
10003f94:	429f      	cmp	r7, r3
10003f96:	d036      	beq.n	10004006 <__aeabi_dmul+0x9a>
10003f98:	2080      	movs	r0, #128	; 0x80
10003f9a:	465b      	mov	r3, fp
10003f9c:	0340      	lsls	r0, r0, #13
10003f9e:	4318      	orrs	r0, r3
10003fa0:	00c0      	lsls	r0, r0, #3
10003fa2:	0f6b      	lsrs	r3, r5, #29
10003fa4:	4318      	orrs	r0, r3
10003fa6:	4b68      	ldr	r3, [pc, #416]	; (10004148 <__aeabi_dmul+0x1dc>)
10003fa8:	4683      	mov	fp, r0
10003faa:	469c      	mov	ip, r3
10003fac:	2300      	movs	r3, #0
10003fae:	4698      	mov	r8, r3
10003fb0:	00ee      	lsls	r6, r5, #3
10003fb2:	4467      	add	r7, ip
10003fb4:	9300      	str	r3, [sp, #0]
10003fb6:	464b      	mov	r3, r9
10003fb8:	4649      	mov	r1, r9
10003fba:	031d      	lsls	r5, r3, #12
10003fbc:	0fc9      	lsrs	r1, r1, #31
10003fbe:	005b      	lsls	r3, r3, #1
10003fc0:	4652      	mov	r2, sl
10003fc2:	0b2d      	lsrs	r5, r5, #12
10003fc4:	0d5b      	lsrs	r3, r3, #21
10003fc6:	4689      	mov	r9, r1
10003fc8:	d100      	bne.n	10003fcc <__aeabi_dmul+0x60>
10003fca:	e06e      	b.n	100040aa <__aeabi_dmul+0x13e>
10003fcc:	495d      	ldr	r1, [pc, #372]	; (10004144 <__aeabi_dmul+0x1d8>)
10003fce:	428b      	cmp	r3, r1
10003fd0:	d064      	beq.n	1000409c <__aeabi_dmul+0x130>
10003fd2:	2080      	movs	r0, #128	; 0x80
10003fd4:	495c      	ldr	r1, [pc, #368]	; (10004148 <__aeabi_dmul+0x1dc>)
10003fd6:	0340      	lsls	r0, r0, #13
10003fd8:	468c      	mov	ip, r1
10003fda:	2100      	movs	r1, #0
10003fdc:	4305      	orrs	r5, r0
10003fde:	00ed      	lsls	r5, r5, #3
10003fe0:	0f50      	lsrs	r0, r2, #29
10003fe2:	4305      	orrs	r5, r0
10003fe4:	00d2      	lsls	r2, r2, #3
10003fe6:	4463      	add	r3, ip
10003fe8:	4648      	mov	r0, r9
10003fea:	18ff      	adds	r7, r7, r3
10003fec:	1c7b      	adds	r3, r7, #1
10003fee:	469a      	mov	sl, r3
10003ff0:	9b00      	ldr	r3, [sp, #0]
10003ff2:	4060      	eors	r0, r4
10003ff4:	9002      	str	r0, [sp, #8]
10003ff6:	430b      	orrs	r3, r1
10003ff8:	2b0f      	cmp	r3, #15
10003ffa:	d900      	bls.n	10003ffe <__aeabi_dmul+0x92>
10003ffc:	e0ac      	b.n	10004158 <__aeabi_dmul+0x1ec>
10003ffe:	4853      	ldr	r0, [pc, #332]	; (1000414c <__aeabi_dmul+0x1e0>)
10004000:	009b      	lsls	r3, r3, #2
10004002:	58c3      	ldr	r3, [r0, r3]
10004004:	469f      	mov	pc, r3
10004006:	465b      	mov	r3, fp
10004008:	431d      	orrs	r5, r3
1000400a:	d000      	beq.n	1000400e <__aeabi_dmul+0xa2>
1000400c:	e082      	b.n	10004114 <__aeabi_dmul+0x1a8>
1000400e:	2308      	movs	r3, #8
10004010:	9300      	str	r3, [sp, #0]
10004012:	2300      	movs	r3, #0
10004014:	469b      	mov	fp, r3
10004016:	3302      	adds	r3, #2
10004018:	2600      	movs	r6, #0
1000401a:	4698      	mov	r8, r3
1000401c:	e7cb      	b.n	10003fb6 <__aeabi_dmul+0x4a>
1000401e:	9b02      	ldr	r3, [sp, #8]
10004020:	9301      	str	r3, [sp, #4]
10004022:	4643      	mov	r3, r8
10004024:	2b02      	cmp	r3, #2
10004026:	d159      	bne.n	100040dc <__aeabi_dmul+0x170>
10004028:	2401      	movs	r4, #1
1000402a:	2500      	movs	r5, #0
1000402c:	2600      	movs	r6, #0
1000402e:	9b01      	ldr	r3, [sp, #4]
10004030:	401c      	ands	r4, r3
10004032:	4b44      	ldr	r3, [pc, #272]	; (10004144 <__aeabi_dmul+0x1d8>)
10004034:	2100      	movs	r1, #0
10004036:	032d      	lsls	r5, r5, #12
10004038:	0d0a      	lsrs	r2, r1, #20
1000403a:	0512      	lsls	r2, r2, #20
1000403c:	0b2d      	lsrs	r5, r5, #12
1000403e:	4315      	orrs	r5, r2
10004040:	4a43      	ldr	r2, [pc, #268]	; (10004150 <__aeabi_dmul+0x1e4>)
10004042:	051b      	lsls	r3, r3, #20
10004044:	4015      	ands	r5, r2
10004046:	431d      	orrs	r5, r3
10004048:	006d      	lsls	r5, r5, #1
1000404a:	07e4      	lsls	r4, r4, #31
1000404c:	086d      	lsrs	r5, r5, #1
1000404e:	4325      	orrs	r5, r4
10004050:	1c30      	adds	r0, r6, #0
10004052:	1c29      	adds	r1, r5, #0
10004054:	b007      	add	sp, #28
10004056:	bc3c      	pop	{r2, r3, r4, r5}
10004058:	4690      	mov	r8, r2
1000405a:	4699      	mov	r9, r3
1000405c:	46a2      	mov	sl, r4
1000405e:	46ab      	mov	fp, r5
10004060:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004062:	432b      	orrs	r3, r5
10004064:	d04e      	beq.n	10004104 <__aeabi_dmul+0x198>
10004066:	465b      	mov	r3, fp
10004068:	2b00      	cmp	r3, #0
1000406a:	d100      	bne.n	1000406e <__aeabi_dmul+0x102>
1000406c:	e185      	b.n	1000437a <__aeabi_dmul+0x40e>
1000406e:	4658      	mov	r0, fp
10004070:	f000 fe36 	bl	10004ce0 <__clzsi2>
10004074:	1c02      	adds	r2, r0, #0
10004076:	2328      	movs	r3, #40	; 0x28
10004078:	1c29      	adds	r1, r5, #0
1000407a:	1a9b      	subs	r3, r3, r2
1000407c:	1c16      	adds	r6, r2, #0
1000407e:	4658      	mov	r0, fp
10004080:	40d9      	lsrs	r1, r3
10004082:	3e08      	subs	r6, #8
10004084:	40b0      	lsls	r0, r6
10004086:	1c0b      	adds	r3, r1, #0
10004088:	40b5      	lsls	r5, r6
1000408a:	4303      	orrs	r3, r0
1000408c:	469b      	mov	fp, r3
1000408e:	1c2e      	adds	r6, r5, #0
10004090:	2300      	movs	r3, #0
10004092:	4f30      	ldr	r7, [pc, #192]	; (10004154 <__aeabi_dmul+0x1e8>)
10004094:	9300      	str	r3, [sp, #0]
10004096:	1abf      	subs	r7, r7, r2
10004098:	4698      	mov	r8, r3
1000409a:	e78c      	b.n	10003fb6 <__aeabi_dmul+0x4a>
1000409c:	4651      	mov	r1, sl
1000409e:	4329      	orrs	r1, r5
100040a0:	d12e      	bne.n	10004100 <__aeabi_dmul+0x194>
100040a2:	2500      	movs	r5, #0
100040a4:	2200      	movs	r2, #0
100040a6:	2102      	movs	r1, #2
100040a8:	e79e      	b.n	10003fe8 <__aeabi_dmul+0x7c>
100040aa:	4651      	mov	r1, sl
100040ac:	4329      	orrs	r1, r5
100040ae:	d023      	beq.n	100040f8 <__aeabi_dmul+0x18c>
100040b0:	2d00      	cmp	r5, #0
100040b2:	d100      	bne.n	100040b6 <__aeabi_dmul+0x14a>
100040b4:	e154      	b.n	10004360 <__aeabi_dmul+0x3f4>
100040b6:	1c28      	adds	r0, r5, #0
100040b8:	f000 fe12 	bl	10004ce0 <__clzsi2>
100040bc:	1c03      	adds	r3, r0, #0
100040be:	2128      	movs	r1, #40	; 0x28
100040c0:	4650      	mov	r0, sl
100040c2:	1ac9      	subs	r1, r1, r3
100040c4:	1c1a      	adds	r2, r3, #0
100040c6:	40c8      	lsrs	r0, r1
100040c8:	4651      	mov	r1, sl
100040ca:	3a08      	subs	r2, #8
100040cc:	4091      	lsls	r1, r2
100040ce:	4095      	lsls	r5, r2
100040d0:	1c0a      	adds	r2, r1, #0
100040d2:	4305      	orrs	r5, r0
100040d4:	481f      	ldr	r0, [pc, #124]	; (10004154 <__aeabi_dmul+0x1e8>)
100040d6:	2100      	movs	r1, #0
100040d8:	1ac3      	subs	r3, r0, r3
100040da:	e785      	b.n	10003fe8 <__aeabi_dmul+0x7c>
100040dc:	2b03      	cmp	r3, #3
100040de:	d100      	bne.n	100040e2 <__aeabi_dmul+0x176>
100040e0:	e1c2      	b.n	10004468 <__aeabi_dmul+0x4fc>
100040e2:	2b01      	cmp	r3, #1
100040e4:	d000      	beq.n	100040e8 <__aeabi_dmul+0x17c>
100040e6:	e16d      	b.n	100043c4 <__aeabi_dmul+0x458>
100040e8:	4644      	mov	r4, r8
100040ea:	9b01      	ldr	r3, [sp, #4]
100040ec:	2500      	movs	r5, #0
100040ee:	401c      	ands	r4, r3
100040f0:	b2e4      	uxtb	r4, r4
100040f2:	2300      	movs	r3, #0
100040f4:	2600      	movs	r6, #0
100040f6:	e79d      	b.n	10004034 <__aeabi_dmul+0xc8>
100040f8:	2500      	movs	r5, #0
100040fa:	2200      	movs	r2, #0
100040fc:	2101      	movs	r1, #1
100040fe:	e773      	b.n	10003fe8 <__aeabi_dmul+0x7c>
10004100:	2103      	movs	r1, #3
10004102:	e771      	b.n	10003fe8 <__aeabi_dmul+0x7c>
10004104:	2304      	movs	r3, #4
10004106:	9300      	str	r3, [sp, #0]
10004108:	2300      	movs	r3, #0
1000410a:	469b      	mov	fp, r3
1000410c:	3301      	adds	r3, #1
1000410e:	2600      	movs	r6, #0
10004110:	4698      	mov	r8, r3
10004112:	e750      	b.n	10003fb6 <__aeabi_dmul+0x4a>
10004114:	230c      	movs	r3, #12
10004116:	9300      	str	r3, [sp, #0]
10004118:	3b09      	subs	r3, #9
1000411a:	4698      	mov	r8, r3
1000411c:	e74b      	b.n	10003fb6 <__aeabi_dmul+0x4a>
1000411e:	2580      	movs	r5, #128	; 0x80
10004120:	2400      	movs	r4, #0
10004122:	032d      	lsls	r5, r5, #12
10004124:	2600      	movs	r6, #0
10004126:	4b07      	ldr	r3, [pc, #28]	; (10004144 <__aeabi_dmul+0x1d8>)
10004128:	e784      	b.n	10004034 <__aeabi_dmul+0xc8>
1000412a:	464b      	mov	r3, r9
1000412c:	46ab      	mov	fp, r5
1000412e:	1c16      	adds	r6, r2, #0
10004130:	9301      	str	r3, [sp, #4]
10004132:	4688      	mov	r8, r1
10004134:	e775      	b.n	10004022 <__aeabi_dmul+0xb6>
10004136:	9b02      	ldr	r3, [sp, #8]
10004138:	46ab      	mov	fp, r5
1000413a:	1c16      	adds	r6, r2, #0
1000413c:	9301      	str	r3, [sp, #4]
1000413e:	4688      	mov	r8, r1
10004140:	e76f      	b.n	10004022 <__aeabi_dmul+0xb6>
10004142:	46c0      	nop			; (mov r8, r8)
10004144:	000007ff 	.word	0x000007ff
10004148:	fffffc01 	.word	0xfffffc01
1000414c:	100051a8 	.word	0x100051a8
10004150:	800fffff 	.word	0x800fffff
10004154:	fffffc0d 	.word	0xfffffc0d
10004158:	0c33      	lsrs	r3, r6, #16
1000415a:	0436      	lsls	r6, r6, #16
1000415c:	0c36      	lsrs	r6, r6, #16
1000415e:	469c      	mov	ip, r3
10004160:	1c33      	adds	r3, r6, #0
10004162:	0c14      	lsrs	r4, r2, #16
10004164:	0412      	lsls	r2, r2, #16
10004166:	0c12      	lsrs	r2, r2, #16
10004168:	4353      	muls	r3, r2
1000416a:	4698      	mov	r8, r3
1000416c:	4663      	mov	r3, ip
1000416e:	4353      	muls	r3, r2
10004170:	4699      	mov	r9, r3
10004172:	4663      	mov	r3, ip
10004174:	4363      	muls	r3, r4
10004176:	9301      	str	r3, [sp, #4]
10004178:	1c33      	adds	r3, r6, #0
1000417a:	4641      	mov	r1, r8
1000417c:	4363      	muls	r3, r4
1000417e:	0c09      	lsrs	r1, r1, #16
10004180:	444b      	add	r3, r9
10004182:	185b      	adds	r3, r3, r1
10004184:	4599      	cmp	r9, r3
10004186:	d905      	bls.n	10004194 <__aeabi_dmul+0x228>
10004188:	2080      	movs	r0, #128	; 0x80
1000418a:	0240      	lsls	r0, r0, #9
1000418c:	4681      	mov	r9, r0
1000418e:	9901      	ldr	r1, [sp, #4]
10004190:	4449      	add	r1, r9
10004192:	9101      	str	r1, [sp, #4]
10004194:	0c19      	lsrs	r1, r3, #16
10004196:	9103      	str	r1, [sp, #12]
10004198:	4641      	mov	r1, r8
1000419a:	0409      	lsls	r1, r1, #16
1000419c:	0c09      	lsrs	r1, r1, #16
1000419e:	041b      	lsls	r3, r3, #16
100041a0:	185b      	adds	r3, r3, r1
100041a2:	9304      	str	r3, [sp, #16]
100041a4:	0c2b      	lsrs	r3, r5, #16
100041a6:	4698      	mov	r8, r3
100041a8:	1c33      	adds	r3, r6, #0
100041aa:	042d      	lsls	r5, r5, #16
100041ac:	0c29      	lsrs	r1, r5, #16
100041ae:	434b      	muls	r3, r1
100041b0:	4660      	mov	r0, ip
100041b2:	9300      	str	r3, [sp, #0]
100041b4:	4643      	mov	r3, r8
100041b6:	4665      	mov	r5, ip
100041b8:	4358      	muls	r0, r3
100041ba:	435e      	muls	r6, r3
100041bc:	9b00      	ldr	r3, [sp, #0]
100041be:	434d      	muls	r5, r1
100041c0:	0c1b      	lsrs	r3, r3, #16
100041c2:	4699      	mov	r9, r3
100041c4:	19ae      	adds	r6, r5, r6
100041c6:	444e      	add	r6, r9
100041c8:	4684      	mov	ip, r0
100041ca:	42b5      	cmp	r5, r6
100041cc:	d903      	bls.n	100041d6 <__aeabi_dmul+0x26a>
100041ce:	2380      	movs	r3, #128	; 0x80
100041d0:	025b      	lsls	r3, r3, #9
100041d2:	4699      	mov	r9, r3
100041d4:	44cc      	add	ip, r9
100041d6:	0c35      	lsrs	r5, r6, #16
100041d8:	1c2b      	adds	r3, r5, #0
100041da:	9803      	ldr	r0, [sp, #12]
100041dc:	4463      	add	r3, ip
100041de:	4684      	mov	ip, r0
100041e0:	9305      	str	r3, [sp, #20]
100041e2:	9b00      	ldr	r3, [sp, #0]
100041e4:	0436      	lsls	r6, r6, #16
100041e6:	041b      	lsls	r3, r3, #16
100041e8:	0c1b      	lsrs	r3, r3, #16
100041ea:	18f3      	adds	r3, r6, r3
100041ec:	449c      	add	ip, r3
100041ee:	4660      	mov	r0, ip
100041f0:	9003      	str	r0, [sp, #12]
100041f2:	4658      	mov	r0, fp
100041f4:	0405      	lsls	r5, r0, #16
100041f6:	0c06      	lsrs	r6, r0, #16
100041f8:	0c28      	lsrs	r0, r5, #16
100041fa:	4684      	mov	ip, r0
100041fc:	4350      	muls	r0, r2
100041fe:	1c35      	adds	r5, r6, #0
10004200:	4681      	mov	r9, r0
10004202:	4660      	mov	r0, ip
10004204:	4365      	muls	r5, r4
10004206:	4344      	muls	r4, r0
10004208:	4648      	mov	r0, r9
1000420a:	0c00      	lsrs	r0, r0, #16
1000420c:	4683      	mov	fp, r0
1000420e:	4372      	muls	r2, r6
10004210:	1914      	adds	r4, r2, r4
10004212:	445c      	add	r4, fp
10004214:	42a2      	cmp	r2, r4
10004216:	d903      	bls.n	10004220 <__aeabi_dmul+0x2b4>
10004218:	2280      	movs	r2, #128	; 0x80
1000421a:	0252      	lsls	r2, r2, #9
1000421c:	4693      	mov	fp, r2
1000421e:	445d      	add	r5, fp
10004220:	0c22      	lsrs	r2, r4, #16
10004222:	18ad      	adds	r5, r5, r2
10004224:	464a      	mov	r2, r9
10004226:	0412      	lsls	r2, r2, #16
10004228:	0c12      	lsrs	r2, r2, #16
1000422a:	0424      	lsls	r4, r4, #16
1000422c:	4640      	mov	r0, r8
1000422e:	18a4      	adds	r4, r4, r2
10004230:	4662      	mov	r2, ip
10004232:	434a      	muls	r2, r1
10004234:	4371      	muls	r1, r6
10004236:	4346      	muls	r6, r0
10004238:	4660      	mov	r0, ip
1000423a:	9600      	str	r6, [sp, #0]
1000423c:	4646      	mov	r6, r8
1000423e:	4370      	muls	r0, r6
10004240:	4680      	mov	r8, r0
10004242:	0c10      	lsrs	r0, r2, #16
10004244:	4684      	mov	ip, r0
10004246:	4488      	add	r8, r1
10004248:	44e0      	add	r8, ip
1000424a:	4541      	cmp	r1, r8
1000424c:	d905      	bls.n	1000425a <__aeabi_dmul+0x2ee>
1000424e:	2180      	movs	r1, #128	; 0x80
10004250:	0249      	lsls	r1, r1, #9
10004252:	468c      	mov	ip, r1
10004254:	9900      	ldr	r1, [sp, #0]
10004256:	4461      	add	r1, ip
10004258:	9100      	str	r1, [sp, #0]
1000425a:	9801      	ldr	r0, [sp, #4]
1000425c:	9903      	ldr	r1, [sp, #12]
1000425e:	4684      	mov	ip, r0
10004260:	4461      	add	r1, ip
10004262:	4299      	cmp	r1, r3
10004264:	419b      	sbcs	r3, r3
10004266:	425b      	negs	r3, r3
10004268:	4699      	mov	r9, r3
1000426a:	9805      	ldr	r0, [sp, #20]
1000426c:	4643      	mov	r3, r8
1000426e:	4684      	mov	ip, r0
10004270:	0412      	lsls	r2, r2, #16
10004272:	0c12      	lsrs	r2, r2, #16
10004274:	041b      	lsls	r3, r3, #16
10004276:	189b      	adds	r3, r3, r2
10004278:	4463      	add	r3, ip
1000427a:	469c      	mov	ip, r3
1000427c:	46ab      	mov	fp, r5
1000427e:	4283      	cmp	r3, r0
10004280:	419b      	sbcs	r3, r3
10004282:	4640      	mov	r0, r8
10004284:	190a      	adds	r2, r1, r4
10004286:	44cc      	add	ip, r9
10004288:	42a2      	cmp	r2, r4
1000428a:	4189      	sbcs	r1, r1
1000428c:	44e3      	add	fp, ip
1000428e:	45cc      	cmp	ip, r9
10004290:	41b6      	sbcs	r6, r6
10004292:	465c      	mov	r4, fp
10004294:	0c00      	lsrs	r0, r0, #16
10004296:	4680      	mov	r8, r0
10004298:	4249      	negs	r1, r1
1000429a:	4276      	negs	r6, r6
1000429c:	425b      	negs	r3, r3
1000429e:	1864      	adds	r4, r4, r1
100042a0:	4333      	orrs	r3, r6
100042a2:	4498      	add	r8, r3
100042a4:	428c      	cmp	r4, r1
100042a6:	4189      	sbcs	r1, r1
100042a8:	45ab      	cmp	fp, r5
100042aa:	419b      	sbcs	r3, r3
100042ac:	4249      	negs	r1, r1
100042ae:	425b      	negs	r3, r3
100042b0:	4319      	orrs	r1, r3
100042b2:	1c0d      	adds	r5, r1, #0
100042b4:	9b00      	ldr	r3, [sp, #0]
100042b6:	4445      	add	r5, r8
100042b8:	18ee      	adds	r6, r5, r3
100042ba:	0276      	lsls	r6, r6, #9
100042bc:	0de5      	lsrs	r5, r4, #23
100042be:	432e      	orrs	r6, r5
100042c0:	46b3      	mov	fp, r6
100042c2:	9b04      	ldr	r3, [sp, #16]
100042c4:	0256      	lsls	r6, r2, #9
100042c6:	431e      	orrs	r6, r3
100042c8:	1e73      	subs	r3, r6, #1
100042ca:	419e      	sbcs	r6, r3
100042cc:	465b      	mov	r3, fp
100042ce:	0dd2      	lsrs	r2, r2, #23
100042d0:	4332      	orrs	r2, r6
100042d2:	0266      	lsls	r6, r4, #9
100042d4:	4316      	orrs	r6, r2
100042d6:	01db      	lsls	r3, r3, #7
100042d8:	d50a      	bpl.n	100042f0 <__aeabi_dmul+0x384>
100042da:	2301      	movs	r3, #1
100042dc:	4033      	ands	r3, r6
100042de:	0876      	lsrs	r6, r6, #1
100042e0:	431e      	orrs	r6, r3
100042e2:	465b      	mov	r3, fp
100042e4:	07db      	lsls	r3, r3, #31
100042e6:	431e      	orrs	r6, r3
100042e8:	465b      	mov	r3, fp
100042ea:	085b      	lsrs	r3, r3, #1
100042ec:	469b      	mov	fp, r3
100042ee:	4657      	mov	r7, sl
100042f0:	4b63      	ldr	r3, [pc, #396]	; (10004480 <__aeabi_dmul+0x514>)
100042f2:	18fb      	adds	r3, r7, r3
100042f4:	2b00      	cmp	r3, #0
100042f6:	dd5a      	ble.n	100043ae <__aeabi_dmul+0x442>
100042f8:	0772      	lsls	r2, r6, #29
100042fa:	d009      	beq.n	10004310 <__aeabi_dmul+0x3a4>
100042fc:	220f      	movs	r2, #15
100042fe:	4032      	ands	r2, r6
10004300:	2a04      	cmp	r2, #4
10004302:	d005      	beq.n	10004310 <__aeabi_dmul+0x3a4>
10004304:	1d32      	adds	r2, r6, #4
10004306:	42b2      	cmp	r2, r6
10004308:	41b6      	sbcs	r6, r6
1000430a:	4276      	negs	r6, r6
1000430c:	44b3      	add	fp, r6
1000430e:	1c16      	adds	r6, r2, #0
10004310:	465a      	mov	r2, fp
10004312:	01d2      	lsls	r2, r2, #7
10004314:	d506      	bpl.n	10004324 <__aeabi_dmul+0x3b8>
10004316:	465a      	mov	r2, fp
10004318:	4b5a      	ldr	r3, [pc, #360]	; (10004484 <__aeabi_dmul+0x518>)
1000431a:	401a      	ands	r2, r3
1000431c:	2380      	movs	r3, #128	; 0x80
1000431e:	4693      	mov	fp, r2
10004320:	00db      	lsls	r3, r3, #3
10004322:	18fb      	adds	r3, r7, r3
10004324:	4a58      	ldr	r2, [pc, #352]	; (10004488 <__aeabi_dmul+0x51c>)
10004326:	4293      	cmp	r3, r2
10004328:	dd34      	ble.n	10004394 <__aeabi_dmul+0x428>
1000432a:	2401      	movs	r4, #1
1000432c:	9b02      	ldr	r3, [sp, #8]
1000432e:	2500      	movs	r5, #0
10004330:	401c      	ands	r4, r3
10004332:	2600      	movs	r6, #0
10004334:	4b55      	ldr	r3, [pc, #340]	; (1000448c <__aeabi_dmul+0x520>)
10004336:	e67d      	b.n	10004034 <__aeabi_dmul+0xc8>
10004338:	2080      	movs	r0, #128	; 0x80
1000433a:	465b      	mov	r3, fp
1000433c:	0300      	lsls	r0, r0, #12
1000433e:	4203      	tst	r3, r0
10004340:	d008      	beq.n	10004354 <__aeabi_dmul+0x3e8>
10004342:	4205      	tst	r5, r0
10004344:	d106      	bne.n	10004354 <__aeabi_dmul+0x3e8>
10004346:	4305      	orrs	r5, r0
10004348:	032d      	lsls	r5, r5, #12
1000434a:	0b2d      	lsrs	r5, r5, #12
1000434c:	464c      	mov	r4, r9
1000434e:	1c16      	adds	r6, r2, #0
10004350:	4b4e      	ldr	r3, [pc, #312]	; (1000448c <__aeabi_dmul+0x520>)
10004352:	e66f      	b.n	10004034 <__aeabi_dmul+0xc8>
10004354:	465d      	mov	r5, fp
10004356:	4305      	orrs	r5, r0
10004358:	032d      	lsls	r5, r5, #12
1000435a:	0b2d      	lsrs	r5, r5, #12
1000435c:	4b4b      	ldr	r3, [pc, #300]	; (1000448c <__aeabi_dmul+0x520>)
1000435e:	e669      	b.n	10004034 <__aeabi_dmul+0xc8>
10004360:	4650      	mov	r0, sl
10004362:	f000 fcbd 	bl	10004ce0 <__clzsi2>
10004366:	1c03      	adds	r3, r0, #0
10004368:	3320      	adds	r3, #32
1000436a:	2b27      	cmp	r3, #39	; 0x27
1000436c:	dc00      	bgt.n	10004370 <__aeabi_dmul+0x404>
1000436e:	e6a6      	b.n	100040be <__aeabi_dmul+0x152>
10004370:	4655      	mov	r5, sl
10004372:	3808      	subs	r0, #8
10004374:	4085      	lsls	r5, r0
10004376:	2200      	movs	r2, #0
10004378:	e6ac      	b.n	100040d4 <__aeabi_dmul+0x168>
1000437a:	1c28      	adds	r0, r5, #0
1000437c:	f000 fcb0 	bl	10004ce0 <__clzsi2>
10004380:	1c02      	adds	r2, r0, #0
10004382:	3220      	adds	r2, #32
10004384:	2a27      	cmp	r2, #39	; 0x27
10004386:	dc00      	bgt.n	1000438a <__aeabi_dmul+0x41e>
10004388:	e675      	b.n	10004076 <__aeabi_dmul+0x10a>
1000438a:	3808      	subs	r0, #8
1000438c:	4085      	lsls	r5, r0
1000438e:	2600      	movs	r6, #0
10004390:	46ab      	mov	fp, r5
10004392:	e67d      	b.n	10004090 <__aeabi_dmul+0x124>
10004394:	465a      	mov	r2, fp
10004396:	08f6      	lsrs	r6, r6, #3
10004398:	0752      	lsls	r2, r2, #29
1000439a:	4316      	orrs	r6, r2
1000439c:	465a      	mov	r2, fp
1000439e:	2401      	movs	r4, #1
100043a0:	0255      	lsls	r5, r2, #9
100043a2:	9a02      	ldr	r2, [sp, #8]
100043a4:	055b      	lsls	r3, r3, #21
100043a6:	0b2d      	lsrs	r5, r5, #12
100043a8:	0d5b      	lsrs	r3, r3, #21
100043aa:	4014      	ands	r4, r2
100043ac:	e642      	b.n	10004034 <__aeabi_dmul+0xc8>
100043ae:	4d38      	ldr	r5, [pc, #224]	; (10004490 <__aeabi_dmul+0x524>)
100043b0:	1bed      	subs	r5, r5, r7
100043b2:	2d38      	cmp	r5, #56	; 0x38
100043b4:	dd0a      	ble.n	100043cc <__aeabi_dmul+0x460>
100043b6:	2401      	movs	r4, #1
100043b8:	9b02      	ldr	r3, [sp, #8]
100043ba:	2500      	movs	r5, #0
100043bc:	401c      	ands	r4, r3
100043be:	2600      	movs	r6, #0
100043c0:	2300      	movs	r3, #0
100043c2:	e637      	b.n	10004034 <__aeabi_dmul+0xc8>
100043c4:	9b01      	ldr	r3, [sp, #4]
100043c6:	4657      	mov	r7, sl
100043c8:	9302      	str	r3, [sp, #8]
100043ca:	e791      	b.n	100042f0 <__aeabi_dmul+0x384>
100043cc:	2d1f      	cmp	r5, #31
100043ce:	dc25      	bgt.n	1000441c <__aeabi_dmul+0x4b0>
100043d0:	4b30      	ldr	r3, [pc, #192]	; (10004494 <__aeabi_dmul+0x528>)
100043d2:	1c32      	adds	r2, r6, #0
100043d4:	469c      	mov	ip, r3
100043d6:	4467      	add	r7, ip
100043d8:	40be      	lsls	r6, r7
100043da:	465b      	mov	r3, fp
100043dc:	40bb      	lsls	r3, r7
100043de:	1c37      	adds	r7, r6, #0
100043e0:	40ea      	lsrs	r2, r5
100043e2:	1e7e      	subs	r6, r7, #1
100043e4:	41b7      	sbcs	r7, r6
100043e6:	4313      	orrs	r3, r2
100043e8:	433b      	orrs	r3, r7
100043ea:	1c1e      	adds	r6, r3, #0
100043ec:	465b      	mov	r3, fp
100043ee:	40eb      	lsrs	r3, r5
100043f0:	1c1d      	adds	r5, r3, #0
100043f2:	0773      	lsls	r3, r6, #29
100043f4:	d009      	beq.n	1000440a <__aeabi_dmul+0x49e>
100043f6:	230f      	movs	r3, #15
100043f8:	4033      	ands	r3, r6
100043fa:	2b04      	cmp	r3, #4
100043fc:	d005      	beq.n	1000440a <__aeabi_dmul+0x49e>
100043fe:	1d33      	adds	r3, r6, #4
10004400:	42b3      	cmp	r3, r6
10004402:	41b6      	sbcs	r6, r6
10004404:	4276      	negs	r6, r6
10004406:	19ad      	adds	r5, r5, r6
10004408:	1c1e      	adds	r6, r3, #0
1000440a:	022b      	lsls	r3, r5, #8
1000440c:	d520      	bpl.n	10004450 <__aeabi_dmul+0x4e4>
1000440e:	2401      	movs	r4, #1
10004410:	9b02      	ldr	r3, [sp, #8]
10004412:	2500      	movs	r5, #0
10004414:	401c      	ands	r4, r3
10004416:	2600      	movs	r6, #0
10004418:	2301      	movs	r3, #1
1000441a:	e60b      	b.n	10004034 <__aeabi_dmul+0xc8>
1000441c:	465a      	mov	r2, fp
1000441e:	4b1e      	ldr	r3, [pc, #120]	; (10004498 <__aeabi_dmul+0x52c>)
10004420:	1bdb      	subs	r3, r3, r7
10004422:	40da      	lsrs	r2, r3
10004424:	1c13      	adds	r3, r2, #0
10004426:	2d20      	cmp	r5, #32
10004428:	d01c      	beq.n	10004464 <__aeabi_dmul+0x4f8>
1000442a:	4a1c      	ldr	r2, [pc, #112]	; (1000449c <__aeabi_dmul+0x530>)
1000442c:	4694      	mov	ip, r2
1000442e:	465a      	mov	r2, fp
10004430:	4467      	add	r7, ip
10004432:	40ba      	lsls	r2, r7
10004434:	1c17      	adds	r7, r2, #0
10004436:	433e      	orrs	r6, r7
10004438:	1e72      	subs	r2, r6, #1
1000443a:	4196      	sbcs	r6, r2
1000443c:	431e      	orrs	r6, r3
1000443e:	2307      	movs	r3, #7
10004440:	2500      	movs	r5, #0
10004442:	4033      	ands	r3, r6
10004444:	d007      	beq.n	10004456 <__aeabi_dmul+0x4ea>
10004446:	230f      	movs	r3, #15
10004448:	2500      	movs	r5, #0
1000444a:	4033      	ands	r3, r6
1000444c:	2b04      	cmp	r3, #4
1000444e:	d1d6      	bne.n	100043fe <__aeabi_dmul+0x492>
10004450:	076b      	lsls	r3, r5, #29
10004452:	026d      	lsls	r5, r5, #9
10004454:	0b2d      	lsrs	r5, r5, #12
10004456:	2401      	movs	r4, #1
10004458:	08f6      	lsrs	r6, r6, #3
1000445a:	431e      	orrs	r6, r3
1000445c:	9b02      	ldr	r3, [sp, #8]
1000445e:	401c      	ands	r4, r3
10004460:	2300      	movs	r3, #0
10004462:	e5e7      	b.n	10004034 <__aeabi_dmul+0xc8>
10004464:	2700      	movs	r7, #0
10004466:	e7e6      	b.n	10004436 <__aeabi_dmul+0x4ca>
10004468:	2580      	movs	r5, #128	; 0x80
1000446a:	465b      	mov	r3, fp
1000446c:	2401      	movs	r4, #1
1000446e:	032d      	lsls	r5, r5, #12
10004470:	431d      	orrs	r5, r3
10004472:	9b01      	ldr	r3, [sp, #4]
10004474:	032d      	lsls	r5, r5, #12
10004476:	4023      	ands	r3, r4
10004478:	1c1c      	adds	r4, r3, #0
1000447a:	0b2d      	lsrs	r5, r5, #12
1000447c:	4b03      	ldr	r3, [pc, #12]	; (1000448c <__aeabi_dmul+0x520>)
1000447e:	e5d9      	b.n	10004034 <__aeabi_dmul+0xc8>
10004480:	000003ff 	.word	0x000003ff
10004484:	feffffff 	.word	0xfeffffff
10004488:	000007fe 	.word	0x000007fe
1000448c:	000007ff 	.word	0x000007ff
10004490:	fffffc02 	.word	0xfffffc02
10004494:	0000041e 	.word	0x0000041e
10004498:	fffffbe2 	.word	0xfffffbe2
1000449c:	0000043e 	.word	0x0000043e

100044a0 <__aeabi_dsub>:
100044a0:	b5f0      	push	{r4, r5, r6, r7, lr}
100044a2:	464d      	mov	r5, r9
100044a4:	4644      	mov	r4, r8
100044a6:	465f      	mov	r7, fp
100044a8:	4656      	mov	r6, sl
100044aa:	b4f0      	push	{r4, r5, r6, r7}
100044ac:	1c0e      	adds	r6, r1, #0
100044ae:	1c11      	adds	r1, r2, #0
100044b0:	0332      	lsls	r2, r6, #12
100044b2:	0a52      	lsrs	r2, r2, #9
100044b4:	0f47      	lsrs	r7, r0, #29
100044b6:	4317      	orrs	r7, r2
100044b8:	00c5      	lsls	r5, r0, #3
100044ba:	031a      	lsls	r2, r3, #12
100044bc:	0058      	lsls	r0, r3, #1
100044be:	0fdb      	lsrs	r3, r3, #31
100044c0:	4699      	mov	r9, r3
100044c2:	0a52      	lsrs	r2, r2, #9
100044c4:	0f4b      	lsrs	r3, r1, #29
100044c6:	b083      	sub	sp, #12
100044c8:	431a      	orrs	r2, r3
100044ca:	00cb      	lsls	r3, r1, #3
100044cc:	9301      	str	r3, [sp, #4]
100044ce:	4bcf      	ldr	r3, [pc, #828]	; (1000480c <__aeabi_dsub+0x36c>)
100044d0:	0074      	lsls	r4, r6, #1
100044d2:	0ff6      	lsrs	r6, r6, #31
100044d4:	0d64      	lsrs	r4, r4, #21
100044d6:	46b0      	mov	r8, r6
100044d8:	0d40      	lsrs	r0, r0, #21
100044da:	4298      	cmp	r0, r3
100044dc:	d100      	bne.n	100044e0 <__aeabi_dsub+0x40>
100044de:	e0e8      	b.n	100046b2 <__aeabi_dsub+0x212>
100044e0:	2301      	movs	r3, #1
100044e2:	4649      	mov	r1, r9
100044e4:	4059      	eors	r1, r3
100044e6:	1c0b      	adds	r3, r1, #0
100044e8:	429e      	cmp	r6, r3
100044ea:	d100      	bne.n	100044ee <__aeabi_dsub+0x4e>
100044ec:	e0b1      	b.n	10004652 <__aeabi_dsub+0x1b2>
100044ee:	1a26      	subs	r6, r4, r0
100044f0:	2e00      	cmp	r6, #0
100044f2:	dc00      	bgt.n	100044f6 <__aeabi_dsub+0x56>
100044f4:	e11c      	b.n	10004730 <__aeabi_dsub+0x290>
100044f6:	2800      	cmp	r0, #0
100044f8:	d142      	bne.n	10004580 <__aeabi_dsub+0xe0>
100044fa:	1c13      	adds	r3, r2, #0
100044fc:	9901      	ldr	r1, [sp, #4]
100044fe:	430b      	orrs	r3, r1
10004500:	d000      	beq.n	10004504 <__aeabi_dsub+0x64>
10004502:	e0e6      	b.n	100046d2 <__aeabi_dsub+0x232>
10004504:	076b      	lsls	r3, r5, #29
10004506:	d100      	bne.n	1000450a <__aeabi_dsub+0x6a>
10004508:	e08e      	b.n	10004628 <__aeabi_dsub+0x188>
1000450a:	230f      	movs	r3, #15
1000450c:	402b      	ands	r3, r5
1000450e:	2b04      	cmp	r3, #4
10004510:	d100      	bne.n	10004514 <__aeabi_dsub+0x74>
10004512:	e089      	b.n	10004628 <__aeabi_dsub+0x188>
10004514:	1d2a      	adds	r2, r5, #4
10004516:	42aa      	cmp	r2, r5
10004518:	41ad      	sbcs	r5, r5
1000451a:	2380      	movs	r3, #128	; 0x80
1000451c:	2601      	movs	r6, #1
1000451e:	4641      	mov	r1, r8
10004520:	426d      	negs	r5, r5
10004522:	197f      	adds	r7, r7, r5
10004524:	041b      	lsls	r3, r3, #16
10004526:	403b      	ands	r3, r7
10004528:	400e      	ands	r6, r1
1000452a:	1c15      	adds	r5, r2, #0
1000452c:	2b00      	cmp	r3, #0
1000452e:	d100      	bne.n	10004532 <__aeabi_dsub+0x92>
10004530:	e083      	b.n	1000463a <__aeabi_dsub+0x19a>
10004532:	4bb6      	ldr	r3, [pc, #728]	; (1000480c <__aeabi_dsub+0x36c>)
10004534:	3401      	adds	r4, #1
10004536:	429c      	cmp	r4, r3
10004538:	d100      	bne.n	1000453c <__aeabi_dsub+0x9c>
1000453a:	e116      	b.n	1000476a <__aeabi_dsub+0x2ca>
1000453c:	1c3a      	adds	r2, r7, #0
1000453e:	4bb4      	ldr	r3, [pc, #720]	; (10004810 <__aeabi_dsub+0x370>)
10004540:	08ed      	lsrs	r5, r5, #3
10004542:	401a      	ands	r2, r3
10004544:	0750      	lsls	r0, r2, #29
10004546:	0564      	lsls	r4, r4, #21
10004548:	0252      	lsls	r2, r2, #9
1000454a:	4305      	orrs	r5, r0
1000454c:	0b12      	lsrs	r2, r2, #12
1000454e:	0d64      	lsrs	r4, r4, #21
10004550:	2100      	movs	r1, #0
10004552:	0312      	lsls	r2, r2, #12
10004554:	0d0b      	lsrs	r3, r1, #20
10004556:	051b      	lsls	r3, r3, #20
10004558:	0564      	lsls	r4, r4, #21
1000455a:	0b12      	lsrs	r2, r2, #12
1000455c:	431a      	orrs	r2, r3
1000455e:	0863      	lsrs	r3, r4, #1
10004560:	4cac      	ldr	r4, [pc, #688]	; (10004814 <__aeabi_dsub+0x374>)
10004562:	07f6      	lsls	r6, r6, #31
10004564:	4014      	ands	r4, r2
10004566:	431c      	orrs	r4, r3
10004568:	0064      	lsls	r4, r4, #1
1000456a:	0864      	lsrs	r4, r4, #1
1000456c:	4334      	orrs	r4, r6
1000456e:	1c28      	adds	r0, r5, #0
10004570:	1c21      	adds	r1, r4, #0
10004572:	b003      	add	sp, #12
10004574:	bc3c      	pop	{r2, r3, r4, r5}
10004576:	4690      	mov	r8, r2
10004578:	4699      	mov	r9, r3
1000457a:	46a2      	mov	sl, r4
1000457c:	46ab      	mov	fp, r5
1000457e:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004580:	4ba2      	ldr	r3, [pc, #648]	; (1000480c <__aeabi_dsub+0x36c>)
10004582:	429c      	cmp	r4, r3
10004584:	d0be      	beq.n	10004504 <__aeabi_dsub+0x64>
10004586:	2380      	movs	r3, #128	; 0x80
10004588:	041b      	lsls	r3, r3, #16
1000458a:	431a      	orrs	r2, r3
1000458c:	2e38      	cmp	r6, #56	; 0x38
1000458e:	dd00      	ble.n	10004592 <__aeabi_dsub+0xf2>
10004590:	e103      	b.n	1000479a <__aeabi_dsub+0x2fa>
10004592:	2e1f      	cmp	r6, #31
10004594:	dd00      	ble.n	10004598 <__aeabi_dsub+0xf8>
10004596:	e13f      	b.n	10004818 <__aeabi_dsub+0x378>
10004598:	2020      	movs	r0, #32
1000459a:	1b83      	subs	r3, r0, r6
1000459c:	4699      	mov	r9, r3
1000459e:	1c13      	adds	r3, r2, #0
100045a0:	4649      	mov	r1, r9
100045a2:	408b      	lsls	r3, r1
100045a4:	469c      	mov	ip, r3
100045a6:	9b01      	ldr	r3, [sp, #4]
100045a8:	4660      	mov	r0, ip
100045aa:	40f3      	lsrs	r3, r6
100045ac:	4303      	orrs	r3, r0
100045ae:	9801      	ldr	r0, [sp, #4]
100045b0:	40f2      	lsrs	r2, r6
100045b2:	4088      	lsls	r0, r1
100045b4:	1c01      	adds	r1, r0, #0
100045b6:	1e48      	subs	r0, r1, #1
100045b8:	4181      	sbcs	r1, r0
100045ba:	430b      	orrs	r3, r1
100045bc:	1aeb      	subs	r3, r5, r3
100045be:	429d      	cmp	r5, r3
100045c0:	4180      	sbcs	r0, r0
100045c2:	1c1d      	adds	r5, r3, #0
100045c4:	1aba      	subs	r2, r7, r2
100045c6:	4240      	negs	r0, r0
100045c8:	1a17      	subs	r7, r2, r0
100045ca:	023b      	lsls	r3, r7, #8
100045cc:	d400      	bmi.n	100045d0 <__aeabi_dsub+0x130>
100045ce:	e0a8      	b.n	10004722 <__aeabi_dsub+0x282>
100045d0:	027a      	lsls	r2, r7, #9
100045d2:	0a56      	lsrs	r6, r2, #9
100045d4:	2e00      	cmp	r6, #0
100045d6:	d100      	bne.n	100045da <__aeabi_dsub+0x13a>
100045d8:	e0ca      	b.n	10004770 <__aeabi_dsub+0x2d0>
100045da:	1c30      	adds	r0, r6, #0
100045dc:	f000 fb80 	bl	10004ce0 <__clzsi2>
100045e0:	1c03      	adds	r3, r0, #0
100045e2:	3b08      	subs	r3, #8
100045e4:	2b1f      	cmp	r3, #31
100045e6:	dd00      	ble.n	100045ea <__aeabi_dsub+0x14a>
100045e8:	e0cb      	b.n	10004782 <__aeabi_dsub+0x2e2>
100045ea:	2228      	movs	r2, #40	; 0x28
100045ec:	1c29      	adds	r1, r5, #0
100045ee:	1a12      	subs	r2, r2, r0
100045f0:	40d1      	lsrs	r1, r2
100045f2:	409e      	lsls	r6, r3
100045f4:	1c0a      	adds	r2, r1, #0
100045f6:	409d      	lsls	r5, r3
100045f8:	4332      	orrs	r2, r6
100045fa:	429c      	cmp	r4, r3
100045fc:	dd00      	ble.n	10004600 <__aeabi_dsub+0x160>
100045fe:	e0c8      	b.n	10004792 <__aeabi_dsub+0x2f2>
10004600:	1b1c      	subs	r4, r3, r4
10004602:	1c67      	adds	r7, r4, #1
10004604:	2f1f      	cmp	r7, #31
10004606:	dd00      	ble.n	1000460a <__aeabi_dsub+0x16a>
10004608:	e0ed      	b.n	100047e6 <__aeabi_dsub+0x346>
1000460a:	231f      	movs	r3, #31
1000460c:	1c29      	adds	r1, r5, #0
1000460e:	1b1c      	subs	r4, r3, r4
10004610:	1c13      	adds	r3, r2, #0
10004612:	40a5      	lsls	r5, r4
10004614:	40a3      	lsls	r3, r4
10004616:	40f9      	lsrs	r1, r7
10004618:	1e6c      	subs	r4, r5, #1
1000461a:	41a5      	sbcs	r5, r4
1000461c:	40fa      	lsrs	r2, r7
1000461e:	4319      	orrs	r1, r3
10004620:	430d      	orrs	r5, r1
10004622:	1c17      	adds	r7, r2, #0
10004624:	2400      	movs	r4, #0
10004626:	e76d      	b.n	10004504 <__aeabi_dsub+0x64>
10004628:	2380      	movs	r3, #128	; 0x80
1000462a:	2601      	movs	r6, #1
1000462c:	4642      	mov	r2, r8
1000462e:	041b      	lsls	r3, r3, #16
10004630:	403b      	ands	r3, r7
10004632:	4016      	ands	r6, r2
10004634:	2b00      	cmp	r3, #0
10004636:	d000      	beq.n	1000463a <__aeabi_dsub+0x19a>
10004638:	e77b      	b.n	10004532 <__aeabi_dsub+0x92>
1000463a:	4b74      	ldr	r3, [pc, #464]	; (1000480c <__aeabi_dsub+0x36c>)
1000463c:	08ed      	lsrs	r5, r5, #3
1000463e:	0778      	lsls	r0, r7, #29
10004640:	4305      	orrs	r5, r0
10004642:	08fa      	lsrs	r2, r7, #3
10004644:	429c      	cmp	r4, r3
10004646:	d03b      	beq.n	100046c0 <__aeabi_dsub+0x220>
10004648:	0312      	lsls	r2, r2, #12
1000464a:	0564      	lsls	r4, r4, #21
1000464c:	0b12      	lsrs	r2, r2, #12
1000464e:	0d64      	lsrs	r4, r4, #21
10004650:	e77e      	b.n	10004550 <__aeabi_dsub+0xb0>
10004652:	1a23      	subs	r3, r4, r0
10004654:	469a      	mov	sl, r3
10004656:	2b00      	cmp	r3, #0
10004658:	dc00      	bgt.n	1000465c <__aeabi_dsub+0x1bc>
1000465a:	e0a5      	b.n	100047a8 <__aeabi_dsub+0x308>
1000465c:	2800      	cmp	r0, #0
1000465e:	d044      	beq.n	100046ea <__aeabi_dsub+0x24a>
10004660:	486a      	ldr	r0, [pc, #424]	; (1000480c <__aeabi_dsub+0x36c>)
10004662:	4284      	cmp	r4, r0
10004664:	d100      	bne.n	10004668 <__aeabi_dsub+0x1c8>
10004666:	e74d      	b.n	10004504 <__aeabi_dsub+0x64>
10004668:	2080      	movs	r0, #128	; 0x80
1000466a:	0400      	lsls	r0, r0, #16
1000466c:	4302      	orrs	r2, r0
1000466e:	4653      	mov	r3, sl
10004670:	2b38      	cmp	r3, #56	; 0x38
10004672:	dc00      	bgt.n	10004676 <__aeabi_dsub+0x1d6>
10004674:	e11c      	b.n	100048b0 <__aeabi_dsub+0x410>
10004676:	9b01      	ldr	r3, [sp, #4]
10004678:	431a      	orrs	r2, r3
1000467a:	1e51      	subs	r1, r2, #1
1000467c:	418a      	sbcs	r2, r1
1000467e:	b2d1      	uxtb	r1, r2
10004680:	2200      	movs	r2, #0
10004682:	1949      	adds	r1, r1, r5
10004684:	42a9      	cmp	r1, r5
10004686:	4180      	sbcs	r0, r0
10004688:	1c0d      	adds	r5, r1, #0
1000468a:	19d2      	adds	r2, r2, r7
1000468c:	4240      	negs	r0, r0
1000468e:	1817      	adds	r7, r2, r0
10004690:	023b      	lsls	r3, r7, #8
10004692:	d546      	bpl.n	10004722 <__aeabi_dsub+0x282>
10004694:	4b5d      	ldr	r3, [pc, #372]	; (1000480c <__aeabi_dsub+0x36c>)
10004696:	3401      	adds	r4, #1
10004698:	429c      	cmp	r4, r3
1000469a:	d100      	bne.n	1000469e <__aeabi_dsub+0x1fe>
1000469c:	e169      	b.n	10004972 <__aeabi_dsub+0x4d2>
1000469e:	2001      	movs	r0, #1
100046a0:	4a5b      	ldr	r2, [pc, #364]	; (10004810 <__aeabi_dsub+0x370>)
100046a2:	086b      	lsrs	r3, r5, #1
100046a4:	403a      	ands	r2, r7
100046a6:	4028      	ands	r0, r5
100046a8:	4318      	orrs	r0, r3
100046aa:	07d5      	lsls	r5, r2, #31
100046ac:	4305      	orrs	r5, r0
100046ae:	0857      	lsrs	r7, r2, #1
100046b0:	e728      	b.n	10004504 <__aeabi_dsub+0x64>
100046b2:	1c13      	adds	r3, r2, #0
100046b4:	9901      	ldr	r1, [sp, #4]
100046b6:	430b      	orrs	r3, r1
100046b8:	d100      	bne.n	100046bc <__aeabi_dsub+0x21c>
100046ba:	e711      	b.n	100044e0 <__aeabi_dsub+0x40>
100046bc:	464b      	mov	r3, r9
100046be:	e713      	b.n	100044e8 <__aeabi_dsub+0x48>
100046c0:	1c2b      	adds	r3, r5, #0
100046c2:	4313      	orrs	r3, r2
100046c4:	d051      	beq.n	1000476a <__aeabi_dsub+0x2ca>
100046c6:	2380      	movs	r3, #128	; 0x80
100046c8:	031b      	lsls	r3, r3, #12
100046ca:	431a      	orrs	r2, r3
100046cc:	0312      	lsls	r2, r2, #12
100046ce:	0b12      	lsrs	r2, r2, #12
100046d0:	e73e      	b.n	10004550 <__aeabi_dsub+0xb0>
100046d2:	3e01      	subs	r6, #1
100046d4:	2e00      	cmp	r6, #0
100046d6:	d000      	beq.n	100046da <__aeabi_dsub+0x23a>
100046d8:	e080      	b.n	100047dc <__aeabi_dsub+0x33c>
100046da:	1a69      	subs	r1, r5, r1
100046dc:	428d      	cmp	r5, r1
100046de:	419b      	sbcs	r3, r3
100046e0:	1aba      	subs	r2, r7, r2
100046e2:	425b      	negs	r3, r3
100046e4:	1ad7      	subs	r7, r2, r3
100046e6:	1c0d      	adds	r5, r1, #0
100046e8:	e76f      	b.n	100045ca <__aeabi_dsub+0x12a>
100046ea:	1c10      	adds	r0, r2, #0
100046ec:	9b01      	ldr	r3, [sp, #4]
100046ee:	4318      	orrs	r0, r3
100046f0:	d100      	bne.n	100046f4 <__aeabi_dsub+0x254>
100046f2:	e707      	b.n	10004504 <__aeabi_dsub+0x64>
100046f4:	2301      	movs	r3, #1
100046f6:	425b      	negs	r3, r3
100046f8:	469c      	mov	ip, r3
100046fa:	44e2      	add	sl, ip
100046fc:	4653      	mov	r3, sl
100046fe:	2b00      	cmp	r3, #0
10004700:	d000      	beq.n	10004704 <__aeabi_dsub+0x264>
10004702:	e102      	b.n	1000490a <__aeabi_dsub+0x46a>
10004704:	9b01      	ldr	r3, [sp, #4]
10004706:	19d2      	adds	r2, r2, r7
10004708:	1959      	adds	r1, r3, r5
1000470a:	42a9      	cmp	r1, r5
1000470c:	419b      	sbcs	r3, r3
1000470e:	425b      	negs	r3, r3
10004710:	18d7      	adds	r7, r2, r3
10004712:	1c0d      	adds	r5, r1, #0
10004714:	e7bc      	b.n	10004690 <__aeabi_dsub+0x1f0>
10004716:	4663      	mov	r3, ip
10004718:	4303      	orrs	r3, r0
1000471a:	d100      	bne.n	1000471e <__aeabi_dsub+0x27e>
1000471c:	e128      	b.n	10004970 <__aeabi_dsub+0x4d0>
1000471e:	1c07      	adds	r7, r0, #0
10004720:	4665      	mov	r5, ip
10004722:	076b      	lsls	r3, r5, #29
10004724:	d000      	beq.n	10004728 <__aeabi_dsub+0x288>
10004726:	e6f0      	b.n	1000450a <__aeabi_dsub+0x6a>
10004728:	2601      	movs	r6, #1
1000472a:	4643      	mov	r3, r8
1000472c:	401e      	ands	r6, r3
1000472e:	e784      	b.n	1000463a <__aeabi_dsub+0x19a>
10004730:	2e00      	cmp	r6, #0
10004732:	d000      	beq.n	10004736 <__aeabi_dsub+0x296>
10004734:	e081      	b.n	1000483a <__aeabi_dsub+0x39a>
10004736:	1c60      	adds	r0, r4, #1
10004738:	0540      	lsls	r0, r0, #21
1000473a:	0d40      	lsrs	r0, r0, #21
1000473c:	2801      	cmp	r0, #1
1000473e:	dc00      	bgt.n	10004742 <__aeabi_dsub+0x2a2>
10004740:	e107      	b.n	10004952 <__aeabi_dsub+0x4b2>
10004742:	9901      	ldr	r1, [sp, #4]
10004744:	1a68      	subs	r0, r5, r1
10004746:	4684      	mov	ip, r0
10004748:	4565      	cmp	r5, ip
1000474a:	41b6      	sbcs	r6, r6
1000474c:	1ab8      	subs	r0, r7, r2
1000474e:	4276      	negs	r6, r6
10004750:	1b86      	subs	r6, r0, r6
10004752:	0230      	lsls	r0, r6, #8
10004754:	d400      	bmi.n	10004758 <__aeabi_dsub+0x2b8>
10004756:	e0a1      	b.n	1000489c <__aeabi_dsub+0x3fc>
10004758:	468c      	mov	ip, r1
1000475a:	1b4d      	subs	r5, r1, r5
1000475c:	45ac      	cmp	ip, r5
1000475e:	4189      	sbcs	r1, r1
10004760:	1bd2      	subs	r2, r2, r7
10004762:	4249      	negs	r1, r1
10004764:	1a56      	subs	r6, r2, r1
10004766:	4698      	mov	r8, r3
10004768:	e734      	b.n	100045d4 <__aeabi_dsub+0x134>
1000476a:	2200      	movs	r2, #0
1000476c:	2500      	movs	r5, #0
1000476e:	e6ef      	b.n	10004550 <__aeabi_dsub+0xb0>
10004770:	1c28      	adds	r0, r5, #0
10004772:	f000 fab5 	bl	10004ce0 <__clzsi2>
10004776:	3020      	adds	r0, #32
10004778:	1c03      	adds	r3, r0, #0
1000477a:	3b08      	subs	r3, #8
1000477c:	2b1f      	cmp	r3, #31
1000477e:	dc00      	bgt.n	10004782 <__aeabi_dsub+0x2e2>
10004780:	e733      	b.n	100045ea <__aeabi_dsub+0x14a>
10004782:	1c02      	adds	r2, r0, #0
10004784:	3a28      	subs	r2, #40	; 0x28
10004786:	4095      	lsls	r5, r2
10004788:	1c2a      	adds	r2, r5, #0
1000478a:	2500      	movs	r5, #0
1000478c:	429c      	cmp	r4, r3
1000478e:	dc00      	bgt.n	10004792 <__aeabi_dsub+0x2f2>
10004790:	e736      	b.n	10004600 <__aeabi_dsub+0x160>
10004792:	4f1f      	ldr	r7, [pc, #124]	; (10004810 <__aeabi_dsub+0x370>)
10004794:	1ae4      	subs	r4, r4, r3
10004796:	4017      	ands	r7, r2
10004798:	e6b4      	b.n	10004504 <__aeabi_dsub+0x64>
1000479a:	9b01      	ldr	r3, [sp, #4]
1000479c:	431a      	orrs	r2, r3
1000479e:	1e51      	subs	r1, r2, #1
100047a0:	418a      	sbcs	r2, r1
100047a2:	b2d3      	uxtb	r3, r2
100047a4:	2200      	movs	r2, #0
100047a6:	e709      	b.n	100045bc <__aeabi_dsub+0x11c>
100047a8:	2b00      	cmp	r3, #0
100047aa:	d000      	beq.n	100047ae <__aeabi_dsub+0x30e>
100047ac:	e101      	b.n	100049b2 <__aeabi_dsub+0x512>
100047ae:	1c60      	adds	r0, r4, #1
100047b0:	0543      	lsls	r3, r0, #21
100047b2:	0d5b      	lsrs	r3, r3, #21
100047b4:	2b01      	cmp	r3, #1
100047b6:	dc00      	bgt.n	100047ba <__aeabi_dsub+0x31a>
100047b8:	e0b0      	b.n	1000491c <__aeabi_dsub+0x47c>
100047ba:	4b14      	ldr	r3, [pc, #80]	; (1000480c <__aeabi_dsub+0x36c>)
100047bc:	4298      	cmp	r0, r3
100047be:	d100      	bne.n	100047c2 <__aeabi_dsub+0x322>
100047c0:	e11e      	b.n	10004a00 <__aeabi_dsub+0x560>
100047c2:	9b01      	ldr	r3, [sp, #4]
100047c4:	19d2      	adds	r2, r2, r7
100047c6:	1959      	adds	r1, r3, r5
100047c8:	42a9      	cmp	r1, r5
100047ca:	419b      	sbcs	r3, r3
100047cc:	425b      	negs	r3, r3
100047ce:	18d2      	adds	r2, r2, r3
100047d0:	0849      	lsrs	r1, r1, #1
100047d2:	07d5      	lsls	r5, r2, #31
100047d4:	430d      	orrs	r5, r1
100047d6:	0857      	lsrs	r7, r2, #1
100047d8:	1c04      	adds	r4, r0, #0
100047da:	e693      	b.n	10004504 <__aeabi_dsub+0x64>
100047dc:	4b0b      	ldr	r3, [pc, #44]	; (1000480c <__aeabi_dsub+0x36c>)
100047de:	429c      	cmp	r4, r3
100047e0:	d000      	beq.n	100047e4 <__aeabi_dsub+0x344>
100047e2:	e6d3      	b.n	1000458c <__aeabi_dsub+0xec>
100047e4:	e68e      	b.n	10004504 <__aeabi_dsub+0x64>
100047e6:	1c21      	adds	r1, r4, #0
100047e8:	1c13      	adds	r3, r2, #0
100047ea:	391f      	subs	r1, #31
100047ec:	40cb      	lsrs	r3, r1
100047ee:	1c19      	adds	r1, r3, #0
100047f0:	2f20      	cmp	r7, #32
100047f2:	d100      	bne.n	100047f6 <__aeabi_dsub+0x356>
100047f4:	e08e      	b.n	10004914 <__aeabi_dsub+0x474>
100047f6:	233f      	movs	r3, #63	; 0x3f
100047f8:	1b1c      	subs	r4, r3, r4
100047fa:	40a2      	lsls	r2, r4
100047fc:	4315      	orrs	r5, r2
100047fe:	1e6a      	subs	r2, r5, #1
10004800:	4195      	sbcs	r5, r2
10004802:	2700      	movs	r7, #0
10004804:	430d      	orrs	r5, r1
10004806:	2400      	movs	r4, #0
10004808:	e78b      	b.n	10004722 <__aeabi_dsub+0x282>
1000480a:	46c0      	nop			; (mov r8, r8)
1000480c:	000007ff 	.word	0x000007ff
10004810:	ff7fffff 	.word	0xff7fffff
10004814:	800fffff 	.word	0x800fffff
10004818:	1c33      	adds	r3, r6, #0
1000481a:	1c10      	adds	r0, r2, #0
1000481c:	3b20      	subs	r3, #32
1000481e:	40d8      	lsrs	r0, r3
10004820:	2e20      	cmp	r6, #32
10004822:	d079      	beq.n	10004918 <__aeabi_dsub+0x478>
10004824:	2340      	movs	r3, #64	; 0x40
10004826:	1b9b      	subs	r3, r3, r6
10004828:	409a      	lsls	r2, r3
1000482a:	1c13      	adds	r3, r2, #0
1000482c:	9a01      	ldr	r2, [sp, #4]
1000482e:	4313      	orrs	r3, r2
10004830:	1e59      	subs	r1, r3, #1
10004832:	418b      	sbcs	r3, r1
10004834:	2200      	movs	r2, #0
10004836:	4303      	orrs	r3, r0
10004838:	e6c0      	b.n	100045bc <__aeabi_dsub+0x11c>
1000483a:	2c00      	cmp	r4, #0
1000483c:	d053      	beq.n	100048e6 <__aeabi_dsub+0x446>
1000483e:	4cc7      	ldr	r4, [pc, #796]	; (10004b5c <__aeabi_dsub+0x6bc>)
10004840:	42a0      	cmp	r0, r4
10004842:	d100      	bne.n	10004846 <__aeabi_dsub+0x3a6>
10004844:	e0b0      	b.n	100049a8 <__aeabi_dsub+0x508>
10004846:	2480      	movs	r4, #128	; 0x80
10004848:	4271      	negs	r1, r6
1000484a:	4689      	mov	r9, r1
1000484c:	0424      	lsls	r4, r4, #16
1000484e:	4327      	orrs	r7, r4
10004850:	4649      	mov	r1, r9
10004852:	2938      	cmp	r1, #56	; 0x38
10004854:	dd00      	ble.n	10004858 <__aeabi_dsub+0x3b8>
10004856:	e0cd      	b.n	100049f4 <__aeabi_dsub+0x554>
10004858:	291f      	cmp	r1, #31
1000485a:	dd00      	ble.n	1000485e <__aeabi_dsub+0x3be>
1000485c:	e159      	b.n	10004b12 <__aeabi_dsub+0x672>
1000485e:	2420      	movs	r4, #32
10004860:	1c3e      	adds	r6, r7, #0
10004862:	1a61      	subs	r1, r4, r1
10004864:	408e      	lsls	r6, r1
10004866:	468a      	mov	sl, r1
10004868:	46b0      	mov	r8, r6
1000486a:	4649      	mov	r1, r9
1000486c:	1c2e      	adds	r6, r5, #0
1000486e:	40ce      	lsrs	r6, r1
10004870:	4651      	mov	r1, sl
10004872:	46b4      	mov	ip, r6
10004874:	408d      	lsls	r5, r1
10004876:	4664      	mov	r4, ip
10004878:	4646      	mov	r6, r8
1000487a:	4649      	mov	r1, r9
1000487c:	4326      	orrs	r6, r4
1000487e:	1e6c      	subs	r4, r5, #1
10004880:	41a5      	sbcs	r5, r4
10004882:	40cf      	lsrs	r7, r1
10004884:	4335      	orrs	r5, r6
10004886:	9901      	ldr	r1, [sp, #4]
10004888:	1bd7      	subs	r7, r2, r7
1000488a:	468c      	mov	ip, r1
1000488c:	1b4d      	subs	r5, r1, r5
1000488e:	45ac      	cmp	ip, r5
10004890:	4192      	sbcs	r2, r2
10004892:	4252      	negs	r2, r2
10004894:	1abf      	subs	r7, r7, r2
10004896:	1c04      	adds	r4, r0, #0
10004898:	4698      	mov	r8, r3
1000489a:	e696      	b.n	100045ca <__aeabi_dsub+0x12a>
1000489c:	4663      	mov	r3, ip
1000489e:	4665      	mov	r5, ip
100048a0:	4333      	orrs	r3, r6
100048a2:	d000      	beq.n	100048a6 <__aeabi_dsub+0x406>
100048a4:	e696      	b.n	100045d4 <__aeabi_dsub+0x134>
100048a6:	2600      	movs	r6, #0
100048a8:	2700      	movs	r7, #0
100048aa:	2400      	movs	r4, #0
100048ac:	2500      	movs	r5, #0
100048ae:	e6c4      	b.n	1000463a <__aeabi_dsub+0x19a>
100048b0:	2b1f      	cmp	r3, #31
100048b2:	dc61      	bgt.n	10004978 <__aeabi_dsub+0x4d8>
100048b4:	2020      	movs	r0, #32
100048b6:	1ac3      	subs	r3, r0, r3
100048b8:	469b      	mov	fp, r3
100048ba:	1c13      	adds	r3, r2, #0
100048bc:	4659      	mov	r1, fp
100048be:	408b      	lsls	r3, r1
100048c0:	4651      	mov	r1, sl
100048c2:	4699      	mov	r9, r3
100048c4:	9b01      	ldr	r3, [sp, #4]
100048c6:	40cb      	lsrs	r3, r1
100048c8:	469c      	mov	ip, r3
100048ca:	464b      	mov	r3, r9
100048cc:	4660      	mov	r0, ip
100048ce:	4303      	orrs	r3, r0
100048d0:	469c      	mov	ip, r3
100048d2:	465b      	mov	r3, fp
100048d4:	9901      	ldr	r1, [sp, #4]
100048d6:	4099      	lsls	r1, r3
100048d8:	4663      	mov	r3, ip
100048da:	1e48      	subs	r0, r1, #1
100048dc:	4181      	sbcs	r1, r0
100048de:	4319      	orrs	r1, r3
100048e0:	4653      	mov	r3, sl
100048e2:	40da      	lsrs	r2, r3
100048e4:	e6cd      	b.n	10004682 <__aeabi_dsub+0x1e2>
100048e6:	1c3c      	adds	r4, r7, #0
100048e8:	432c      	orrs	r4, r5
100048ea:	d05d      	beq.n	100049a8 <__aeabi_dsub+0x508>
100048ec:	43f1      	mvns	r1, r6
100048ee:	4689      	mov	r9, r1
100048f0:	2900      	cmp	r1, #0
100048f2:	d155      	bne.n	100049a0 <__aeabi_dsub+0x500>
100048f4:	9901      	ldr	r1, [sp, #4]
100048f6:	1bd2      	subs	r2, r2, r7
100048f8:	468c      	mov	ip, r1
100048fa:	1b4d      	subs	r5, r1, r5
100048fc:	45ac      	cmp	ip, r5
100048fe:	4189      	sbcs	r1, r1
10004900:	4249      	negs	r1, r1
10004902:	1a57      	subs	r7, r2, r1
10004904:	1c04      	adds	r4, r0, #0
10004906:	4698      	mov	r8, r3
10004908:	e65f      	b.n	100045ca <__aeabi_dsub+0x12a>
1000490a:	4894      	ldr	r0, [pc, #592]	; (10004b5c <__aeabi_dsub+0x6bc>)
1000490c:	4284      	cmp	r4, r0
1000490e:	d000      	beq.n	10004912 <__aeabi_dsub+0x472>
10004910:	e6ad      	b.n	1000466e <__aeabi_dsub+0x1ce>
10004912:	e5f7      	b.n	10004504 <__aeabi_dsub+0x64>
10004914:	2200      	movs	r2, #0
10004916:	e771      	b.n	100047fc <__aeabi_dsub+0x35c>
10004918:	2300      	movs	r3, #0
1000491a:	e787      	b.n	1000482c <__aeabi_dsub+0x38c>
1000491c:	1c3b      	adds	r3, r7, #0
1000491e:	432b      	orrs	r3, r5
10004920:	2c00      	cmp	r4, #0
10004922:	d000      	beq.n	10004926 <__aeabi_dsub+0x486>
10004924:	e0da      	b.n	10004adc <__aeabi_dsub+0x63c>
10004926:	2b00      	cmp	r3, #0
10004928:	d100      	bne.n	1000492c <__aeabi_dsub+0x48c>
1000492a:	e113      	b.n	10004b54 <__aeabi_dsub+0x6b4>
1000492c:	1c13      	adds	r3, r2, #0
1000492e:	9901      	ldr	r1, [sp, #4]
10004930:	430b      	orrs	r3, r1
10004932:	d100      	bne.n	10004936 <__aeabi_dsub+0x496>
10004934:	e5e6      	b.n	10004504 <__aeabi_dsub+0x64>
10004936:	1949      	adds	r1, r1, r5
10004938:	42a9      	cmp	r1, r5
1000493a:	419b      	sbcs	r3, r3
1000493c:	19d2      	adds	r2, r2, r7
1000493e:	425b      	negs	r3, r3
10004940:	18d7      	adds	r7, r2, r3
10004942:	023b      	lsls	r3, r7, #8
10004944:	d400      	bmi.n	10004948 <__aeabi_dsub+0x4a8>
10004946:	e121      	b.n	10004b8c <__aeabi_dsub+0x6ec>
10004948:	4b85      	ldr	r3, [pc, #532]	; (10004b60 <__aeabi_dsub+0x6c0>)
1000494a:	1c0d      	adds	r5, r1, #0
1000494c:	401f      	ands	r7, r3
1000494e:	1c04      	adds	r4, r0, #0
10004950:	e5d8      	b.n	10004504 <__aeabi_dsub+0x64>
10004952:	1c38      	adds	r0, r7, #0
10004954:	4328      	orrs	r0, r5
10004956:	2c00      	cmp	r4, #0
10004958:	d140      	bne.n	100049dc <__aeabi_dsub+0x53c>
1000495a:	2800      	cmp	r0, #0
1000495c:	d000      	beq.n	10004960 <__aeabi_dsub+0x4c0>
1000495e:	e083      	b.n	10004a68 <__aeabi_dsub+0x5c8>
10004960:	1c10      	adds	r0, r2, #0
10004962:	9901      	ldr	r1, [sp, #4]
10004964:	4308      	orrs	r0, r1
10004966:	d003      	beq.n	10004970 <__aeabi_dsub+0x4d0>
10004968:	1c17      	adds	r7, r2, #0
1000496a:	1c0d      	adds	r5, r1, #0
1000496c:	4698      	mov	r8, r3
1000496e:	e5c9      	b.n	10004504 <__aeabi_dsub+0x64>
10004970:	2600      	movs	r6, #0
10004972:	2700      	movs	r7, #0
10004974:	2500      	movs	r5, #0
10004976:	e660      	b.n	1000463a <__aeabi_dsub+0x19a>
10004978:	4650      	mov	r0, sl
1000497a:	1c13      	adds	r3, r2, #0
1000497c:	3820      	subs	r0, #32
1000497e:	40c3      	lsrs	r3, r0
10004980:	1c18      	adds	r0, r3, #0
10004982:	4653      	mov	r3, sl
10004984:	2b20      	cmp	r3, #32
10004986:	d100      	bne.n	1000498a <__aeabi_dsub+0x4ea>
10004988:	e0c1      	b.n	10004b0e <__aeabi_dsub+0x66e>
1000498a:	2340      	movs	r3, #64	; 0x40
1000498c:	4651      	mov	r1, sl
1000498e:	1a5b      	subs	r3, r3, r1
10004990:	409a      	lsls	r2, r3
10004992:	9901      	ldr	r1, [sp, #4]
10004994:	4311      	orrs	r1, r2
10004996:	1e4a      	subs	r2, r1, #1
10004998:	4191      	sbcs	r1, r2
1000499a:	2200      	movs	r2, #0
1000499c:	4301      	orrs	r1, r0
1000499e:	e670      	b.n	10004682 <__aeabi_dsub+0x1e2>
100049a0:	4c6e      	ldr	r4, [pc, #440]	; (10004b5c <__aeabi_dsub+0x6bc>)
100049a2:	42a0      	cmp	r0, r4
100049a4:	d000      	beq.n	100049a8 <__aeabi_dsub+0x508>
100049a6:	e753      	b.n	10004850 <__aeabi_dsub+0x3b0>
100049a8:	1c17      	adds	r7, r2, #0
100049aa:	9d01      	ldr	r5, [sp, #4]
100049ac:	1c04      	adds	r4, r0, #0
100049ae:	4698      	mov	r8, r3
100049b0:	e5a8      	b.n	10004504 <__aeabi_dsub+0x64>
100049b2:	2c00      	cmp	r4, #0
100049b4:	d128      	bne.n	10004a08 <__aeabi_dsub+0x568>
100049b6:	1c3c      	adds	r4, r7, #0
100049b8:	432c      	orrs	r4, r5
100049ba:	d100      	bne.n	100049be <__aeabi_dsub+0x51e>
100049bc:	e08a      	b.n	10004ad4 <__aeabi_dsub+0x634>
100049be:	43db      	mvns	r3, r3
100049c0:	469a      	mov	sl, r3
100049c2:	2b00      	cmp	r3, #0
100049c4:	d000      	beq.n	100049c8 <__aeabi_dsub+0x528>
100049c6:	e082      	b.n	10004ace <__aeabi_dsub+0x62e>
100049c8:	9b01      	ldr	r3, [sp, #4]
100049ca:	19d2      	adds	r2, r2, r7
100049cc:	469c      	mov	ip, r3
100049ce:	4465      	add	r5, ip
100049d0:	429d      	cmp	r5, r3
100049d2:	4189      	sbcs	r1, r1
100049d4:	4249      	negs	r1, r1
100049d6:	1857      	adds	r7, r2, r1
100049d8:	1c04      	adds	r4, r0, #0
100049da:	e659      	b.n	10004690 <__aeabi_dsub+0x1f0>
100049dc:	2800      	cmp	r0, #0
100049de:	d15b      	bne.n	10004a98 <__aeabi_dsub+0x5f8>
100049e0:	1c10      	adds	r0, r2, #0
100049e2:	9901      	ldr	r1, [sp, #4]
100049e4:	4308      	orrs	r0, r1
100049e6:	d100      	bne.n	100049ea <__aeabi_dsub+0x54a>
100049e8:	e0a4      	b.n	10004b34 <__aeabi_dsub+0x694>
100049ea:	1c17      	adds	r7, r2, #0
100049ec:	1c0d      	adds	r5, r1, #0
100049ee:	4698      	mov	r8, r3
100049f0:	4c5a      	ldr	r4, [pc, #360]	; (10004b5c <__aeabi_dsub+0x6bc>)
100049f2:	e587      	b.n	10004504 <__aeabi_dsub+0x64>
100049f4:	433d      	orrs	r5, r7
100049f6:	1e6f      	subs	r7, r5, #1
100049f8:	41bd      	sbcs	r5, r7
100049fa:	2700      	movs	r7, #0
100049fc:	b2ed      	uxtb	r5, r5
100049fe:	e742      	b.n	10004886 <__aeabi_dsub+0x3e6>
10004a00:	1c04      	adds	r4, r0, #0
10004a02:	2700      	movs	r7, #0
10004a04:	2500      	movs	r5, #0
10004a06:	e618      	b.n	1000463a <__aeabi_dsub+0x19a>
10004a08:	4c54      	ldr	r4, [pc, #336]	; (10004b5c <__aeabi_dsub+0x6bc>)
10004a0a:	42a0      	cmp	r0, r4
10004a0c:	d062      	beq.n	10004ad4 <__aeabi_dsub+0x634>
10004a0e:	4653      	mov	r3, sl
10004a10:	2480      	movs	r4, #128	; 0x80
10004a12:	425b      	negs	r3, r3
10004a14:	469a      	mov	sl, r3
10004a16:	0424      	lsls	r4, r4, #16
10004a18:	4327      	orrs	r7, r4
10004a1a:	4653      	mov	r3, sl
10004a1c:	2b38      	cmp	r3, #56	; 0x38
10004a1e:	dd00      	ble.n	10004a22 <__aeabi_dsub+0x582>
10004a20:	e08e      	b.n	10004b40 <__aeabi_dsub+0x6a0>
10004a22:	2b1f      	cmp	r3, #31
10004a24:	dd00      	ble.n	10004a28 <__aeabi_dsub+0x588>
10004a26:	e09d      	b.n	10004b64 <__aeabi_dsub+0x6c4>
10004a28:	2420      	movs	r4, #32
10004a2a:	1ae3      	subs	r3, r4, r3
10004a2c:	469b      	mov	fp, r3
10004a2e:	1c3b      	adds	r3, r7, #0
10004a30:	4659      	mov	r1, fp
10004a32:	408b      	lsls	r3, r1
10004a34:	4651      	mov	r1, sl
10004a36:	4699      	mov	r9, r3
10004a38:	1c2b      	adds	r3, r5, #0
10004a3a:	40cb      	lsrs	r3, r1
10004a3c:	469c      	mov	ip, r3
10004a3e:	464b      	mov	r3, r9
10004a40:	4664      	mov	r4, ip
10004a42:	4323      	orrs	r3, r4
10004a44:	469c      	mov	ip, r3
10004a46:	465b      	mov	r3, fp
10004a48:	409d      	lsls	r5, r3
10004a4a:	4663      	mov	r3, ip
10004a4c:	1e6c      	subs	r4, r5, #1
10004a4e:	41a5      	sbcs	r5, r4
10004a50:	40cf      	lsrs	r7, r1
10004a52:	431d      	orrs	r5, r3
10004a54:	9b01      	ldr	r3, [sp, #4]
10004a56:	18bf      	adds	r7, r7, r2
10004a58:	469c      	mov	ip, r3
10004a5a:	4465      	add	r5, ip
10004a5c:	429d      	cmp	r5, r3
10004a5e:	4192      	sbcs	r2, r2
10004a60:	4252      	negs	r2, r2
10004a62:	18bf      	adds	r7, r7, r2
10004a64:	1c04      	adds	r4, r0, #0
10004a66:	e613      	b.n	10004690 <__aeabi_dsub+0x1f0>
10004a68:	1c10      	adds	r0, r2, #0
10004a6a:	9901      	ldr	r1, [sp, #4]
10004a6c:	4308      	orrs	r0, r1
10004a6e:	d100      	bne.n	10004a72 <__aeabi_dsub+0x5d2>
10004a70:	e548      	b.n	10004504 <__aeabi_dsub+0x64>
10004a72:	1a68      	subs	r0, r5, r1
10004a74:	4684      	mov	ip, r0
10004a76:	4285      	cmp	r5, r0
10004a78:	4180      	sbcs	r0, r0
10004a7a:	1abe      	subs	r6, r7, r2
10004a7c:	4240      	negs	r0, r0
10004a7e:	1a30      	subs	r0, r6, r0
10004a80:	0206      	lsls	r6, r0, #8
10004a82:	d400      	bmi.n	10004a86 <__aeabi_dsub+0x5e6>
10004a84:	e647      	b.n	10004716 <__aeabi_dsub+0x276>
10004a86:	468c      	mov	ip, r1
10004a88:	1b4d      	subs	r5, r1, r5
10004a8a:	45ac      	cmp	ip, r5
10004a8c:	4189      	sbcs	r1, r1
10004a8e:	1bd2      	subs	r2, r2, r7
10004a90:	4249      	negs	r1, r1
10004a92:	1a57      	subs	r7, r2, r1
10004a94:	4698      	mov	r8, r3
10004a96:	e535      	b.n	10004504 <__aeabi_dsub+0x64>
10004a98:	1c10      	adds	r0, r2, #0
10004a9a:	9901      	ldr	r1, [sp, #4]
10004a9c:	4308      	orrs	r0, r1
10004a9e:	d034      	beq.n	10004b0a <__aeabi_dsub+0x66a>
10004aa0:	2480      	movs	r4, #128	; 0x80
10004aa2:	0778      	lsls	r0, r7, #29
10004aa4:	08ed      	lsrs	r5, r5, #3
10004aa6:	08ff      	lsrs	r7, r7, #3
10004aa8:	0324      	lsls	r4, r4, #12
10004aaa:	4328      	orrs	r0, r5
10004aac:	4227      	tst	r7, r4
10004aae:	d008      	beq.n	10004ac2 <__aeabi_dsub+0x622>
10004ab0:	08d6      	lsrs	r6, r2, #3
10004ab2:	4226      	tst	r6, r4
10004ab4:	d105      	bne.n	10004ac2 <__aeabi_dsub+0x622>
10004ab6:	08c9      	lsrs	r1, r1, #3
10004ab8:	0752      	lsls	r2, r2, #29
10004aba:	430a      	orrs	r2, r1
10004abc:	1c10      	adds	r0, r2, #0
10004abe:	1c37      	adds	r7, r6, #0
10004ac0:	4698      	mov	r8, r3
10004ac2:	00ff      	lsls	r7, r7, #3
10004ac4:	0f42      	lsrs	r2, r0, #29
10004ac6:	4317      	orrs	r7, r2
10004ac8:	00c5      	lsls	r5, r0, #3
10004aca:	4c24      	ldr	r4, [pc, #144]	; (10004b5c <__aeabi_dsub+0x6bc>)
10004acc:	e51a      	b.n	10004504 <__aeabi_dsub+0x64>
10004ace:	4c23      	ldr	r4, [pc, #140]	; (10004b5c <__aeabi_dsub+0x6bc>)
10004ad0:	42a0      	cmp	r0, r4
10004ad2:	d1a2      	bne.n	10004a1a <__aeabi_dsub+0x57a>
10004ad4:	1c17      	adds	r7, r2, #0
10004ad6:	9d01      	ldr	r5, [sp, #4]
10004ad8:	1c04      	adds	r4, r0, #0
10004ada:	e513      	b.n	10004504 <__aeabi_dsub+0x64>
10004adc:	2b00      	cmp	r3, #0
10004ade:	d035      	beq.n	10004b4c <__aeabi_dsub+0x6ac>
10004ae0:	1c13      	adds	r3, r2, #0
10004ae2:	9901      	ldr	r1, [sp, #4]
10004ae4:	430b      	orrs	r3, r1
10004ae6:	d010      	beq.n	10004b0a <__aeabi_dsub+0x66a>
10004ae8:	2480      	movs	r4, #128	; 0x80
10004aea:	0778      	lsls	r0, r7, #29
10004aec:	08ed      	lsrs	r5, r5, #3
10004aee:	08ff      	lsrs	r7, r7, #3
10004af0:	0324      	lsls	r4, r4, #12
10004af2:	4328      	orrs	r0, r5
10004af4:	4227      	tst	r7, r4
10004af6:	d0e4      	beq.n	10004ac2 <__aeabi_dsub+0x622>
10004af8:	08d3      	lsrs	r3, r2, #3
10004afa:	4223      	tst	r3, r4
10004afc:	d1e1      	bne.n	10004ac2 <__aeabi_dsub+0x622>
10004afe:	08c9      	lsrs	r1, r1, #3
10004b00:	0752      	lsls	r2, r2, #29
10004b02:	430a      	orrs	r2, r1
10004b04:	1c10      	adds	r0, r2, #0
10004b06:	1c1f      	adds	r7, r3, #0
10004b08:	e7db      	b.n	10004ac2 <__aeabi_dsub+0x622>
10004b0a:	4c14      	ldr	r4, [pc, #80]	; (10004b5c <__aeabi_dsub+0x6bc>)
10004b0c:	e4fa      	b.n	10004504 <__aeabi_dsub+0x64>
10004b0e:	2200      	movs	r2, #0
10004b10:	e73f      	b.n	10004992 <__aeabi_dsub+0x4f2>
10004b12:	464c      	mov	r4, r9
10004b14:	1c3e      	adds	r6, r7, #0
10004b16:	3c20      	subs	r4, #32
10004b18:	40e6      	lsrs	r6, r4
10004b1a:	4649      	mov	r1, r9
10004b1c:	1c34      	adds	r4, r6, #0
10004b1e:	2920      	cmp	r1, #32
10004b20:	d032      	beq.n	10004b88 <__aeabi_dsub+0x6e8>
10004b22:	2640      	movs	r6, #64	; 0x40
10004b24:	1a76      	subs	r6, r6, r1
10004b26:	40b7      	lsls	r7, r6
10004b28:	433d      	orrs	r5, r7
10004b2a:	1e6f      	subs	r7, r5, #1
10004b2c:	41bd      	sbcs	r5, r7
10004b2e:	2700      	movs	r7, #0
10004b30:	4325      	orrs	r5, r4
10004b32:	e6a8      	b.n	10004886 <__aeabi_dsub+0x3e6>
10004b34:	2780      	movs	r7, #128	; 0x80
10004b36:	2600      	movs	r6, #0
10004b38:	03ff      	lsls	r7, r7, #15
10004b3a:	4c08      	ldr	r4, [pc, #32]	; (10004b5c <__aeabi_dsub+0x6bc>)
10004b3c:	2500      	movs	r5, #0
10004b3e:	e57c      	b.n	1000463a <__aeabi_dsub+0x19a>
10004b40:	433d      	orrs	r5, r7
10004b42:	1e6f      	subs	r7, r5, #1
10004b44:	41bd      	sbcs	r5, r7
10004b46:	2700      	movs	r7, #0
10004b48:	b2ed      	uxtb	r5, r5
10004b4a:	e783      	b.n	10004a54 <__aeabi_dsub+0x5b4>
10004b4c:	1c17      	adds	r7, r2, #0
10004b4e:	9d01      	ldr	r5, [sp, #4]
10004b50:	4c02      	ldr	r4, [pc, #8]	; (10004b5c <__aeabi_dsub+0x6bc>)
10004b52:	e4d7      	b.n	10004504 <__aeabi_dsub+0x64>
10004b54:	1c17      	adds	r7, r2, #0
10004b56:	9d01      	ldr	r5, [sp, #4]
10004b58:	e4d4      	b.n	10004504 <__aeabi_dsub+0x64>
10004b5a:	46c0      	nop			; (mov r8, r8)
10004b5c:	000007ff 	.word	0x000007ff
10004b60:	ff7fffff 	.word	0xff7fffff
10004b64:	4654      	mov	r4, sl
10004b66:	1c3b      	adds	r3, r7, #0
10004b68:	3c20      	subs	r4, #32
10004b6a:	40e3      	lsrs	r3, r4
10004b6c:	1c1c      	adds	r4, r3, #0
10004b6e:	4653      	mov	r3, sl
10004b70:	2b20      	cmp	r3, #32
10004b72:	d00d      	beq.n	10004b90 <__aeabi_dsub+0x6f0>
10004b74:	2340      	movs	r3, #64	; 0x40
10004b76:	4651      	mov	r1, sl
10004b78:	1a5b      	subs	r3, r3, r1
10004b7a:	409f      	lsls	r7, r3
10004b7c:	433d      	orrs	r5, r7
10004b7e:	1e6f      	subs	r7, r5, #1
10004b80:	41bd      	sbcs	r5, r7
10004b82:	2700      	movs	r7, #0
10004b84:	4325      	orrs	r5, r4
10004b86:	e765      	b.n	10004a54 <__aeabi_dsub+0x5b4>
10004b88:	2700      	movs	r7, #0
10004b8a:	e7cd      	b.n	10004b28 <__aeabi_dsub+0x688>
10004b8c:	1c0d      	adds	r5, r1, #0
10004b8e:	e5c8      	b.n	10004722 <__aeabi_dsub+0x282>
10004b90:	2700      	movs	r7, #0
10004b92:	e7f3      	b.n	10004b7c <__aeabi_dsub+0x6dc>

10004b94 <__aeabi_d2iz>:
10004b94:	030b      	lsls	r3, r1, #12
10004b96:	b530      	push	{r4, r5, lr}
10004b98:	4c13      	ldr	r4, [pc, #76]	; (10004be8 <__aeabi_d2iz+0x54>)
10004b9a:	0b1a      	lsrs	r2, r3, #12
10004b9c:	004b      	lsls	r3, r1, #1
10004b9e:	1c05      	adds	r5, r0, #0
10004ba0:	0d5b      	lsrs	r3, r3, #21
10004ba2:	0fc9      	lsrs	r1, r1, #31
10004ba4:	2000      	movs	r0, #0
10004ba6:	42a3      	cmp	r3, r4
10004ba8:	dd10      	ble.n	10004bcc <__aeabi_d2iz+0x38>
10004baa:	4810      	ldr	r0, [pc, #64]	; (10004bec <__aeabi_d2iz+0x58>)
10004bac:	4283      	cmp	r3, r0
10004bae:	dc0e      	bgt.n	10004bce <__aeabi_d2iz+0x3a>
10004bb0:	2080      	movs	r0, #128	; 0x80
10004bb2:	4c0f      	ldr	r4, [pc, #60]	; (10004bf0 <__aeabi_d2iz+0x5c>)
10004bb4:	0340      	lsls	r0, r0, #13
10004bb6:	4302      	orrs	r2, r0
10004bb8:	1ae4      	subs	r4, r4, r3
10004bba:	2c1f      	cmp	r4, #31
10004bbc:	dd0a      	ble.n	10004bd4 <__aeabi_d2iz+0x40>
10004bbe:	480d      	ldr	r0, [pc, #52]	; (10004bf4 <__aeabi_d2iz+0x60>)
10004bc0:	1ac3      	subs	r3, r0, r3
10004bc2:	40da      	lsrs	r2, r3
10004bc4:	1c13      	adds	r3, r2, #0
10004bc6:	4248      	negs	r0, r1
10004bc8:	4043      	eors	r3, r0
10004bca:	1858      	adds	r0, r3, r1
10004bcc:	bd30      	pop	{r4, r5, pc}
10004bce:	4b0a      	ldr	r3, [pc, #40]	; (10004bf8 <__aeabi_d2iz+0x64>)
10004bd0:	18c8      	adds	r0, r1, r3
10004bd2:	e7fb      	b.n	10004bcc <__aeabi_d2iz+0x38>
10004bd4:	1c28      	adds	r0, r5, #0
10004bd6:	40e0      	lsrs	r0, r4
10004bd8:	4c08      	ldr	r4, [pc, #32]	; (10004bfc <__aeabi_d2iz+0x68>)
10004bda:	46a4      	mov	ip, r4
10004bdc:	4463      	add	r3, ip
10004bde:	409a      	lsls	r2, r3
10004be0:	1c13      	adds	r3, r2, #0
10004be2:	4303      	orrs	r3, r0
10004be4:	e7ef      	b.n	10004bc6 <__aeabi_d2iz+0x32>
10004be6:	46c0      	nop			; (mov r8, r8)
10004be8:	000003fe 	.word	0x000003fe
10004bec:	0000041d 	.word	0x0000041d
10004bf0:	00000433 	.word	0x00000433
10004bf4:	00000413 	.word	0x00000413
10004bf8:	7fffffff 	.word	0x7fffffff
10004bfc:	fffffbed 	.word	0xfffffbed

10004c00 <__aeabi_ui2d>:
10004c00:	b510      	push	{r4, lr}
10004c02:	1e04      	subs	r4, r0, #0
10004c04:	d010      	beq.n	10004c28 <__aeabi_ui2d+0x28>
10004c06:	f000 f86b 	bl	10004ce0 <__clzsi2>
10004c0a:	4a14      	ldr	r2, [pc, #80]	; (10004c5c <__aeabi_ui2d+0x5c>)
10004c0c:	1a12      	subs	r2, r2, r0
10004c0e:	280a      	cmp	r0, #10
10004c10:	dc1a      	bgt.n	10004c48 <__aeabi_ui2d+0x48>
10004c12:	230b      	movs	r3, #11
10004c14:	1c21      	adds	r1, r4, #0
10004c16:	1a1b      	subs	r3, r3, r0
10004c18:	40d9      	lsrs	r1, r3
10004c1a:	3015      	adds	r0, #21
10004c1c:	030b      	lsls	r3, r1, #12
10004c1e:	0552      	lsls	r2, r2, #21
10004c20:	4084      	lsls	r4, r0
10004c22:	0b1b      	lsrs	r3, r3, #12
10004c24:	0d52      	lsrs	r2, r2, #21
10004c26:	e001      	b.n	10004c2c <__aeabi_ui2d+0x2c>
10004c28:	2200      	movs	r2, #0
10004c2a:	2300      	movs	r3, #0
10004c2c:	2100      	movs	r1, #0
10004c2e:	031b      	lsls	r3, r3, #12
10004c30:	1c20      	adds	r0, r4, #0
10004c32:	0b1c      	lsrs	r4, r3, #12
10004c34:	0d0b      	lsrs	r3, r1, #20
10004c36:	051b      	lsls	r3, r3, #20
10004c38:	4323      	orrs	r3, r4
10004c3a:	4c09      	ldr	r4, [pc, #36]	; (10004c60 <__aeabi_ui2d+0x60>)
10004c3c:	0512      	lsls	r2, r2, #20
10004c3e:	4023      	ands	r3, r4
10004c40:	4313      	orrs	r3, r2
10004c42:	005b      	lsls	r3, r3, #1
10004c44:	0859      	lsrs	r1, r3, #1
10004c46:	bd10      	pop	{r4, pc}
10004c48:	1c03      	adds	r3, r0, #0
10004c4a:	3b0b      	subs	r3, #11
10004c4c:	409c      	lsls	r4, r3
10004c4e:	0552      	lsls	r2, r2, #21
10004c50:	0323      	lsls	r3, r4, #12
10004c52:	0b1b      	lsrs	r3, r3, #12
10004c54:	0d52      	lsrs	r2, r2, #21
10004c56:	2400      	movs	r4, #0
10004c58:	e7e8      	b.n	10004c2c <__aeabi_ui2d+0x2c>
10004c5a:	46c0      	nop			; (mov r8, r8)
10004c5c:	0000041e 	.word	0x0000041e
10004c60:	800fffff 	.word	0x800fffff

10004c64 <__aeabi_cdrcmple>:
10004c64:	4684      	mov	ip, r0
10004c66:	1c10      	adds	r0, r2, #0
10004c68:	4662      	mov	r2, ip
10004c6a:	468c      	mov	ip, r1
10004c6c:	1c19      	adds	r1, r3, #0
10004c6e:	4663      	mov	r3, ip
10004c70:	e000      	b.n	10004c74 <__aeabi_cdcmpeq>
10004c72:	46c0      	nop			; (mov r8, r8)

10004c74 <__aeabi_cdcmpeq>:
10004c74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
10004c76:	f000 f905 	bl	10004e84 <__ledf2>
10004c7a:	2800      	cmp	r0, #0
10004c7c:	d401      	bmi.n	10004c82 <__aeabi_cdcmpeq+0xe>
10004c7e:	2100      	movs	r1, #0
10004c80:	42c8      	cmn	r0, r1
10004c82:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10004c84 <__aeabi_dcmpeq>:
10004c84:	b510      	push	{r4, lr}
10004c86:	f000 f849 	bl	10004d1c <__eqdf2>
10004c8a:	4240      	negs	r0, r0
10004c8c:	3001      	adds	r0, #1
10004c8e:	bd10      	pop	{r4, pc}

10004c90 <__aeabi_dcmplt>:
10004c90:	b510      	push	{r4, lr}
10004c92:	f000 f8f7 	bl	10004e84 <__ledf2>
10004c96:	2800      	cmp	r0, #0
10004c98:	db01      	blt.n	10004c9e <__aeabi_dcmplt+0xe>
10004c9a:	2000      	movs	r0, #0
10004c9c:	bd10      	pop	{r4, pc}
10004c9e:	2001      	movs	r0, #1
10004ca0:	bd10      	pop	{r4, pc}
10004ca2:	46c0      	nop			; (mov r8, r8)

10004ca4 <__aeabi_dcmple>:
10004ca4:	b510      	push	{r4, lr}
10004ca6:	f000 f8ed 	bl	10004e84 <__ledf2>
10004caa:	2800      	cmp	r0, #0
10004cac:	dd01      	ble.n	10004cb2 <__aeabi_dcmple+0xe>
10004cae:	2000      	movs	r0, #0
10004cb0:	bd10      	pop	{r4, pc}
10004cb2:	2001      	movs	r0, #1
10004cb4:	bd10      	pop	{r4, pc}
10004cb6:	46c0      	nop			; (mov r8, r8)

10004cb8 <__aeabi_dcmpgt>:
10004cb8:	b510      	push	{r4, lr}
10004cba:	f000 f873 	bl	10004da4 <__gedf2>
10004cbe:	2800      	cmp	r0, #0
10004cc0:	dc01      	bgt.n	10004cc6 <__aeabi_dcmpgt+0xe>
10004cc2:	2000      	movs	r0, #0
10004cc4:	bd10      	pop	{r4, pc}
10004cc6:	2001      	movs	r0, #1
10004cc8:	bd10      	pop	{r4, pc}
10004cca:	46c0      	nop			; (mov r8, r8)

10004ccc <__aeabi_dcmpge>:
10004ccc:	b510      	push	{r4, lr}
10004cce:	f000 f869 	bl	10004da4 <__gedf2>
10004cd2:	2800      	cmp	r0, #0
10004cd4:	da01      	bge.n	10004cda <__aeabi_dcmpge+0xe>
10004cd6:	2000      	movs	r0, #0
10004cd8:	bd10      	pop	{r4, pc}
10004cda:	2001      	movs	r0, #1
10004cdc:	bd10      	pop	{r4, pc}
10004cde:	46c0      	nop			; (mov r8, r8)

10004ce0 <__clzsi2>:
10004ce0:	211c      	movs	r1, #28
10004ce2:	2301      	movs	r3, #1
10004ce4:	041b      	lsls	r3, r3, #16
10004ce6:	4298      	cmp	r0, r3
10004ce8:	d301      	bcc.n	10004cee <__clzsi2+0xe>
10004cea:	0c00      	lsrs	r0, r0, #16
10004cec:	3910      	subs	r1, #16
10004cee:	0a1b      	lsrs	r3, r3, #8
10004cf0:	4298      	cmp	r0, r3
10004cf2:	d301      	bcc.n	10004cf8 <__clzsi2+0x18>
10004cf4:	0a00      	lsrs	r0, r0, #8
10004cf6:	3908      	subs	r1, #8
10004cf8:	091b      	lsrs	r3, r3, #4
10004cfa:	4298      	cmp	r0, r3
10004cfc:	d301      	bcc.n	10004d02 <__clzsi2+0x22>
10004cfe:	0900      	lsrs	r0, r0, #4
10004d00:	3904      	subs	r1, #4
10004d02:	a202      	add	r2, pc, #8	; (adr r2, 10004d0c <__clzsi2+0x2c>)
10004d04:	5c10      	ldrb	r0, [r2, r0]
10004d06:	1840      	adds	r0, r0, r1
10004d08:	4770      	bx	lr
10004d0a:	46c0      	nop			; (mov r8, r8)
10004d0c:	02020304 	.word	0x02020304
10004d10:	01010101 	.word	0x01010101
	...

10004d1c <__eqdf2>:
10004d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
10004d1e:	465f      	mov	r7, fp
10004d20:	464d      	mov	r5, r9
10004d22:	4644      	mov	r4, r8
10004d24:	4656      	mov	r6, sl
10004d26:	b4f0      	push	{r4, r5, r6, r7}
10004d28:	031f      	lsls	r7, r3, #12
10004d2a:	005c      	lsls	r4, r3, #1
10004d2c:	0fdb      	lsrs	r3, r3, #31
10004d2e:	4699      	mov	r9, r3
10004d30:	4b1b      	ldr	r3, [pc, #108]	; (10004da0 <__eqdf2+0x84>)
10004d32:	030e      	lsls	r6, r1, #12
10004d34:	004d      	lsls	r5, r1, #1
10004d36:	0fc9      	lsrs	r1, r1, #31
10004d38:	4684      	mov	ip, r0
10004d3a:	0b36      	lsrs	r6, r6, #12
10004d3c:	0d6d      	lsrs	r5, r5, #21
10004d3e:	468b      	mov	fp, r1
10004d40:	4690      	mov	r8, r2
10004d42:	0b3f      	lsrs	r7, r7, #12
10004d44:	0d64      	lsrs	r4, r4, #21
10004d46:	429d      	cmp	r5, r3
10004d48:	d00c      	beq.n	10004d64 <__eqdf2+0x48>
10004d4a:	4b15      	ldr	r3, [pc, #84]	; (10004da0 <__eqdf2+0x84>)
10004d4c:	429c      	cmp	r4, r3
10004d4e:	d010      	beq.n	10004d72 <__eqdf2+0x56>
10004d50:	2301      	movs	r3, #1
10004d52:	42a5      	cmp	r5, r4
10004d54:	d014      	beq.n	10004d80 <__eqdf2+0x64>
10004d56:	1c18      	adds	r0, r3, #0
10004d58:	bc3c      	pop	{r2, r3, r4, r5}
10004d5a:	4690      	mov	r8, r2
10004d5c:	4699      	mov	r9, r3
10004d5e:	46a2      	mov	sl, r4
10004d60:	46ab      	mov	fp, r5
10004d62:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004d64:	1c31      	adds	r1, r6, #0
10004d66:	2301      	movs	r3, #1
10004d68:	4301      	orrs	r1, r0
10004d6a:	d1f4      	bne.n	10004d56 <__eqdf2+0x3a>
10004d6c:	4b0c      	ldr	r3, [pc, #48]	; (10004da0 <__eqdf2+0x84>)
10004d6e:	429c      	cmp	r4, r3
10004d70:	d1ee      	bne.n	10004d50 <__eqdf2+0x34>
10004d72:	433a      	orrs	r2, r7
10004d74:	2301      	movs	r3, #1
10004d76:	2a00      	cmp	r2, #0
10004d78:	d1ed      	bne.n	10004d56 <__eqdf2+0x3a>
10004d7a:	2301      	movs	r3, #1
10004d7c:	42a5      	cmp	r5, r4
10004d7e:	d1ea      	bne.n	10004d56 <__eqdf2+0x3a>
10004d80:	42be      	cmp	r6, r7
10004d82:	d1e8      	bne.n	10004d56 <__eqdf2+0x3a>
10004d84:	45c4      	cmp	ip, r8
10004d86:	d1e6      	bne.n	10004d56 <__eqdf2+0x3a>
10004d88:	45cb      	cmp	fp, r9
10004d8a:	d006      	beq.n	10004d9a <__eqdf2+0x7e>
10004d8c:	2d00      	cmp	r5, #0
10004d8e:	d1e2      	bne.n	10004d56 <__eqdf2+0x3a>
10004d90:	4330      	orrs	r0, r6
10004d92:	1c03      	adds	r3, r0, #0
10004d94:	1e58      	subs	r0, r3, #1
10004d96:	4183      	sbcs	r3, r0
10004d98:	e7dd      	b.n	10004d56 <__eqdf2+0x3a>
10004d9a:	2300      	movs	r3, #0
10004d9c:	e7db      	b.n	10004d56 <__eqdf2+0x3a>
10004d9e:	46c0      	nop			; (mov r8, r8)
10004da0:	000007ff 	.word	0x000007ff

10004da4 <__gedf2>:
10004da4:	b5f0      	push	{r4, r5, r6, r7, lr}
10004da6:	4657      	mov	r7, sl
10004da8:	4645      	mov	r5, r8
10004daa:	464e      	mov	r6, r9
10004dac:	b4e0      	push	{r5, r6, r7}
10004dae:	030f      	lsls	r7, r1, #12
10004db0:	004e      	lsls	r6, r1, #1
10004db2:	0fc9      	lsrs	r1, r1, #31
10004db4:	468a      	mov	sl, r1
10004db6:	4932      	ldr	r1, [pc, #200]	; (10004e80 <__gedf2+0xdc>)
10004db8:	031d      	lsls	r5, r3, #12
10004dba:	005c      	lsls	r4, r3, #1
10004dbc:	4684      	mov	ip, r0
10004dbe:	0b3f      	lsrs	r7, r7, #12
10004dc0:	0d76      	lsrs	r6, r6, #21
10004dc2:	4690      	mov	r8, r2
10004dc4:	0b2d      	lsrs	r5, r5, #12
10004dc6:	0d64      	lsrs	r4, r4, #21
10004dc8:	0fdb      	lsrs	r3, r3, #31
10004dca:	428e      	cmp	r6, r1
10004dcc:	d00f      	beq.n	10004dee <__gedf2+0x4a>
10004dce:	428c      	cmp	r4, r1
10004dd0:	d039      	beq.n	10004e46 <__gedf2+0xa2>
10004dd2:	2e00      	cmp	r6, #0
10004dd4:	d110      	bne.n	10004df8 <__gedf2+0x54>
10004dd6:	4338      	orrs	r0, r7
10004dd8:	4241      	negs	r1, r0
10004dda:	4141      	adcs	r1, r0
10004ddc:	4689      	mov	r9, r1
10004dde:	2c00      	cmp	r4, #0
10004de0:	d127      	bne.n	10004e32 <__gedf2+0x8e>
10004de2:	432a      	orrs	r2, r5
10004de4:	d125      	bne.n	10004e32 <__gedf2+0x8e>
10004de6:	2000      	movs	r0, #0
10004de8:	2900      	cmp	r1, #0
10004dea:	d10e      	bne.n	10004e0a <__gedf2+0x66>
10004dec:	e008      	b.n	10004e00 <__gedf2+0x5c>
10004dee:	1c39      	adds	r1, r7, #0
10004df0:	4301      	orrs	r1, r0
10004df2:	d12e      	bne.n	10004e52 <__gedf2+0xae>
10004df4:	42b4      	cmp	r4, r6
10004df6:	d026      	beq.n	10004e46 <__gedf2+0xa2>
10004df8:	2c00      	cmp	r4, #0
10004dfa:	d00b      	beq.n	10004e14 <__gedf2+0x70>
10004dfc:	459a      	cmp	sl, r3
10004dfe:	d00d      	beq.n	10004e1c <__gedf2+0x78>
10004e00:	4653      	mov	r3, sl
10004e02:	4259      	negs	r1, r3
10004e04:	2301      	movs	r3, #1
10004e06:	4319      	orrs	r1, r3
10004e08:	1c08      	adds	r0, r1, #0
10004e0a:	bc1c      	pop	{r2, r3, r4}
10004e0c:	4690      	mov	r8, r2
10004e0e:	4699      	mov	r9, r3
10004e10:	46a2      	mov	sl, r4
10004e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004e14:	432a      	orrs	r2, r5
10004e16:	d0f3      	beq.n	10004e00 <__gedf2+0x5c>
10004e18:	459a      	cmp	sl, r3
10004e1a:	d1f1      	bne.n	10004e00 <__gedf2+0x5c>
10004e1c:	42a6      	cmp	r6, r4
10004e1e:	dcef      	bgt.n	10004e00 <__gedf2+0x5c>
10004e20:	da1a      	bge.n	10004e58 <__gedf2+0xb4>
10004e22:	4650      	mov	r0, sl
10004e24:	4241      	negs	r1, r0
10004e26:	4148      	adcs	r0, r1
10004e28:	2301      	movs	r3, #1
10004e2a:	4241      	negs	r1, r0
10004e2c:	4319      	orrs	r1, r3
10004e2e:	1c08      	adds	r0, r1, #0
10004e30:	e7eb      	b.n	10004e0a <__gedf2+0x66>
10004e32:	464a      	mov	r2, r9
10004e34:	2a00      	cmp	r2, #0
10004e36:	d0e1      	beq.n	10004dfc <__gedf2+0x58>
10004e38:	4258      	negs	r0, r3
10004e3a:	4158      	adcs	r0, r3
10004e3c:	2201      	movs	r2, #1
10004e3e:	4241      	negs	r1, r0
10004e40:	4311      	orrs	r1, r2
10004e42:	1c08      	adds	r0, r1, #0
10004e44:	e7e1      	b.n	10004e0a <__gedf2+0x66>
10004e46:	1c29      	adds	r1, r5, #0
10004e48:	4311      	orrs	r1, r2
10004e4a:	d102      	bne.n	10004e52 <__gedf2+0xae>
10004e4c:	2e00      	cmp	r6, #0
10004e4e:	d0c2      	beq.n	10004dd6 <__gedf2+0x32>
10004e50:	e7d4      	b.n	10004dfc <__gedf2+0x58>
10004e52:	2002      	movs	r0, #2
10004e54:	4240      	negs	r0, r0
10004e56:	e7d8      	b.n	10004e0a <__gedf2+0x66>
10004e58:	42af      	cmp	r7, r5
10004e5a:	d8d1      	bhi.n	10004e00 <__gedf2+0x5c>
10004e5c:	d009      	beq.n	10004e72 <__gedf2+0xce>
10004e5e:	2000      	movs	r0, #0
10004e60:	42af      	cmp	r7, r5
10004e62:	d2d2      	bcs.n	10004e0a <__gedf2+0x66>
10004e64:	4650      	mov	r0, sl
10004e66:	4241      	negs	r1, r0
10004e68:	4148      	adcs	r0, r1
10004e6a:	2301      	movs	r3, #1
10004e6c:	4240      	negs	r0, r0
10004e6e:	4318      	orrs	r0, r3
10004e70:	e7cb      	b.n	10004e0a <__gedf2+0x66>
10004e72:	45c4      	cmp	ip, r8
10004e74:	d8c4      	bhi.n	10004e00 <__gedf2+0x5c>
10004e76:	2000      	movs	r0, #0
10004e78:	45c4      	cmp	ip, r8
10004e7a:	d3f3      	bcc.n	10004e64 <__gedf2+0xc0>
10004e7c:	e7c5      	b.n	10004e0a <__gedf2+0x66>
10004e7e:	46c0      	nop			; (mov r8, r8)
10004e80:	000007ff 	.word	0x000007ff

10004e84 <__ledf2>:
10004e84:	b5f0      	push	{r4, r5, r6, r7, lr}
10004e86:	465f      	mov	r7, fp
10004e88:	464d      	mov	r5, r9
10004e8a:	4644      	mov	r4, r8
10004e8c:	4656      	mov	r6, sl
10004e8e:	4680      	mov	r8, r0
10004e90:	b4f0      	push	{r4, r5, r6, r7}
10004e92:	1c06      	adds	r6, r0, #0
10004e94:	0308      	lsls	r0, r1, #12
10004e96:	0b00      	lsrs	r0, r0, #12
10004e98:	4684      	mov	ip, r0
10004e9a:	482c      	ldr	r0, [pc, #176]	; (10004f4c <__ledf2+0xc8>)
10004e9c:	004c      	lsls	r4, r1, #1
10004e9e:	031f      	lsls	r7, r3, #12
10004ea0:	005d      	lsls	r5, r3, #1
10004ea2:	0fc9      	lsrs	r1, r1, #31
10004ea4:	0d64      	lsrs	r4, r4, #21
10004ea6:	468b      	mov	fp, r1
10004ea8:	4691      	mov	r9, r2
10004eaa:	0b3f      	lsrs	r7, r7, #12
10004eac:	0d6d      	lsrs	r5, r5, #21
10004eae:	0fdb      	lsrs	r3, r3, #31
10004eb0:	4284      	cmp	r4, r0
10004eb2:	d012      	beq.n	10004eda <__ledf2+0x56>
10004eb4:	4285      	cmp	r5, r0
10004eb6:	d025      	beq.n	10004f04 <__ledf2+0x80>
10004eb8:	2c00      	cmp	r4, #0
10004eba:	d114      	bne.n	10004ee6 <__ledf2+0x62>
10004ebc:	4661      	mov	r1, ip
10004ebe:	430e      	orrs	r6, r1
10004ec0:	4270      	negs	r0, r6
10004ec2:	4146      	adcs	r6, r0
10004ec4:	2d00      	cmp	r5, #0
10004ec6:	d035      	beq.n	10004f34 <__ledf2+0xb0>
10004ec8:	2e00      	cmp	r6, #0
10004eca:	d021      	beq.n	10004f10 <__ledf2+0x8c>
10004ecc:	4258      	negs	r0, r3
10004ece:	4158      	adcs	r0, r3
10004ed0:	2101      	movs	r1, #1
10004ed2:	4243      	negs	r3, r0
10004ed4:	430b      	orrs	r3, r1
10004ed6:	1c18      	adds	r0, r3, #0
10004ed8:	e00e      	b.n	10004ef8 <__ledf2+0x74>
10004eda:	4661      	mov	r1, ip
10004edc:	2002      	movs	r0, #2
10004ede:	4331      	orrs	r1, r6
10004ee0:	d10a      	bne.n	10004ef8 <__ledf2+0x74>
10004ee2:	42a5      	cmp	r5, r4
10004ee4:	d00e      	beq.n	10004f04 <__ledf2+0x80>
10004ee6:	2d00      	cmp	r5, #0
10004ee8:	d112      	bne.n	10004f10 <__ledf2+0x8c>
10004eea:	433a      	orrs	r2, r7
10004eec:	d110      	bne.n	10004f10 <__ledf2+0x8c>
10004eee:	465b      	mov	r3, fp
10004ef0:	4259      	negs	r1, r3
10004ef2:	2301      	movs	r3, #1
10004ef4:	4319      	orrs	r1, r3
10004ef6:	1c08      	adds	r0, r1, #0
10004ef8:	bc3c      	pop	{r2, r3, r4, r5}
10004efa:	4690      	mov	r8, r2
10004efc:	4699      	mov	r9, r3
10004efe:	46a2      	mov	sl, r4
10004f00:	46ab      	mov	fp, r5
10004f02:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004f04:	1c39      	adds	r1, r7, #0
10004f06:	2002      	movs	r0, #2
10004f08:	4311      	orrs	r1, r2
10004f0a:	d1f5      	bne.n	10004ef8 <__ledf2+0x74>
10004f0c:	2c00      	cmp	r4, #0
10004f0e:	d0d5      	beq.n	10004ebc <__ledf2+0x38>
10004f10:	459b      	cmp	fp, r3
10004f12:	d1ec      	bne.n	10004eee <__ledf2+0x6a>
10004f14:	42ac      	cmp	r4, r5
10004f16:	dcea      	bgt.n	10004eee <__ledf2+0x6a>
10004f18:	db05      	blt.n	10004f26 <__ledf2+0xa2>
10004f1a:	45bc      	cmp	ip, r7
10004f1c:	d8e7      	bhi.n	10004eee <__ledf2+0x6a>
10004f1e:	d00f      	beq.n	10004f40 <__ledf2+0xbc>
10004f20:	2000      	movs	r0, #0
10004f22:	45bc      	cmp	ip, r7
10004f24:	d2e8      	bcs.n	10004ef8 <__ledf2+0x74>
10004f26:	4658      	mov	r0, fp
10004f28:	4241      	negs	r1, r0
10004f2a:	4148      	adcs	r0, r1
10004f2c:	4241      	negs	r1, r0
10004f2e:	2001      	movs	r0, #1
10004f30:	4308      	orrs	r0, r1
10004f32:	e7e1      	b.n	10004ef8 <__ledf2+0x74>
10004f34:	433a      	orrs	r2, r7
10004f36:	d1c7      	bne.n	10004ec8 <__ledf2+0x44>
10004f38:	2000      	movs	r0, #0
10004f3a:	2e00      	cmp	r6, #0
10004f3c:	d1dc      	bne.n	10004ef8 <__ledf2+0x74>
10004f3e:	e7d6      	b.n	10004eee <__ledf2+0x6a>
10004f40:	45c8      	cmp	r8, r9
10004f42:	d8d4      	bhi.n	10004eee <__ledf2+0x6a>
10004f44:	2000      	movs	r0, #0
10004f46:	45c8      	cmp	r8, r9
10004f48:	d3ed      	bcc.n	10004f26 <__ledf2+0xa2>
10004f4a:	e7d5      	b.n	10004ef8 <__ledf2+0x74>
10004f4c:	000007ff 	.word	0x000007ff

10004f50 <__libc_init_array>:
10004f50:	4b0e      	ldr	r3, [pc, #56]	; (10004f8c <__libc_init_array+0x3c>)
10004f52:	b570      	push	{r4, r5, r6, lr}
10004f54:	2500      	movs	r5, #0
10004f56:	1c1e      	adds	r6, r3, #0
10004f58:	4c0d      	ldr	r4, [pc, #52]	; (10004f90 <__libc_init_array+0x40>)
10004f5a:	1ae4      	subs	r4, r4, r3
10004f5c:	10a4      	asrs	r4, r4, #2
10004f5e:	42a5      	cmp	r5, r4
10004f60:	d004      	beq.n	10004f6c <__libc_init_array+0x1c>
10004f62:	00ab      	lsls	r3, r5, #2
10004f64:	58f3      	ldr	r3, [r6, r3]
10004f66:	4798      	blx	r3
10004f68:	3501      	adds	r5, #1
10004f6a:	e7f8      	b.n	10004f5e <__libc_init_array+0xe>
10004f6c:	f7fd f882 	bl	10002074 <_init>
10004f70:	4b08      	ldr	r3, [pc, #32]	; (10004f94 <__libc_init_array+0x44>)
10004f72:	2500      	movs	r5, #0
10004f74:	1c1e      	adds	r6, r3, #0
10004f76:	4c08      	ldr	r4, [pc, #32]	; (10004f98 <__libc_init_array+0x48>)
10004f78:	1ae4      	subs	r4, r4, r3
10004f7a:	10a4      	asrs	r4, r4, #2
10004f7c:	42a5      	cmp	r5, r4
10004f7e:	d004      	beq.n	10004f8a <__libc_init_array+0x3a>
10004f80:	00ab      	lsls	r3, r5, #2
10004f82:	58f3      	ldr	r3, [r6, r3]
10004f84:	4798      	blx	r3
10004f86:	3501      	adds	r5, #1
10004f88:	e7f8      	b.n	10004f7c <__libc_init_array+0x2c>
10004f8a:	bd70      	pop	{r4, r5, r6, pc}
10004f8c:	20000608 	.word	0x20000608
10004f90:	20000608 	.word	0x20000608
10004f94:	20000608 	.word	0x20000608
10004f98:	20000608 	.word	0x20000608
10004f9c:	10001e92 	.word	0x10001e92
10004fa0:	10001e92 	.word	0x10001e92
10004fa4:	10001e9c 	.word	0x10001e9c
10004fa8:	10001e9c 	.word	0x10001e9c
10004fac:	10001eca 	.word	0x10001eca
10004fb0:	10001eca 	.word	0x10001eca
10004fb4:	10001eca 	.word	0x10001eca
10004fb8:	10001eca 	.word	0x10001eca
10004fbc:	10001ea6 	.word	0x10001ea6
10004fc0:	10001eb2 	.word	0x10001eb2
10004fc4:	10001ebe 	.word	0x10001ebe
10004fc8:	10001ebe 	.word	0x10001ebe

10004fcc <ECHO_C>:
10004fcc:	40010600 40040200 00000000 00000000     ...@...@........
10004fdc:	00000001 0000002d 02050000 01060202     ....-...........

10004fec <ECHO_L>:
10004fec:	40010600 40040200 00000000 00000000     ...@...@........
10004ffc:	00000004 0000010d 02030000 01080003     ................

1000500c <ECHO_R>:
1000500c:	40010600 40040200 00000000 00000000     ...@...@........
1000501c:	00000000 0000013d 02060000 01000300     ....=...........

1000502c <PIN_INTERRUPT_3>:
1000502c:	40010600 40040200 00000000 00000000     ...@...@........
1000503c:	00000001 00000015 03040000 00050101     ................

1000504c <INTERRUPT_0>:
1000504c:	01070002 00000001                       ........

10005054 <INTERRUPT_1s>:
10005054:	03000002 00000001 00010000 03300000     ..............0.
10005064:	00010000 00000000                       ........

1000506c <CAN_NODE_0_gpio_out>:
1000506c:	40040100 00000003                       ...@....

10005074 <CAN_NODE_0_gpio_out_config>:
10005074:	000000a4 00000001                       ........

1000507c <CAN_NODE_0_gpio_in>:
1000507c:	40040100 00000002                       ...@....

10005084 <CAN_NODE_0_gpio_in_config>:
	...

1000508c <CAN_NODE_0_BitTimeConfig>:
1000508c:	02dc6c00 0007a120 00011f40              .l.. ...@...

10005098 <CAN_NODE_0_sr>:
10005098:	00000000                                ....

1000509c <CAN_NODE_0_LMO_01_Config>:
1000509c:	200005c8 00000013 00000000              ... ........

100050a8 <CAN_NODE_0>:
100050a8:	200005b8 50040300 1000508c 1000509c     ... ...P.P...P..
	...
10005134:	10005098 1000506c 10005074 1000507c     .P..lP..tP..|P..
10005144:	10005084 00010106 00000000              .P..........

10005150 <BUS_IO_0_pin_list>:
10005150:	40040100 00000004 40040100 00000005     ...@.......@....
10005160:	40040100 00000006 10003ab6 10003aae     ...@.....:...:..
10005170:	10003aae 10003aa6 100039f8 100039f8     .:...:...9...9..
10005180:	10003a9c 10003aa6 100039f8 10003a9c     .:...:...9...:..
10005190:	100039f8 10003aa6 100039fa 100039fa     .9...:...9...9..
100051a0:	100039fa 10003b40 10004158 10004136     .9..@;..XA..6A..
100051b0:	10004136 1000412a 1000401e 1000401e     6A..*A...@...@..
100051c0:	1000411e 1000412a 1000401e 1000411e     .A..*A...@...A..
100051d0:	1000401e 1000412a 10004022 10004022     .@..*A.."@.."@..
100051e0:	10004022 10004338                       "@..8C..

Disassembly of section .VENEER_Code:

2000000c <HardFault_Veener>:
/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
    .section ".XmcVeneerCode","ax",%progbits
    
    .align 1
    
	Insert_InterruptVeener HardFault
2000000c:	482c      	ldr	r0, [pc, #176]	; (200000c0 <IRQ31_Veener+0x4>)
2000000e:	4700      	bx	r0
	...

2000002c <SVC_Veener>:
    .long 0
    .long 0
    .long 0
    .long 0
    .long 0
	Insert_InterruptVeener SVC
2000002c:	4825      	ldr	r0, [pc, #148]	; (200000c4 <IRQ31_Veener+0x8>)
2000002e:	4700      	bx	r0
	...

20000038 <PendSV_Veener>:
    .long 0
    .long 0
	Insert_InterruptVeener PendSV	
20000038:	4823      	ldr	r0, [pc, #140]	; (200000c8 <IRQ31_Veener+0xc>)
2000003a:	4700      	bx	r0

2000003c <SysTick_Veener>:
	Insert_InterruptVeener SysTick
2000003c:	4823      	ldr	r0, [pc, #140]	; (200000cc <IRQ31_Veener+0x10>)
2000003e:	4700      	bx	r0

20000040 <IRQ0_Veener>:
	
	Insert_InterruptVeener IRQ0	
20000040:	4823      	ldr	r0, [pc, #140]	; (200000d0 <IRQ31_Veener+0x14>)
20000042:	4700      	bx	r0

20000044 <IRQ1_Veener>:
	Insert_InterruptVeener IRQ1	
20000044:	4823      	ldr	r0, [pc, #140]	; (200000d4 <IRQ31_Veener+0x18>)
20000046:	4700      	bx	r0

20000048 <IRQ2_Veener>:
	Insert_InterruptVeener IRQ2	
20000048:	4823      	ldr	r0, [pc, #140]	; (200000d8 <IRQ31_Veener+0x1c>)
2000004a:	4700      	bx	r0

2000004c <IRQ3_Veener>:
	Insert_InterruptVeener IRQ3	
2000004c:	4823      	ldr	r0, [pc, #140]	; (200000dc <IRQ31_Veener+0x20>)
2000004e:	4700      	bx	r0

20000050 <IRQ4_Veener>:
	Insert_InterruptVeener IRQ4	
20000050:	4823      	ldr	r0, [pc, #140]	; (200000e0 <IRQ31_Veener+0x24>)
20000052:	4700      	bx	r0

20000054 <IRQ5_Veener>:
	Insert_InterruptVeener IRQ5	
20000054:	4823      	ldr	r0, [pc, #140]	; (200000e4 <IRQ31_Veener+0x28>)
20000056:	4700      	bx	r0

20000058 <IRQ6_Veener>:
	Insert_InterruptVeener IRQ6	
20000058:	4823      	ldr	r0, [pc, #140]	; (200000e8 <IRQ31_Veener+0x2c>)
2000005a:	4700      	bx	r0

2000005c <IRQ7_Veener>:
	Insert_InterruptVeener IRQ7	
2000005c:	4823      	ldr	r0, [pc, #140]	; (200000ec <IRQ31_Veener+0x30>)
2000005e:	4700      	bx	r0

20000060 <IRQ8_Veener>:
	Insert_InterruptVeener IRQ8	
20000060:	4823      	ldr	r0, [pc, #140]	; (200000f0 <IRQ31_Veener+0x34>)
20000062:	4700      	bx	r0

20000064 <IRQ9_Veener>:
	Insert_InterruptVeener IRQ9	
20000064:	4823      	ldr	r0, [pc, #140]	; (200000f4 <IRQ31_Veener+0x38>)
20000066:	4700      	bx	r0

20000068 <IRQ10_Veener>:
	Insert_InterruptVeener IRQ10	
20000068:	4823      	ldr	r0, [pc, #140]	; (200000f8 <IRQ31_Veener+0x3c>)
2000006a:	4700      	bx	r0

2000006c <IRQ11_Veener>:
	Insert_InterruptVeener IRQ11	
2000006c:	4823      	ldr	r0, [pc, #140]	; (200000fc <IRQ31_Veener+0x40>)
2000006e:	4700      	bx	r0

20000070 <IRQ12_Veener>:
	Insert_InterruptVeener IRQ12	
20000070:	4823      	ldr	r0, [pc, #140]	; (20000100 <IRQ31_Veener+0x44>)
20000072:	4700      	bx	r0

20000074 <IRQ13_Veener>:
	Insert_InterruptVeener IRQ13	
20000074:	4823      	ldr	r0, [pc, #140]	; (20000104 <IRQ31_Veener+0x48>)
20000076:	4700      	bx	r0

20000078 <IRQ14_Veener>:
	Insert_InterruptVeener IRQ14	
20000078:	4823      	ldr	r0, [pc, #140]	; (20000108 <IRQ31_Veener+0x4c>)
2000007a:	4700      	bx	r0

2000007c <IRQ15_Veener>:
	Insert_InterruptVeener IRQ15	
2000007c:	4823      	ldr	r0, [pc, #140]	; (2000010c <IRQ31_Veener+0x50>)
2000007e:	4700      	bx	r0

20000080 <IRQ16_Veener>:
	Insert_InterruptVeener IRQ16	
20000080:	4823      	ldr	r0, [pc, #140]	; (20000110 <IRQ31_Veener+0x54>)
20000082:	4700      	bx	r0

20000084 <IRQ17_Veener>:
	Insert_InterruptVeener IRQ17	
20000084:	4823      	ldr	r0, [pc, #140]	; (20000114 <IRQ31_Veener+0x58>)
20000086:	4700      	bx	r0

20000088 <IRQ18_Veener>:
	Insert_InterruptVeener IRQ18	
20000088:	4823      	ldr	r0, [pc, #140]	; (20000118 <IRQ31_Veener+0x5c>)
2000008a:	4700      	bx	r0

2000008c <IRQ19_Veener>:
	Insert_InterruptVeener IRQ19	
2000008c:	4823      	ldr	r0, [pc, #140]	; (2000011c <IRQ31_Veener+0x60>)
2000008e:	4700      	bx	r0

20000090 <IRQ20_Veener>:
	Insert_InterruptVeener IRQ20
20000090:	4823      	ldr	r0, [pc, #140]	; (20000120 <IRQ31_Veener+0x64>)
20000092:	4700      	bx	r0

20000094 <IRQ21_Veener>:
	Insert_InterruptVeener IRQ21
20000094:	4823      	ldr	r0, [pc, #140]	; (20000124 <IRQ31_Veener+0x68>)
20000096:	4700      	bx	r0

20000098 <IRQ22_Veener>:
	Insert_InterruptVeener IRQ22	
20000098:	4823      	ldr	r0, [pc, #140]	; (20000128 <IRQ31_Veener+0x6c>)
2000009a:	4700      	bx	r0

2000009c <IRQ23_Veener>:
	Insert_InterruptVeener IRQ23	
2000009c:	4823      	ldr	r0, [pc, #140]	; (2000012c <IRQ31_Veener+0x70>)
2000009e:	4700      	bx	r0

200000a0 <IRQ24_Veener>:
	Insert_InterruptVeener IRQ24	
200000a0:	4823      	ldr	r0, [pc, #140]	; (20000130 <IRQ31_Veener+0x74>)
200000a2:	4700      	bx	r0

200000a4 <IRQ25_Veener>:
	Insert_InterruptVeener IRQ25	
200000a4:	4823      	ldr	r0, [pc, #140]	; (20000134 <IRQ31_Veener+0x78>)
200000a6:	4700      	bx	r0

200000a8 <IRQ26_Veener>:
	Insert_InterruptVeener IRQ26	
200000a8:	4823      	ldr	r0, [pc, #140]	; (20000138 <IRQ31_Veener+0x7c>)
200000aa:	4700      	bx	r0

200000ac <IRQ27_Veener>:
	Insert_InterruptVeener IRQ27	
200000ac:	4823      	ldr	r0, [pc, #140]	; (2000013c <IRQ31_Veener+0x80>)
200000ae:	4700      	bx	r0

200000b0 <IRQ28_Veener>:
	Insert_InterruptVeener IRQ28	
200000b0:	4823      	ldr	r0, [pc, #140]	; (20000140 <IRQ31_Veener+0x84>)
200000b2:	4700      	bx	r0

200000b4 <IRQ29_Veener>:
	Insert_InterruptVeener IRQ29	
200000b4:	4823      	ldr	r0, [pc, #140]	; (20000144 <IRQ31_Veener+0x88>)
200000b6:	4700      	bx	r0

200000b8 <IRQ30_Veener>:
	Insert_InterruptVeener IRQ30	
200000b8:	4823      	ldr	r0, [pc, #140]	; (20000148 <IRQ31_Veener+0x8c>)
200000ba:	4700      	bx	r0

200000bc <IRQ31_Veener>:
	Insert_InterruptVeener IRQ31	
200000bc:	4823      	ldr	r0, [pc, #140]	; (2000014c <IRQ31_Veener+0x90>)
200000be:	4700      	bx	r0
/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
    .section ".XmcVeneerCode","ax",%progbits
    
    .align 1
    
	Insert_InterruptVeener HardFault
200000c0:	1000109d 	.word	0x1000109d
    .long 0
    .long 0
    .long 0
    .long 0
    .long 0
	Insert_InterruptVeener SVC
200000c4:	1000109d 	.word	0x1000109d
    .long 0
    .long 0
	Insert_InterruptVeener PendSV	
200000c8:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener SysTick
200000cc:	1000109d 	.word	0x1000109d
	
	Insert_InterruptVeener IRQ0	
200000d0:	100033f5 	.word	0x100033f5
	Insert_InterruptVeener IRQ1	
200000d4:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ2	
200000d8:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ3	
200000dc:	100031c5 	.word	0x100031c5
	Insert_InterruptVeener IRQ4	
200000e0:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ5	
200000e4:	100030ad 	.word	0x100030ad
	Insert_InterruptVeener IRQ6	
200000e8:	100032dd 	.word	0x100032dd
	Insert_InterruptVeener IRQ7	
200000ec:	10002ed9 	.word	0x10002ed9
	Insert_InterruptVeener IRQ8	
200000f0:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ9	
200000f4:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ10	
200000f8:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ11	
200000fc:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ12	
20000100:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ13	
20000104:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ14	
20000108:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ15	
2000010c:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ16	
20000110:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ17	
20000114:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ18	
20000118:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ19	
2000011c:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ20
20000120:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ21
20000124:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ22	
20000128:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ23	
2000012c:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ24	
20000130:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ25	
20000134:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ26	
20000138:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ27	
2000013c:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ28	
20000140:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ29	
20000144:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ30	
20000148:	1000109d 	.word	0x1000109d
	Insert_InterruptVeener IRQ31	
2000014c:	1000109d 	.word	0x1000109d
