[12/07 05:11:56      0s] 
[12/07 05:11:56      0s] Cadence Innovus(TM) Implementation System.
[12/07 05:11:56      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/07 05:11:56      0s] 
[12/07 05:11:56      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[12/07 05:11:56      0s] Options:	-files inn.cmd 
[12/07 05:11:56      0s] Date:		Sun Dec  7 05:11:56 2025
[12/07 05:11:56      0s] Host:		vlsicsl-s1.iitrpr.ac.in (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (128cores*256cpus*AMD EPYC 9754 128-Core Processor 1024KB)
[12/07 05:11:56      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[12/07 05:11:56      0s] 
[12/07 05:11:56      0s] License:
[12/07 05:11:56      0s] 		[05:11:56.275857] Configured Lic search path (21.01-s002): 5280@14.139.1.126

[12/07 05:11:57      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/07 05:11:57      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/07 05:12:08     11s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[12/07 05:12:10     12s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[12/07 05:12:10     12s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[12/07 05:12:10     12s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[12/07 05:12:10     12s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[12/07 05:12:10     12s] @(#)CDS: CPE v21.15-s076
[12/07 05:12:10     12s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[12/07 05:12:10     12s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[12/07 05:12:10     12s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/07 05:12:10     12s] @(#)CDS: RCDB 11.15.0
[12/07 05:12:10     12s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[12/07 05:12:10     12s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[12/07 05:12:10     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1118389_vlsicsl-s1.iitrpr.ac.in_ISDL_UG_92_QL2sYg.

[12/07 05:12:10     12s] Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.
[12/07 05:12:12     14s] 
[12/07 05:12:12     14s] **INFO:  MMMC transition support version v31-84 
[12/07 05:12:12     14s] 
[12/07 05:12:12     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/07 05:12:12     14s] <CMD> suppressMessage ENCEXT-2799
[12/07 05:12:13     14s] <CMD> getVersion
[12/07 05:12:13     14s] [INFO] Loading PVS 22.20 fill procedures
[12/07 05:12:13     14s] Sourcing file "inn.cmd" ...
[12/07 05:12:13     14s] <CMD> set init_lef_file {  /cad/FOUNDRY/digital/180nm/RC_Libs/libraries/lef/STDCELL/all.lef  }
[12/07 05:12:13     14s] <CMD> set init_verilog mapped_decim_filter.v
[12/07 05:12:13     14s] <CMD> set init_top_cell integrator_chain_with_downsampler_comb_nohold_with_fir128
[12/07 05:12:13     14s] <CMD> set init_design_settop 1
[12/07 05:12:13     14s] <CMD> set init_pwr_net VDD
[12/07 05:12:13     14s] <CMD> set init_gnd_net VSS
[12/07 05:12:13     14s] <CMD> init_design
[12/07 05:12:13     14s] 
[12/07 05:12:13     14s] Loading LEF file /cad/FOUNDRY/digital/180nm/RC_Libs/libraries/lef/STDCELL/all.lef ...
[12/07 05:12:13     14s] Set DBUPerIGU to M2 pitch 1320.
[12/07 05:12:13     14s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-200' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-201' for more detail.
[12/07 05:12:13     14s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[12/07 05:12:13     14s] To increase the message display limit, refer to the product command reference manual.
[12/07 05:12:13     14s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-200' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-200' for more detail.
[12/07 05:12:13     14s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 05:12:13     14s] Type 'man IMPLF-200' for more detail.
[12/07 05:12:13     14s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/07 05:12:13     14s] *** End library_loading (cpu=0.00min, real=0.00min, mem=0.0M, fe_cpu=0.25min, fe_real=0.28min, fe_mem=1006.5M) ***
[12/07 05:12:13     14s] #% Begin Load netlist data ... (date=12/07 05:12:13, mem=1004.4M)
[12/07 05:12:13     14s] *** Begin netlist parsing (mem=1006.5M) ***
[12/07 05:12:13     14s] Created 0 new cells from 0 timing libraries.
[12/07 05:12:13     14s] Reading netlist ...
[12/07 05:12:13     14s] Backslashed names will retain backslash and a trailing blank character.
[12/07 05:12:13     14s] Reading verilog netlist 'mapped_decim_filter.v'
[12/07 05:12:13     14s] 
[12/07 05:12:13     14s] *** Memory Usage v#1 (Current mem = 1015.520M, initial mem = 483.863M) ***
[12/07 05:12:13     14s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1015.5M) ***
[12/07 05:12:13     14s] #% End Load netlist data ... (date=12/07 05:12:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=1015.1M, current mem=1013.9M)
[12/07 05:12:13     14s] Set top cell to integrator_chain_with_downsampler_comb_nohold_with_fir128.
[12/07 05:12:14     14s] Hooked 0 DB cells to tlib cells.
[12/07 05:12:14     14s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1015.0M, current mem=1015.0M)
[12/07 05:12:14     15s] Starting recursive module instantiation check.
[12/07 05:12:14     15s] No recursion found.
[12/07 05:12:14     15s] Building hierarchical netlist for Cell integrator_chain_with_downsampler_comb_nohold_with_fir128 ...
[12/07 05:12:14     15s] *** Netlist is unique.
[12/07 05:12:14     15s] Setting Std. cell height to 10080 DBU (smallest netlist inst).
[12/07 05:12:14     15s] ** info: there are 490 modules.
[12/07 05:12:14     15s] ** info: there are 15969 stdCell insts.
[12/07 05:12:14     15s] 
[12/07 05:12:14     15s] *** Memory Usage v#1 (Current mem = 1074.434M, initial mem = 483.863M) ***
[12/07 05:12:14     15s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 05:12:14     15s] Type 'man IMPFP-3961' for more detail.
[12/07 05:12:14     15s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 05:12:14     15s] Type 'man IMPFP-3961' for more detail.
[12/07 05:12:14     15s] Horizontal Layer M1 offset = 560 (derived)
[12/07 05:12:14     15s] Vertical Layer M2 offset = 660 (derived)
[12/07 05:12:14     15s] Start create_tracks
[12/07 05:12:14     15s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[12/07 05:12:14     15s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[12/07 05:12:14     15s] **WARN: (IMPSYT-7328):	The design has been initialized in physical-only mode because the init_mmmc_file global variable was not defined. Timing analysis will not be possible within this session. You can only use commands that do not depend on timing data. If you need to use timing, you need to restart with an init_mmmc_file to define the timing setup, or you can save this design and use restoreDesign -mmmc_file <viewDef.tcl> to add the timing setup information.
[12/07 05:12:14     15s] Extraction setup Started 
[12/07 05:12:14     15s] 
[12/07 05:12:14     15s] Trim Metal Layers:
[12/07 05:12:14     15s] 
[12/07 05:12:14     15s] *** Summary of all messages that are not suppressed in this session:
[12/07 05:12:14     15s] Severity  ID               Count  Summary                                  
[12/07 05:12:14     15s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/07 05:12:14     15s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/07 05:12:14     15s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/07 05:12:14     15s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[12/07 05:12:14     15s] *** Message Summary: 57 warning(s), 0 error(s)
[12/07 05:12:14     15s] 
[12/07 05:12:14     15s] <CMD> floorPlan -r 1.0 0.7 20 20 20 20
[12/07 05:12:14     15s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 05:12:14     15s] Type 'man IMPFP-3961' for more detail.
[12/07 05:12:14     15s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 05:12:14     15s] Type 'man IMPFP-3961' for more detail.
[12/07 05:12:14     15s] Horizontal Layer M1 offset = 560 (derived)
[12/07 05:12:14     15s] Vertical Layer M2 offset = 660 (derived)
[12/07 05:12:14     15s] Start create_tracks
[12/07 05:12:14     15s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[12/07 05:12:14     15s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[12/07 05:12:14     15s] <CMD> addRing -type core_rings -nets {VDD VSS} -layer {top M4 bottom M4 left M3 right M3} -width 3 -spacing 3 -offset 5
[12/07 05:12:14     15s] #% Begin addRing (date=12/07 05:12:14, mem=1290.6M)
[12/07 05:12:14     15s] 
[12/07 05:12:14     15s] 
[12/07 05:12:14     15s] viaInitial starts at Sun Dec  7 05:12:14 2025
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[12/07 05:12:14     15s] Type 'man IMPPP-557' for more detail.
[12/07 05:12:14     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[12/07 05:12:14     15s] Type 'man IMPPP-557' for more detail.
[12/07 05:12:14     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[12/07 05:12:14     15s] Type 'man IMPPP-557' for more detail.
[12/07 05:12:14     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[12/07 05:12:14     15s] Type 'man IMPPP-557' for more detail.
[12/07 05:12:14     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[12/07 05:12:14     15s] Type 'man IMPPP-557' for more detail.
[12/07 05:12:14     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[12/07 05:12:14     15s] Type 'man IMPPP-557' for more detail.
[12/07 05:12:14     15s] viaInitial ends at Sun Dec  7 05:12:14 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Ring generation is complete.
[12/07 05:12:14     15s] vias are now being generated.
[12/07 05:12:14     15s] addRing created 8 wires.
[12/07 05:12:14     15s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/07 05:12:14     15s] +--------+----------------+----------------+
[12/07 05:12:14     15s] |  Layer |     Created    |     Deleted    |
[12/07 05:12:14     15s] +--------+----------------+----------------+
[12/07 05:12:14     15s] | Metal3 |        4       |       NA       |
[12/07 05:12:14     15s] |  Via34 |        8       |        0       |
[12/07 05:12:14     15s] | Metal4 |        4       |       NA       |
[12/07 05:12:14     15s] +--------+----------------+----------------+
[12/07 05:12:14     15s] #% End addRing (date=12/07 05:12:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1294.2M, current mem=1294.2M)
[12/07 05:12:14     15s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M3 -width 3 -spacing 3 -set_to_set_distance 40
[12/07 05:12:14     15s] #% Begin addStripe (date=12/07 05:12:14, mem=1294.2M)
[12/07 05:12:14     15s] 
[12/07 05:12:14     15s] Initialize fgc environment(mem: 1310.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Starting stripe generation ...
[12/07 05:12:14     15s] Non-Default Mode Option Settings :
[12/07 05:12:14     15s]   NONE
[12/07 05:12:14     15s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Stripe generation is complete.
[12/07 05:12:14     15s] vias are now being generated.
[12/07 05:12:14     15s] addStripe created 40 wires.
[12/07 05:12:14     15s] ViaGen created 80 vias, deleted 0 via to avoid violation.
[12/07 05:12:14     15s] +--------+----------------+----------------+
[12/07 05:12:14     15s] |  Layer |     Created    |     Deleted    |
[12/07 05:12:14     15s] +--------+----------------+----------------+
[12/07 05:12:14     15s] | Metal3 |       40       |       NA       |
[12/07 05:12:14     15s] |  Via34 |       80       |        0       |
[12/07 05:12:14     15s] +--------+----------------+----------------+
[12/07 05:12:14     15s] #% End addStripe (date=12/07 05:12:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.4M, current mem=1295.4M)
[12/07 05:12:14     15s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M4 -width 3 -spacing 3 -set_to_set_distance 40
[12/07 05:12:14     15s] #% Begin addStripe (date=12/07 05:12:14, mem=1295.4M)
[12/07 05:12:14     15s] 
[12/07 05:12:14     15s] Initialize fgc environment(mem: 1310.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Starting stripe generation ...
[12/07 05:12:14     15s] Non-Default Mode Option Settings :
[12/07 05:12:14     15s]   NONE
[12/07 05:12:14     15s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1310.6M)
[12/07 05:12:14     15s] Stripe generation is complete.
[12/07 05:12:14     15s] vias are now being generated.
[12/07 05:12:14     15s] addStripe created 39 wires.
[12/07 05:12:14     15s] ViaGen created 858 vias, deleted 0 via to avoid violation.
[12/07 05:12:14     15s] +--------+----------------+----------------+
[12/07 05:12:14     15s] |  Layer |     Created    |     Deleted    |
[12/07 05:12:14     15s] +--------+----------------+----------------+
[12/07 05:12:14     15s] |  Via34 |       858      |        0       |
[12/07 05:12:14     15s] | Metal4 |       39       |       NA       |
[12/07 05:12:14     15s] +--------+----------------+----------------+
[12/07 05:12:14     15s] #% End addStripe (date=12/07 05:12:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.4M, current mem=1295.4M)
[12/07 05:12:14     15s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[12/07 05:12:14     15s] <CMD> report_message -start_cmd
[12/07 05:12:14     15s] <CMD> getRouteMode -maxRouteLayer -quiet
[12/07 05:12:14     15s] <CMD> getRouteMode -user -maxRouteLayer
[12/07 05:12:14     15s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -user -maxRouteLayer
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/07 05:12:14     15s] <CMD> getPlaceMode -timingDriven -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -adaptive -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/07 05:12:14     15s] <CMD> getPlaceMode -ignoreScan -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -user -ignoreScan
[12/07 05:12:14     15s] <CMD> getPlaceMode -repairPlace -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -user -repairPlace
[12/07 05:12:14     15s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/07 05:12:14     15s] <CMD> getDesignMode -quiet -siPrevention
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[12/07 05:12:14     15s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:15.3/0:00:15.9 (1.0), mem = 1310.6M
[12/07 05:12:14     15s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 05:12:14     15s] <CMD> um::push_snapshot_stack
[12/07 05:12:14     15s] <CMD> getDesignMode -quiet -flowEffort
[12/07 05:12:14     15s] <CMD> getDesignMode -highSpeedCore -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -adaptive
[12/07 05:12:14     15s] <CMD> set spgFlowInInitialPlace 1
[12/07 05:12:14     15s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -softGuide -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/07 05:12:14     15s] <CMD> getPlaceMode -sdpPlace -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -sdpPlace -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/07 05:12:14     15s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/07 05:12:14     15s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -place_check_library -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -trimView -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/07 05:12:14     15s] <CMD> getPlaceMode -congEffort -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/07 05:12:14     15s] <CMD> getPlaceMode -ignoreScan -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -user -ignoreScan
[12/07 05:12:14     15s] <CMD> getPlaceMode -repairPlace -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -user -repairPlace
[12/07 05:12:14     15s] <CMD> getPlaceMode -congEffort -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -fp -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -timingDriven -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -user -timingDriven
[12/07 05:12:14     15s] <CMD> getPlaceMode -fastFp -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -clusterMode -quiet
[12/07 05:12:14     15s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/07 05:12:14     15s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/07 05:12:14     15s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -forceTiming -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -fp -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -fastfp -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -timingDriven -quiet
[12/07 05:12:14     15s] **WARN: (IMPSP-9513):	Timing constraint file does not exist
[12/07 05:12:14     15s] **WARN: (IMPSP-9514):	Non-TimingDriven placement will be performed.
[12/07 05:12:14     15s] <CMD> setPlaceMode -timingDriven 0
[12/07 05:12:14     15s] <CMD> getPlaceMode -fp -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -fastfp -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -powerDriven -quiet
[12/07 05:12:14     15s] <CMD> getExtractRCMode -quiet -engine
[12/07 05:12:14     15s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/07 05:12:14     15s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/07 05:12:14     15s] <CMD> getAnalysisMode -quiet -cppr
[12/07 05:12:14     15s] <CMD> setExtractRCMode -engine preRoute
[12/07 05:12:14     15s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/07 05:12:14     15s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 05:12:14     15s] <CMD_INTERNAL> isAnalysisModeSetup
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[12/07 05:12:14     15s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -clusterMode
[12/07 05:12:14     15s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/07 05:12:14     15s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[12/07 05:12:14     15s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/07 05:12:14     15s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[12/07 05:12:14     15s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -user -resetCombineRFLevel
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[12/07 05:12:14     15s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[12/07 05:12:14     15s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[12/07 05:12:14     15s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/07 05:12:14     15s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/07 05:12:14     15s] <CMD> setPlaceMode -reset -ignoreScan
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/07 05:12:14     15s] <CMD_INTERNAL> colorizeGeometry
[12/07 05:12:14     15s] #Start colorize_geometry on Sun Dec  7 05:12:14 2025
[12/07 05:12:14     15s] #
[12/07 05:12:14     15s] ### Time Record (colorize_geometry) is installed.
[12/07 05:12:14     15s] ### Time Record (Pre Callback) is installed.
[12/07 05:12:14     15s] ### Time Record (Pre Callback) is uninstalled.
[12/07 05:12:14     15s] ### Time Record (DB Import) is installed.
[12/07 05:12:14     15s] #create default rule from bind_ndr_rule rule=0x7f39bb082110 0x7f39b07fa558
[12/07 05:12:14     15s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=619990535 placement=984943660 pin_access=1 inst_pattern=1
[12/07 05:12:14     15s] ### Time Record (DB Import) is uninstalled.
[12/07 05:12:14     15s] ### Time Record (DB Export) is installed.
[12/07 05:12:14     15s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=619990535 placement=984943660 pin_access=1 inst_pattern=1
[12/07 05:12:14     15s] ### Time Record (DB Export) is uninstalled.
[12/07 05:12:14     15s] ### Time Record (Post Callback) is installed.
[12/07 05:12:14     15s] ### Time Record (Post Callback) is uninstalled.
[12/07 05:12:14     15s] #
[12/07 05:12:14     15s] #colorize_geometry statistics:
[12/07 05:12:14     15s] #Cpu time = 00:00:00
[12/07 05:12:14     15s] #Elapsed time = 00:00:00
[12/07 05:12:14     15s] #Increased memory = 34.03 (MB)
[12/07 05:12:14     15s] #Total memory = 1331.15 (MB)
[12/07 05:12:14     15s] #Peak memory = 1334.27 (MB)
[12/07 05:12:14     15s] #Number of warnings = 0
[12/07 05:12:14     15s] #Total number of warnings = 0
[12/07 05:12:14     15s] #Number of fails = 0
[12/07 05:12:14     15s] #Total number of fails = 0
[12/07 05:12:14     15s] #Complete colorize_geometry on Sun Dec  7 05:12:14 2025
[12/07 05:12:14     15s] #
[12/07 05:12:14     15s] ### Time Record (colorize_geometry) is uninstalled.
[12/07 05:12:14     15s] ### 
[12/07 05:12:14     15s] ###   Scalability Statistics
[12/07 05:12:14     15s] ### 
[12/07 05:12:14     15s] ### ------------------------+----------------+----------------+----------------+
[12/07 05:12:14     15s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/07 05:12:14     15s] ### ------------------------+----------------+----------------+----------------+
[12/07 05:12:14     15s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/07 05:12:14     15s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/07 05:12:14     15s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/07 05:12:14     15s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/07 05:12:14     15s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/07 05:12:14     15s] ### ------------------------+----------------+----------------+----------------+
[12/07 05:12:14     15s] ### 
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/07 05:12:14     15s] *** Starting placeDesign default flow ***
[12/07 05:12:14     15s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/07 05:12:14     15s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/07 05:12:14     15s] <CMD> deleteBufferTree -decloneInv
[12/07 05:12:14     15s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/07 05:12:14     15s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[12/07 05:12:14     15s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 05:12:14     15s] <CMD> all_setup_analysis_views
[12/07 05:12:14     15s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[12/07 05:12:14     15s] <CMD> getPlaceMode -quiet -expSkipGP
[12/07 05:12:14     15s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1345.6M, EPOCH TIME: 1765064534.799065
[12/07 05:12:14     15s] Deleted 0 physical inst  (cell - / prefix -).
[12/07 05:12:14     15s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1345.6M, EPOCH TIME: 1765064534.799357
[12/07 05:12:14     15s] INFO: #ExclusiveGroups=0
[12/07 05:12:14     15s] INFO: There are no Exclusive Groups.
[12/07 05:12:14     15s] Extracting standard cell pins and blockage ...... 
[12/07 05:12:14     15s] Pin and blockage extraction finished
[12/07 05:12:14     15s] Extracting macro/IO cell pins and blockage ...... 
[12/07 05:12:14     15s] Pin and blockage extraction finished
[12/07 05:12:14     15s] *** Starting "NanoPlace(TM) placement v#6 (mem=1345.6M)" ...
[12/07 05:12:14     15s] <CMD> setDelayCalMode -engine feDc
[12/07 05:12:14     15s] No user-set net weight.
[12/07 05:12:14     15s] Net fanout histogram:
[12/07 05:12:14     15s] 2		: 11294 (69.6%) nets
[12/07 05:12:14     15s] 3		: 3975 (24.5%) nets
[12/07 05:12:14     15s] 4     -	14	: 570 (3.5%) nets
[12/07 05:12:14     15s] 15    -	39	: 276 (1.7%) nets
[12/07 05:12:14     15s] 40    -	79	: 65 (0.4%) nets
[12/07 05:12:14     15s] 80    -	159	: 41 (0.3%) nets
[12/07 05:12:14     15s] 160   -	319	: 12 (0.1%) nets
[12/07 05:12:14     15s] 320   -	639	: 1 (0.0%) nets
[12/07 05:12:14     15s] 640   -	1279	: 0 (0.0%) nets
[12/07 05:12:14     15s] 1280  -	2559	: 0 (0.0%) nets
[12/07 05:12:14     15s] 2560  -	5119	: 1 (0.0%) nets
[12/07 05:12:14     15s] 5120+		: 0 (0.0%) nets
[12/07 05:12:14     15s] no activity file in design. spp won't run.
[12/07 05:12:14     15s] Options: clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/07 05:12:14     15s] Scan chains were not defined.
[12/07 05:12:14     15s] Processing tracks to init pin-track alignment.
[12/07 05:12:14     15s] z: 2, totalTracks: 1
[12/07 05:12:14     15s] z: 4, totalTracks: 1
[12/07 05:12:14     15s] z: 6, totalTracks: 1
[12/07 05:12:14     15s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 05:12:14     15s] All LLGs are deleted
[12/07 05:12:14     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:14     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:14     15s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1345.6M, EPOCH TIME: 1765064534.868313
[12/07 05:12:14     15s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1345.6M, EPOCH TIME: 1765064534.868494
[12/07 05:12:14     15s] # Building integrator_chain_with_downsampler_comb_nohold_with_fir128 llgBox search-tree.
[12/07 05:12:14     15s] #std cell=15969 (0 fixed + 15969 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[12/07 05:12:14     15s] #ioInst=0 #net=16235 #term=60655 #term/net=3.74, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=206
[12/07 05:12:14     15s] stdCell: 15969 single + 0 double + 0 multi
[12/07 05:12:14     15s] Total standard cell length = 82.3482 (mm), area = 0.4150 (mm^2)
[12/07 05:12:14     15s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1345.6M, EPOCH TIME: 1765064534.871598
[12/07 05:12:14     15s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:14     15s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:14     15s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1345.6M, EPOCH TIME: 1765064534.871714
[12/07 05:12:14     15s] Max number of tech site patterns supported in site array is 256.
[12/07 05:12:14     15s] Core basic site is tsm3site
[12/07 05:12:14     15s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1345.6M, EPOCH TIME: 1765064534.877846
[12/07 05:12:14     15s] After signature check, allow fast init is false, keep pre-filter is false.
[12/07 05:12:14     15s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 05:12:14     15s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1345.6M, EPOCH TIME: 1765064534.878084
[12/07 05:12:14     15s] Use non-trimmed site array because memory saving is not enough.
[12/07 05:12:14     15s] SiteArray: non-trimmed site array dimensions = 152 x 1173
[12/07 05:12:14     15s] SiteArray: use 974,848 bytes
[12/07 05:12:14     15s] SiteArray: current memory after site array memory allocation 1346.5M
[12/07 05:12:14     15s] SiteArray: FP blocked sites are writable
[12/07 05:12:14     15s] Estimated cell power/ground rail width = 0.630 um
[12/07 05:12:14     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 05:12:14     15s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1346.5M, EPOCH TIME: 1765064534.880400
[12/07 05:12:14     15s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.001, REAL:0.001, MEM:1346.5M, EPOCH TIME: 1765064534.881177
[12/07 05:12:14     15s] SiteArray: number of non floorplan blocked sites for llg default is 178296
[12/07 05:12:14     15s] Atter site array init, number of instance map data is 0.
[12/07 05:12:14     15s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:1346.5M, EPOCH TIME: 1765064534.882408
[12/07 05:12:14     15s] 
[12/07 05:12:14     15s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[12/07 05:12:14     15s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:1346.5M, EPOCH TIME: 1765064534.884037
[12/07 05:12:14     15s] 
[12/07 05:12:14     15s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[12/07 05:12:14     15s] Average module density = 0.700.
[12/07 05:12:14     15s] Density for the design = 0.700.
[12/07 05:12:14     15s]        = stdcell_area 124770 sites (415035 um^2) / alloc_area 178296 sites (593084 um^2).
[12/07 05:12:14     15s] Pin Density = 0.3402.
[12/07 05:12:14     15s]             = total # of pins 60655 / total area 178296.
[12/07 05:12:14     15s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1346.5M, EPOCH TIME: 1765064534.887046
[12/07 05:12:14     15s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.002, REAL:0.002, MEM:1346.5M, EPOCH TIME: 1765064534.888768
[12/07 05:12:14     15s] OPERPROF: Starting pre-place ADS at level 1, MEM:1346.5M, EPOCH TIME: 1765064534.889209
[12/07 05:12:14     15s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1346.5M, EPOCH TIME: 1765064534.893394
[12/07 05:12:14     15s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1346.5M, EPOCH TIME: 1765064534.893426
[12/07 05:12:14     15s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1346.5M, EPOCH TIME: 1765064534.893454
[12/07 05:12:14     15s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1346.5M, EPOCH TIME: 1765064534.893477
[12/07 05:12:14     15s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1346.5M, EPOCH TIME: 1765064534.893495
[12/07 05:12:14     15s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1346.5M, EPOCH TIME: 1765064534.893883
[12/07 05:12:14     15s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1346.5M, EPOCH TIME: 1765064534.893908
[12/07 05:12:14     15s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1346.5M, EPOCH TIME: 1765064534.894037
[12/07 05:12:14     15s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:1346.5M, EPOCH TIME: 1765064534.894056
[12/07 05:12:14     15s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:1346.5M, EPOCH TIME: 1765064534.894130
[12/07 05:12:14     15s] ADSU 0.700 -> 0.700. site 178296.000 -> 178296.000. GS 40.320
[12/07 05:12:14     15s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.013, REAL:0.013, MEM:1346.5M, EPOCH TIME: 1765064534.901843
[12/07 05:12:14     15s] OPERPROF: Starting spMPad at level 1, MEM:1346.5M, EPOCH TIME: 1765064534.901929
[12/07 05:12:14     15s] OPERPROF:   Starting spContextMPad at level 2, MEM:1346.5M, EPOCH TIME: 1765064534.902385
[12/07 05:12:14     15s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1346.5M, EPOCH TIME: 1765064534.902408
[12/07 05:12:14     15s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1346.5M, EPOCH TIME: 1765064534.902426
[12/07 05:12:14     15s] Initial padding reaches pin density 0.545 for top
[12/07 05:12:14     15s] InitPadU 0.700 -> 0.950 for top
[12/07 05:12:14     15s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1346.5M, EPOCH TIME: 1765064534.920480
[12/07 05:12:14     15s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.002, REAL:0.002, MEM:1346.5M, EPOCH TIME: 1765064534.922041
[12/07 05:12:14     15s] === lastAutoLevel = 8 
[12/07 05:12:14     15s] OPERPROF: Starting spInitNetWt at level 1, MEM:1346.5M, EPOCH TIME: 1765064534.925052
[12/07 05:12:14     15s] no activity file in design. spp won't run.
[12/07 05:12:14     15s] [spp] 0
[12/07 05:12:14     15s] [adp] 0:1:1:3
[12/07 05:12:14     15s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.002, REAL:0.002, MEM:1346.5M, EPOCH TIME: 1765064534.927306
[12/07 05:12:14     15s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/07 05:12:14     15s] OPERPROF: Starting npMain at level 1, MEM:1346.5M, EPOCH TIME: 1765064534.928462
[12/07 05:12:15     15s] OPERPROF:   Starting npPlace at level 2, MEM:1365.6M, EPOCH TIME: 1765064535.958819
[12/07 05:12:15     15s] Iteration  1: Total net bbox = 1.336e-07 (4.28e-09 1.29e-07)
[12/07 05:12:15     15s]               Est.  stn bbox = 1.366e-07 (4.50e-09 1.32e-07)
[12/07 05:12:15     15s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1406.6M
[12/07 05:12:15     15s] Iteration  2: Total net bbox = 1.336e-07 (4.28e-09 1.29e-07)
[12/07 05:12:15     15s]               Est.  stn bbox = 1.366e-07 (4.50e-09 1.32e-07)
[12/07 05:12:15     15s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1406.6M
[12/07 05:12:15     15s] exp_mt_sequential is set from setPlaceMode option to 1
[12/07 05:12:15     15s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/07 05:12:15     15s] place_exp_mt_interval set to default 32
[12/07 05:12:15     15s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/07 05:12:16     16s] Iteration  3: Total net bbox = 3.788e+02 (2.01e+02 1.78e+02)
[12/07 05:12:16     16s]               Est.  stn bbox = 5.548e+02 (2.95e+02 2.60e+02)
[12/07 05:12:16     16s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1437.4M
[12/07 05:12:20     20s] Iteration  4: Total net bbox = 4.777e+05 (2.32e+05 2.45e+05)
[12/07 05:12:20     20s]               Est.  stn bbox = 6.965e+05 (3.39e+05 3.58e+05)
[12/07 05:12:20     20s]               cpu = 0:00:04.2 real = 0:00:04.0 mem = 1437.4M
[12/07 05:12:24     24s] Iteration  5: Total net bbox = 4.803e+05 (2.52e+05 2.29e+05)
[12/07 05:12:24     24s]               Est.  stn bbox = 7.640e+05 (4.06e+05 3.58e+05)
[12/07 05:12:24     24s]               cpu = 0:00:03.4 real = 0:00:04.0 mem = 1437.4M
[12/07 05:12:24     24s] OPERPROF:   Finished npPlace at level 2, CPU:8.346, REAL:8.391, MEM:1437.4M, EPOCH TIME: 1765064544.350137
[12/07 05:12:24     24s] OPERPROF: Finished npMain at level 1, CPU:8.387, REAL:9.433, MEM:1437.4M, EPOCH TIME: 1765064544.360994
[12/07 05:12:24     24s] OPERPROF: Starting npMain at level 1, MEM:1437.4M, EPOCH TIME: 1765064544.366424
[12/07 05:12:24     24s] OPERPROF:   Starting npPlace at level 2, MEM:1437.4M, EPOCH TIME: 1765064544.428110
[12/07 05:12:31     31s] Iteration  6: Total net bbox = 4.948e+05 (2.59e+05 2.36e+05)
[12/07 05:12:31     31s]               Est.  stn bbox = 8.149e+05 (4.38e+05 3.76e+05)
[12/07 05:12:31     31s]               cpu = 0:00:06.8 real = 0:00:07.0 mem = 1448.8M
[12/07 05:12:31     31s] OPERPROF:   Finished npPlace at level 2, CPU:6.808, REAL:6.803, MEM:1448.8M, EPOCH TIME: 1765064551.230711
[12/07 05:12:31     31s] OPERPROF: Finished npMain at level 1, CPU:6.880, REAL:6.875, MEM:1448.8M, EPOCH TIME: 1765064551.241786
[12/07 05:12:31     31s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1448.8M, EPOCH TIME: 1765064551.242992
[12/07 05:12:31     31s] Starting Early Global Route rough congestion estimation: mem = 1448.8M
[12/07 05:12:31     31s] <CMD> psp::embedded_egr_init_
[12/07 05:12:31     31s] (I)      ==================== Layers =====================
[12/07 05:12:31     31s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 05:12:31     31s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 05:12:31     31s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 05:12:31     31s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 05:12:31     31s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[12/07 05:12:31     31s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 05:12:31     31s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[12/07 05:12:31     31s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 05:12:31     31s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[12/07 05:12:31     31s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 05:12:31     31s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[12/07 05:12:31     31s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 05:12:31     31s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[12/07 05:12:31     31s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 05:12:31     31s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 05:12:31     31s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 05:12:31     31s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 05:12:31     31s] (I)      Started Import and model ( Curr Mem: 1448.85 MB )
[12/07 05:12:31     31s] (I)      Default pattern map key = integrator_chain_with_downsampler_comb_nohold_with_fir128_default.
[12/07 05:12:31     31s] (I)      == Non-default Options ==
[12/07 05:12:31     31s] (I)      Print mode                                         : 2
[12/07 05:12:31     31s] (I)      Stop if highly congested                           : false
[12/07 05:12:31     31s] (I)      Maximum routing layer                              : 6
[12/07 05:12:31     31s] (I)      Assign partition pins                              : false
[12/07 05:12:31     31s] (I)      Support large GCell                                : true
[12/07 05:12:31     31s] (I)      Number of threads                                  : 1
[12/07 05:12:31     31s] (I)      Number of rows per GCell                           : 10
[12/07 05:12:31     31s] (I)      Max num rows per GCell                             : 32
[12/07 05:12:31     31s] (I)      Method to set GCell size                           : row
[12/07 05:12:31     31s] (I)      Counted 1033 PG shapes. We will not process PG shapes layer by layer.
[12/07 05:12:31     31s] (I)      Use row-based GCell size
[12/07 05:12:31     31s] (I)      Use row-based GCell align
[12/07 05:12:31     31s] (I)      layer 0 area = 0
[12/07 05:12:31     31s] (I)      layer 1 area = 0
[12/07 05:12:31     31s] (I)      layer 2 area = 0
[12/07 05:12:31     31s] (I)      layer 3 area = 0
[12/07 05:12:31     31s] (I)      layer 4 area = 0
[12/07 05:12:31     31s] (I)      layer 5 area = 0
[12/07 05:12:31     31s] (I)      GCell unit size   : 10080
[12/07 05:12:31     31s] (I)      GCell multiplier  : 10
[12/07 05:12:31     31s] (I)      GCell row height  : 10080
[12/07 05:12:31     31s] (I)      Actual row height : 10080
[12/07 05:12:31     31s] (I)      GCell align ref   : 40920 40320
[12/07 05:12:31     31s] [NR-eGR] Track table information for default rule: 
[12/07 05:12:31     31s] [NR-eGR] Metal1 has single uniform track structure
[12/07 05:12:31     31s] [NR-eGR] Metal2 has single uniform track structure
[12/07 05:12:31     31s] [NR-eGR] Metal3 has single uniform track structure
[12/07 05:12:31     31s] [NR-eGR] Metal4 has single uniform track structure
[12/07 05:12:31     31s] [NR-eGR] Metal5 has single uniform track structure
[12/07 05:12:31     31s] [NR-eGR] Metal6 has single uniform track structure
[12/07 05:12:31     31s] (I)      ============== Default via ===============
[12/07 05:12:31     31s] (I)      +---+------------------+-----------------+
[12/07 05:12:31     31s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/07 05:12:31     31s] (I)      +---+------------------+-----------------+
[12/07 05:12:31     31s] (I)      | 1 |    1  via1       |    1  via1      |
[12/07 05:12:31     31s] (I)      | 2 |    2  via2       |    2  via2      |
[12/07 05:12:31     31s] (I)      | 3 |    3  via3       |    3  via3      |
[12/07 05:12:31     31s] (I)      | 4 |    4  via4       |    4  via4      |
[12/07 05:12:31     31s] (I)      | 5 |    5  via5       |    5  via5      |
[12/07 05:12:31     31s] (I)      +---+------------------+-----------------+
[12/07 05:12:31     31s] [NR-eGR] Read 1979 PG shapes
[12/07 05:12:31     31s] [NR-eGR] Read 0 clock shapes
[12/07 05:12:31     31s] [NR-eGR] Read 0 other shapes
[12/07 05:12:31     31s] [NR-eGR] #Routing Blockages  : 0
[12/07 05:12:31     31s] [NR-eGR] #Instance Blockages : 0
[12/07 05:12:31     31s] [NR-eGR] #PG Blockages       : 1979
[12/07 05:12:31     31s] [NR-eGR] #Halo Blockages     : 0
[12/07 05:12:31     31s] [NR-eGR] #Boundary Blockages : 0
[12/07 05:12:31     31s] [NR-eGR] #Clock Blockages    : 0
[12/07 05:12:31     31s] [NR-eGR] #Other Blockages    : 0
[12/07 05:12:31     31s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 05:12:31     31s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 05:12:31     31s] [NR-eGR] Read 16234 nets ( ignored 0 )
[12/07 05:12:31     31s] (I)      early_global_route_priority property id does not exist.
[12/07 05:12:31     31s] (I)      Read Num Blocks=1979  Num Prerouted Wires=0  Num CS=0
[12/07 05:12:31     31s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[12/07 05:12:31     31s] (I)      Layer 2 (H) : #blockages 990 : #preroutes 0
[12/07 05:12:31     31s] (I)      Layer 3 (V) : #blockages 989 : #preroutes 0
[12/07 05:12:31     31s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[12/07 05:12:31     31s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/07 05:12:31     31s] (I)      Number of ignored nets                =      0
[12/07 05:12:31     31s] (I)      Number of connected nets              =      0
[12/07 05:12:31     31s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 05:12:31     31s] (I)      Number of clock nets                  =      0.  Ignored: No
[12/07 05:12:31     31s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 05:12:31     31s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 05:12:31     31s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 05:12:31     31s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 05:12:31     31s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 05:12:31     31s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 05:12:31     31s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 05:12:31     31s] (I)      Ndr track 0 does not exist
[12/07 05:12:31     31s] (I)      ---------------------Grid Graph Info--------------------
[12/07 05:12:31     31s] (I)      Routing area        : (0, 0) - (1630200, 1612800)
[12/07 05:12:31     31s] (I)      Core area           : (40920, 40320) - (1589280, 1572480)
[12/07 05:12:31     31s] (I)      Site width          :  1320  (dbu)
[12/07 05:12:31     31s] (I)      Row height          : 10080  (dbu)
[12/07 05:12:31     31s] (I)      GCell row height    : 10080  (dbu)
[12/07 05:12:31     31s] (I)      GCell width         : 100800  (dbu)
[12/07 05:12:31     31s] (I)      GCell height        : 100800  (dbu)
[12/07 05:12:31     31s] (I)      Grid                :    17    16     6
[12/07 05:12:31     31s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/07 05:12:31     31s] (I)      Vertical capacity   :     0 100800     0 100800     0 100800
[12/07 05:12:31     31s] (I)      Horizontal capacity :     0     0 100800     0 100800     0
[12/07 05:12:31     31s] (I)      Default wire width  :   460   560   560   560   560   880
[12/07 05:12:31     31s] (I)      Default wire space  :   460   560   560   560   560   920
[12/07 05:12:31     31s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/07 05:12:31     31s] (I)      Default pitch size  :   920  1320  1120  1320  1120  1980
[12/07 05:12:31     31s] (I)      First track coord   :   560   660   560   660   560  1980
[12/07 05:12:31     31s] (I)      Num tracks per GCell: 109.57 76.36 90.00 76.36 90.00 50.91
[12/07 05:12:31     31s] (I)      Total num of tracks :  1440  1235  1440  1235  1440   823
[12/07 05:12:31     31s] (I)      Num of masks        :     1     1     1     1     1     1
[12/07 05:12:31     31s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/07 05:12:31     31s] (I)      --------------------------------------------------------
[12/07 05:12:31     31s] 
[12/07 05:12:31     31s] [NR-eGR] ============ Routing rule table ============
[12/07 05:12:31     31s] [NR-eGR] Rule id: 0  Nets: 16234
[12/07 05:12:31     31s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 05:12:31     31s] (I)                    Layer     2     3     4     5     6 
[12/07 05:12:31     31s] (I)                    Pitch  1320  1120  1320  1120  1980 
[12/07 05:12:31     31s] (I)             #Used tracks     1     1     1     1     1 
[12/07 05:12:31     31s] (I)       #Fully used tracks     1     1     1     1     1 
[12/07 05:12:31     31s] [NR-eGR] ========================================
[12/07 05:12:31     31s] [NR-eGR] 
[12/07 05:12:31     31s] (I)      =============== Blocked Tracks ===============
[12/07 05:12:31     31s] (I)      +-------+---------+----------+---------------+
[12/07 05:12:31     31s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 05:12:31     31s] (I)      +-------+---------+----------+---------------+
[12/07 05:12:31     31s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 05:12:31     31s] (I)      |     2 |   19760 |        0 |         0.00% |
[12/07 05:12:31     31s] (I)      |     3 |   24480 |    24140 |        98.61% |
[12/07 05:12:31     31s] (I)      |     4 |   19760 |    19472 |        98.54% |
[12/07 05:12:31     31s] (I)      |     5 |   24480 |        0 |         0.00% |
[12/07 05:12:31     31s] (I)      |     6 |   13168 |        0 |         0.00% |
[12/07 05:12:31     31s] (I)      +-------+---------+----------+---------------+
[12/07 05:12:31     31s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1448.85 MB )
[12/07 05:12:31     31s] (I)      Reset routing kernel
[12/07 05:12:31     31s] (I)      numLocalWires=66151  numGlobalNetBranches=17814  numLocalNetBranches=15288
[12/07 05:12:31     31s] (I)      totalPins=60448  totalGlobalPin=15249 (25.23%)
[12/07 05:12:31     31s] (I)      total 2D Cap : 92153 = (43810 H, 48343 V)
[12/07 05:12:31     31s] (I)      
[12/07 05:12:31     31s] (I)      ============  Phase 1a Route ============
[12/07 05:12:31     31s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 05:12:31     31s] (I)      Usage: 15550 = (8125 H, 7425 V) = (18.55% H, 15.36% V) = (4.095e+05um H, 3.742e+05um V)
[12/07 05:12:31     31s] (I)      
[12/07 05:12:31     31s] (I)      ============  Phase 1b Route ============
[12/07 05:12:31     31s] (I)      Usage: 15550 = (8125 H, 7425 V) = (18.55% H, 15.36% V) = (4.095e+05um H, 3.742e+05um V)
[12/07 05:12:31     31s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 05:12:31     31s] 
[12/07 05:12:31     31s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 05:12:31     31s] <CMD> psp::embedded_egr_term_
[12/07 05:12:31     31s] Finished Early Global Route rough congestion estimation: mem = 1448.8M
[12/07 05:12:31     31s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.065, REAL:0.066, MEM:1448.8M, EPOCH TIME: 1765064551.308528
[12/07 05:12:31     31s] earlyGlobalRoute rough estimation gcell size 10 row height
[12/07 05:12:31     31s] OPERPROF: Starting CDPad at level 1, MEM:1448.8M, EPOCH TIME: 1765064551.308575
[12/07 05:12:31     31s] CDPadU 0.950 -> 0.950. R=0.700, N=15969, GS=50.400
[12/07 05:12:31     31s] OPERPROF: Finished CDPad at level 1, CPU:0.026, REAL:0.026, MEM:1448.8M, EPOCH TIME: 1765064551.334285
[12/07 05:12:31     31s] OPERPROF: Starting npMain at level 1, MEM:1448.8M, EPOCH TIME: 1765064551.335333
[12/07 05:12:31     31s] OPERPROF:   Starting npPlace at level 2, MEM:1448.8M, EPOCH TIME: 1765064551.397877
[12/07 05:12:31     31s] OPERPROF:   Finished npPlace at level 2, CPU:0.017, REAL:0.017, MEM:1448.8M, EPOCH TIME: 1765064551.414712
[12/07 05:12:31     31s] OPERPROF: Finished npMain at level 1, CPU:0.090, REAL:0.090, MEM:1448.8M, EPOCH TIME: 1765064551.425515
[12/07 05:12:31     31s] Global placement CDP skipped at cutLevel 7.
[12/07 05:12:31     31s] Iteration  7: Total net bbox = 7.582e+05 (3.69e+05 3.90e+05)
[12/07 05:12:31     31s]               Est.  stn bbox = 1.099e+06 (5.55e+05 5.44e+05)
[12/07 05:12:31     31s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1448.8M
[12/07 05:12:31     31s] Iteration  8: Total net bbox = 7.582e+05 (3.69e+05 3.90e+05)
[12/07 05:12:31     31s]               Est.  stn bbox = 1.099e+06 (5.55e+05 5.44e+05)
[12/07 05:12:31     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1448.8M
[12/07 05:12:31     31s] OPERPROF: Starting npMain at level 1, MEM:1448.8M, EPOCH TIME: 1765064551.446976
[12/07 05:12:31     31s] OPERPROF:   Starting npPlace at level 2, MEM:1448.8M, EPOCH TIME: 1765064551.509725
[12/07 05:12:36     36s] OPERPROF:   Finished npPlace at level 2, CPU:5.398, REAL:5.406, MEM:1448.8M, EPOCH TIME: 1765064556.915873
[12/07 05:12:36     36s] OPERPROF: Finished npMain at level 1, CPU:5.472, REAL:5.480, MEM:1448.8M, EPOCH TIME: 1765064556.927423
[12/07 05:12:36     36s] Legalizing MH Cells... 0 / 0 (level 5)
[12/07 05:12:36     36s] No instances found in the vector
[12/07 05:12:36     36s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1448.8M, DRC: 0)
[12/07 05:12:36     36s] 0 (out of 0) MH cells were successfully legalized.
[12/07 05:12:36     36s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1448.8M, EPOCH TIME: 1765064556.928971
[12/07 05:12:36     36s] Starting Early Global Route rough congestion estimation: mem = 1448.8M
[12/07 05:12:36     36s] <CMD> psp::embedded_egr_init_
[12/07 05:12:36     36s] (I)      ==================== Layers =====================
[12/07 05:12:36     36s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 05:12:36     36s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 05:12:36     36s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 05:12:36     36s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 05:12:36     36s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[12/07 05:12:36     36s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 05:12:36     36s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[12/07 05:12:36     36s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 05:12:36     36s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[12/07 05:12:36     36s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 05:12:36     36s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[12/07 05:12:36     36s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 05:12:36     36s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[12/07 05:12:36     36s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 05:12:36     36s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 05:12:36     36s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 05:12:36     36s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 05:12:36     36s] (I)      Started Import and model ( Curr Mem: 1448.85 MB )
[12/07 05:12:36     36s] (I)      Default pattern map key = integrator_chain_with_downsampler_comb_nohold_with_fir128_default.
[12/07 05:12:36     36s] (I)      == Non-default Options ==
[12/07 05:12:36     36s] (I)      Print mode                                         : 2
[12/07 05:12:36     36s] (I)      Stop if highly congested                           : false
[12/07 05:12:36     36s] (I)      Maximum routing layer                              : 6
[12/07 05:12:36     36s] (I)      Assign partition pins                              : false
[12/07 05:12:36     36s] (I)      Support large GCell                                : true
[12/07 05:12:36     36s] (I)      Number of threads                                  : 1
[12/07 05:12:36     36s] (I)      Number of rows per GCell                           : 5
[12/07 05:12:36     36s] (I)      Max num rows per GCell                             : 32
[12/07 05:12:36     36s] (I)      Method to set GCell size                           : row
[12/07 05:12:36     36s] (I)      Counted 1033 PG shapes. We will not process PG shapes layer by layer.
[12/07 05:12:36     36s] (I)      Use row-based GCell size
[12/07 05:12:36     36s] (I)      Use row-based GCell align
[12/07 05:12:36     36s] (I)      layer 0 area = 0
[12/07 05:12:36     36s] (I)      layer 1 area = 0
[12/07 05:12:36     36s] (I)      layer 2 area = 0
[12/07 05:12:36     36s] (I)      layer 3 area = 0
[12/07 05:12:36     36s] (I)      layer 4 area = 0
[12/07 05:12:36     36s] (I)      layer 5 area = 0
[12/07 05:12:36     36s] (I)      GCell unit size   : 10080
[12/07 05:12:36     36s] (I)      GCell multiplier  : 5
[12/07 05:12:36     36s] (I)      GCell row height  : 10080
[12/07 05:12:36     36s] (I)      Actual row height : 10080
[12/07 05:12:36     36s] (I)      GCell align ref   : 40920 40320
[12/07 05:12:36     36s] [NR-eGR] Track table information for default rule: 
[12/07 05:12:36     36s] [NR-eGR] Metal1 has single uniform track structure
[12/07 05:12:36     36s] [NR-eGR] Metal2 has single uniform track structure
[12/07 05:12:36     36s] [NR-eGR] Metal3 has single uniform track structure
[12/07 05:12:36     36s] [NR-eGR] Metal4 has single uniform track structure
[12/07 05:12:36     36s] [NR-eGR] Metal5 has single uniform track structure
[12/07 05:12:36     36s] [NR-eGR] Metal6 has single uniform track structure
[12/07 05:12:36     36s] (I)      ============== Default via ===============
[12/07 05:12:36     36s] (I)      +---+------------------+-----------------+
[12/07 05:12:36     36s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/07 05:12:36     36s] (I)      +---+------------------+-----------------+
[12/07 05:12:36     36s] (I)      | 1 |    1  via1       |    1  via1      |
[12/07 05:12:36     36s] (I)      | 2 |    2  via2       |    2  via2      |
[12/07 05:12:36     36s] (I)      | 3 |    3  via3       |    3  via3      |
[12/07 05:12:36     36s] (I)      | 4 |    4  via4       |    4  via4      |
[12/07 05:12:36     36s] (I)      | 5 |    5  via5       |    5  via5      |
[12/07 05:12:36     36s] (I)      +---+------------------+-----------------+
[12/07 05:12:36     36s] [NR-eGR] Read 1979 PG shapes
[12/07 05:12:36     36s] [NR-eGR] Read 0 clock shapes
[12/07 05:12:36     36s] [NR-eGR] Read 0 other shapes
[12/07 05:12:36     36s] [NR-eGR] #Routing Blockages  : 0
[12/07 05:12:36     36s] [NR-eGR] #Instance Blockages : 0
[12/07 05:12:36     36s] [NR-eGR] #PG Blockages       : 1979
[12/07 05:12:36     36s] [NR-eGR] #Halo Blockages     : 0
[12/07 05:12:36     36s] [NR-eGR] #Boundary Blockages : 0
[12/07 05:12:36     36s] [NR-eGR] #Clock Blockages    : 0
[12/07 05:12:36     36s] [NR-eGR] #Other Blockages    : 0
[12/07 05:12:36     36s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 05:12:36     36s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 05:12:36     36s] [NR-eGR] Read 16234 nets ( ignored 0 )
[12/07 05:12:36     36s] (I)      early_global_route_priority property id does not exist.
[12/07 05:12:36     36s] (I)      Read Num Blocks=1979  Num Prerouted Wires=0  Num CS=0
[12/07 05:12:36     36s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[12/07 05:12:36     36s] (I)      Layer 2 (H) : #blockages 990 : #preroutes 0
[12/07 05:12:36     36s] (I)      Layer 3 (V) : #blockages 989 : #preroutes 0
[12/07 05:12:36     36s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[12/07 05:12:36     36s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/07 05:12:36     36s] (I)      Number of ignored nets                =      0
[12/07 05:12:36     36s] (I)      Number of connected nets              =      0
[12/07 05:12:36     36s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 05:12:36     36s] (I)      Number of clock nets                  =      0.  Ignored: No
[12/07 05:12:36     36s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 05:12:36     36s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 05:12:36     36s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 05:12:36     36s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 05:12:36     36s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 05:12:36     36s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 05:12:36     36s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 05:12:36     36s] (I)      Ndr track 0 does not exist
[12/07 05:12:36     36s] (I)      ---------------------Grid Graph Info--------------------
[12/07 05:12:36     36s] (I)      Routing area        : (0, 0) - (1630200, 1612800)
[12/07 05:12:36     36s] (I)      Core area           : (40920, 40320) - (1589280, 1572480)
[12/07 05:12:36     36s] (I)      Site width          :  1320  (dbu)
[12/07 05:12:36     36s] (I)      Row height          : 10080  (dbu)
[12/07 05:12:36     36s] (I)      GCell row height    : 10080  (dbu)
[12/07 05:12:36     36s] (I)      GCell width         : 50400  (dbu)
[12/07 05:12:36     36s] (I)      GCell height        : 50400  (dbu)
[12/07 05:12:36     36s] (I)      Grid                :    33    32     6
[12/07 05:12:36     36s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/07 05:12:36     36s] (I)      Vertical capacity   :     0 50400     0 50400     0 50400
[12/07 05:12:36     36s] (I)      Horizontal capacity :     0     0 50400     0 50400     0
[12/07 05:12:36     36s] (I)      Default wire width  :   460   560   560   560   560   880
[12/07 05:12:36     36s] (I)      Default wire space  :   460   560   560   560   560   920
[12/07 05:12:36     36s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/07 05:12:36     36s] (I)      Default pitch size  :   920  1320  1120  1320  1120  1980
[12/07 05:12:36     36s] (I)      First track coord   :   560   660   560   660   560  1980
[12/07 05:12:36     36s] (I)      Num tracks per GCell: 54.78 38.18 45.00 38.18 45.00 25.45
[12/07 05:12:36     36s] (I)      Total num of tracks :  1440  1235  1440  1235  1440   823
[12/07 05:12:36     36s] (I)      Num of masks        :     1     1     1     1     1     1
[12/07 05:12:36     36s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/07 05:12:36     36s] (I)      --------------------------------------------------------
[12/07 05:12:36     36s] 
[12/07 05:12:36     36s] [NR-eGR] ============ Routing rule table ============
[12/07 05:12:36     36s] [NR-eGR] Rule id: 0  Nets: 16234
[12/07 05:12:36     36s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 05:12:36     36s] (I)                    Layer     2     3     4     5     6 
[12/07 05:12:36     36s] (I)                    Pitch  1320  1120  1320  1120  1980 
[12/07 05:12:36     36s] (I)             #Used tracks     1     1     1     1     1 
[12/07 05:12:36     36s] (I)       #Fully used tracks     1     1     1     1     1 
[12/07 05:12:36     36s] [NR-eGR] ========================================
[12/07 05:12:36     36s] [NR-eGR] 
[12/07 05:12:36     36s] (I)      =============== Blocked Tracks ===============
[12/07 05:12:36     36s] (I)      +-------+---------+----------+---------------+
[12/07 05:12:36     36s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 05:12:36     36s] (I)      +-------+---------+----------+---------------+
[12/07 05:12:36     36s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 05:12:36     36s] (I)      |     2 |   39520 |        0 |         0.00% |
[12/07 05:12:36     36s] (I)      |     3 |   47520 |    41070 |        86.43% |
[12/07 05:12:36     36s] (I)      |     4 |   39520 |    33986 |        86.00% |
[12/07 05:12:36     36s] (I)      |     5 |   47520 |        0 |         0.00% |
[12/07 05:12:36     36s] (I)      |     6 |   26336 |        0 |         0.00% |
[12/07 05:12:36     36s] (I)      +-------+---------+----------+---------------+
[12/07 05:12:36     36s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1448.85 MB )
[12/07 05:12:36     36s] (I)      Reset routing kernel
[12/07 05:12:36     36s] (I)      numLocalWires=50191  numGlobalNetBranches=13058  numLocalNetBranches=12052
[12/07 05:12:36     36s] (I)      totalPins=60448  totalGlobalPin=25452 (42.11%)
[12/07 05:12:36     36s] (I)      total 2D Cap : 181057 = (84474 H, 96583 V)
[12/07 05:12:36     36s] (I)      
[12/07 05:12:36     36s] (I)      ============  Phase 1a Route ============
[12/07 05:12:36     36s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 05:12:36     36s] (I)      Usage: 32972 = (17513 H, 15459 V) = (20.73% H, 16.01% V) = (4.413e+05um H, 3.896e+05um V)
[12/07 05:12:36     36s] (I)      
[12/07 05:12:36     36s] (I)      ============  Phase 1b Route ============
[12/07 05:12:36     36s] (I)      Usage: 32972 = (17513 H, 15459 V) = (20.73% H, 16.01% V) = (4.413e+05um H, 3.896e+05um V)
[12/07 05:12:36     36s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 05:12:36     36s] 
[12/07 05:12:36     36s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 05:12:36     36s] <CMD> psp::embedded_egr_term_
[12/07 05:12:36     36s] Finished Early Global Route rough congestion estimation: mem = 1448.8M
[12/07 05:12:36     36s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.067, REAL:0.068, MEM:1448.8M, EPOCH TIME: 1765064556.996589
[12/07 05:12:36     36s] earlyGlobalRoute rough estimation gcell size 5 row height
[12/07 05:12:36     36s] OPERPROF: Starting CDPad at level 1, MEM:1448.8M, EPOCH TIME: 1765064556.996635
[12/07 05:12:37     36s] CDPadU 0.950 -> 0.950. R=0.700, N=15969, GS=25.200
[12/07 05:12:37     36s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.030, MEM:1448.8M, EPOCH TIME: 1765064557.026667
[12/07 05:12:37     36s] OPERPROF: Starting npMain at level 1, MEM:1448.8M, EPOCH TIME: 1765064557.027690
[12/07 05:12:37     36s] OPERPROF:   Starting npPlace at level 2, MEM:1448.8M, EPOCH TIME: 1765064557.091763
[12/07 05:12:37     37s] OPERPROF:   Finished npPlace at level 2, CPU:0.018, REAL:0.018, MEM:1448.8M, EPOCH TIME: 1765064557.109878
[12/07 05:12:37     37s] OPERPROF: Finished npMain at level 1, CPU:0.093, REAL:0.093, MEM:1448.8M, EPOCH TIME: 1765064557.120882
[12/07 05:12:37     37s] Global placement CDP skipped at cutLevel 9.
[12/07 05:12:37     37s] Iteration  9: Total net bbox = 7.716e+05 (3.77e+05 3.94e+05)
[12/07 05:12:37     37s]               Est.  stn bbox = 1.119e+06 (5.70e+05 5.50e+05)
[12/07 05:12:37     37s]               cpu = 0:00:05.7 real = 0:00:06.0 mem = 1448.8M
[12/07 05:12:37     37s] Iteration 10: Total net bbox = 7.716e+05 (3.77e+05 3.94e+05)
[12/07 05:12:37     37s]               Est.  stn bbox = 1.119e+06 (5.70e+05 5.50e+05)
[12/07 05:12:37     37s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1448.8M
[12/07 05:12:37     37s] OPERPROF: Starting npMain at level 1, MEM:1448.8M, EPOCH TIME: 1765064557.142873
[12/07 05:12:37     37s] OPERPROF:   Starting npPlace at level 2, MEM:1448.8M, EPOCH TIME: 1765064557.206870
[12/07 05:12:41     41s] OPERPROF:   Finished npPlace at level 2, CPU:4.261, REAL:4.267, MEM:1448.8M, EPOCH TIME: 1765064561.474104
[12/07 05:12:41     41s] OPERPROF: Finished npMain at level 1, CPU:4.338, REAL:4.344, MEM:1448.8M, EPOCH TIME: 1765064561.487088
[12/07 05:12:41     41s] Legalizing MH Cells... 0 / 0 (level 6)
[12/07 05:12:41     41s] No instances found in the vector
[12/07 05:12:41     41s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1448.8M, DRC: 0)
[12/07 05:12:41     41s] 0 (out of 0) MH cells were successfully legalized.
[12/07 05:12:41     41s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1448.8M, EPOCH TIME: 1765064561.488921
[12/07 05:12:41     41s] Starting Early Global Route rough congestion estimation: mem = 1448.8M
[12/07 05:12:41     41s] <CMD> psp::embedded_egr_init_
[12/07 05:12:41     41s] (I)      ==================== Layers =====================
[12/07 05:12:41     41s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 05:12:41     41s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 05:12:41     41s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 05:12:41     41s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 05:12:41     41s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[12/07 05:12:41     41s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 05:12:41     41s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[12/07 05:12:41     41s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 05:12:41     41s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[12/07 05:12:41     41s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 05:12:41     41s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[12/07 05:12:41     41s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 05:12:41     41s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[12/07 05:12:41     41s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 05:12:41     41s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 05:12:41     41s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 05:12:41     41s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 05:12:41     41s] (I)      Started Import and model ( Curr Mem: 1448.85 MB )
[12/07 05:12:41     41s] (I)      Default pattern map key = integrator_chain_with_downsampler_comb_nohold_with_fir128_default.
[12/07 05:12:41     41s] (I)      == Non-default Options ==
[12/07 05:12:41     41s] (I)      Print mode                                         : 2
[12/07 05:12:41     41s] (I)      Stop if highly congested                           : false
[12/07 05:12:41     41s] (I)      Maximum routing layer                              : 6
[12/07 05:12:41     41s] (I)      Assign partition pins                              : false
[12/07 05:12:41     41s] (I)      Support large GCell                                : true
[12/07 05:12:41     41s] (I)      Number of threads                                  : 1
[12/07 05:12:41     41s] (I)      Number of rows per GCell                           : 3
[12/07 05:12:41     41s] (I)      Max num rows per GCell                             : 32
[12/07 05:12:41     41s] (I)      Method to set GCell size                           : row
[12/07 05:12:41     41s] (I)      Counted 1033 PG shapes. We will not process PG shapes layer by layer.
[12/07 05:12:41     41s] (I)      Use row-based GCell size
[12/07 05:12:41     41s] (I)      Use row-based GCell align
[12/07 05:12:41     41s] (I)      layer 0 area = 0
[12/07 05:12:41     41s] (I)      layer 1 area = 0
[12/07 05:12:41     41s] (I)      layer 2 area = 0
[12/07 05:12:41     41s] (I)      layer 3 area = 0
[12/07 05:12:41     41s] (I)      layer 4 area = 0
[12/07 05:12:41     41s] (I)      layer 5 area = 0
[12/07 05:12:41     41s] (I)      GCell unit size   : 10080
[12/07 05:12:41     41s] (I)      GCell multiplier  : 3
[12/07 05:12:41     41s] (I)      GCell row height  : 10080
[12/07 05:12:41     41s] (I)      Actual row height : 10080
[12/07 05:12:41     41s] (I)      GCell align ref   : 40920 40320
[12/07 05:12:41     41s] [NR-eGR] Track table information for default rule: 
[12/07 05:12:41     41s] [NR-eGR] Metal1 has single uniform track structure
[12/07 05:12:41     41s] [NR-eGR] Metal2 has single uniform track structure
[12/07 05:12:41     41s] [NR-eGR] Metal3 has single uniform track structure
[12/07 05:12:41     41s] [NR-eGR] Metal4 has single uniform track structure
[12/07 05:12:41     41s] [NR-eGR] Metal5 has single uniform track structure
[12/07 05:12:41     41s] [NR-eGR] Metal6 has single uniform track structure
[12/07 05:12:41     41s] (I)      ============== Default via ===============
[12/07 05:12:41     41s] (I)      +---+------------------+-----------------+
[12/07 05:12:41     41s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/07 05:12:41     41s] (I)      +---+------------------+-----------------+
[12/07 05:12:41     41s] (I)      | 1 |    1  via1       |    1  via1      |
[12/07 05:12:41     41s] (I)      | 2 |    2  via2       |    2  via2      |
[12/07 05:12:41     41s] (I)      | 3 |    3  via3       |    3  via3      |
[12/07 05:12:41     41s] (I)      | 4 |    4  via4       |    4  via4      |
[12/07 05:12:41     41s] (I)      | 5 |    5  via5       |    5  via5      |
[12/07 05:12:41     41s] (I)      +---+------------------+-----------------+
[12/07 05:12:41     41s] [NR-eGR] Read 1979 PG shapes
[12/07 05:12:41     41s] [NR-eGR] Read 0 clock shapes
[12/07 05:12:41     41s] [NR-eGR] Read 0 other shapes
[12/07 05:12:41     41s] [NR-eGR] #Routing Blockages  : 0
[12/07 05:12:41     41s] [NR-eGR] #Instance Blockages : 0
[12/07 05:12:41     41s] [NR-eGR] #PG Blockages       : 1979
[12/07 05:12:41     41s] [NR-eGR] #Halo Blockages     : 0
[12/07 05:12:41     41s] [NR-eGR] #Boundary Blockages : 0
[12/07 05:12:41     41s] [NR-eGR] #Clock Blockages    : 0
[12/07 05:12:41     41s] [NR-eGR] #Other Blockages    : 0
[12/07 05:12:41     41s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 05:12:41     41s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 05:12:41     41s] [NR-eGR] Read 16234 nets ( ignored 0 )
[12/07 05:12:41     41s] (I)      early_global_route_priority property id does not exist.
[12/07 05:12:41     41s] (I)      Read Num Blocks=1979  Num Prerouted Wires=0  Num CS=0
[12/07 05:12:41     41s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[12/07 05:12:41     41s] (I)      Layer 2 (H) : #blockages 990 : #preroutes 0
[12/07 05:12:41     41s] (I)      Layer 3 (V) : #blockages 989 : #preroutes 0
[12/07 05:12:41     41s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[12/07 05:12:41     41s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/07 05:12:41     41s] (I)      Number of ignored nets                =      0
[12/07 05:12:41     41s] (I)      Number of connected nets              =      0
[12/07 05:12:41     41s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 05:12:41     41s] (I)      Number of clock nets                  =      0.  Ignored: No
[12/07 05:12:41     41s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 05:12:41     41s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 05:12:41     41s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 05:12:41     41s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 05:12:41     41s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 05:12:41     41s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 05:12:41     41s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 05:12:41     41s] (I)      Ndr track 0 does not exist
[12/07 05:12:41     41s] (I)      ---------------------Grid Graph Info--------------------
[12/07 05:12:41     41s] (I)      Routing area        : (0, 0) - (1630200, 1612800)
[12/07 05:12:41     41s] (I)      Core area           : (40920, 40320) - (1589280, 1572480)
[12/07 05:12:41     41s] (I)      Site width          :  1320  (dbu)
[12/07 05:12:41     41s] (I)      Row height          : 10080  (dbu)
[12/07 05:12:41     41s] (I)      GCell row height    : 10080  (dbu)
[12/07 05:12:41     41s] (I)      GCell width         : 30240  (dbu)
[12/07 05:12:41     41s] (I)      GCell height        : 30240  (dbu)
[12/07 05:12:41     41s] (I)      Grid                :    54    54     6
[12/07 05:12:41     41s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/07 05:12:41     41s] (I)      Vertical capacity   :     0 30240     0 30240     0 30240
[12/07 05:12:41     41s] (I)      Horizontal capacity :     0     0 30240     0 30240     0
[12/07 05:12:41     41s] (I)      Default wire width  :   460   560   560   560   560   880
[12/07 05:12:41     41s] (I)      Default wire space  :   460   560   560   560   560   920
[12/07 05:12:41     41s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/07 05:12:41     41s] (I)      Default pitch size  :   920  1320  1120  1320  1120  1980
[12/07 05:12:41     41s] (I)      First track coord   :   560   660   560   660   560  1980
[12/07 05:12:41     41s] (I)      Num tracks per GCell: 32.87 22.91 27.00 22.91 27.00 15.27
[12/07 05:12:41     41s] (I)      Total num of tracks :  1440  1235  1440  1235  1440   823
[12/07 05:12:41     41s] (I)      Num of masks        :     1     1     1     1     1     1
[12/07 05:12:41     41s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/07 05:12:41     41s] (I)      --------------------------------------------------------
[12/07 05:12:41     41s] 
[12/07 05:12:41     41s] [NR-eGR] ============ Routing rule table ============
[12/07 05:12:41     41s] [NR-eGR] Rule id: 0  Nets: 16234
[12/07 05:12:41     41s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 05:12:41     41s] (I)                    Layer     2     3     4     5     6 
[12/07 05:12:41     41s] (I)                    Pitch  1320  1120  1320  1120  1980 
[12/07 05:12:41     41s] (I)             #Used tracks     1     1     1     1     1 
[12/07 05:12:41     41s] (I)       #Fully used tracks     1     1     1     1     1 
[12/07 05:12:41     41s] [NR-eGR] ========================================
[12/07 05:12:41     41s] [NR-eGR] 
[12/07 05:12:41     41s] (I)      =============== Blocked Tracks ===============
[12/07 05:12:41     41s] (I)      +-------+---------+----------+---------------+
[12/07 05:12:41     41s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 05:12:41     41s] (I)      +-------+---------+----------+---------------+
[12/07 05:12:41     41s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 05:12:41     41s] (I)      |     2 |   66690 |        0 |         0.00% |
[12/07 05:12:41     41s] (I)      |     3 |   77760 |    49502 |        63.66% |
[12/07 05:12:41     41s] (I)      |     4 |   66690 |    41198 |        61.78% |
[12/07 05:12:41     41s] (I)      |     5 |   77760 |        0 |         0.00% |
[12/07 05:12:41     41s] (I)      |     6 |   44442 |        0 |         0.00% |
[12/07 05:12:41     41s] (I)      +-------+---------+----------+---------------+
[12/07 05:12:41     41s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1448.85 MB )
[12/07 05:12:41     41s] (I)      Reset routing kernel
[12/07 05:12:41     41s] (I)      numLocalWires=34629  numGlobalNetBranches=8727  numLocalNetBranches=8605
[12/07 05:12:41     41s] (I)      totalPins=60448  totalGlobalPin=35689 (59.04%)
[12/07 05:12:41     41s] (I)      total 2D Cap : 300612 = (137758 H, 162854 V)
[12/07 05:12:41     41s] (I)      
[12/07 05:12:41     41s] (I)      ============  Phase 1a Route ============
[12/07 05:12:41     41s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 05:12:41     41s] (I)      Usage: 56875 = (30337 H, 26538 V) = (22.02% H, 16.30% V) = (4.587e+05um H, 4.013e+05um V)
[12/07 05:12:41     41s] (I)      
[12/07 05:12:41     41s] (I)      ============  Phase 1b Route ============
[12/07 05:12:41     41s] (I)      Usage: 56875 = (30337 H, 26538 V) = (22.02% H, 16.30% V) = (4.587e+05um H, 4.013e+05um V)
[12/07 05:12:41     41s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 05:12:41     41s] 
[12/07 05:12:41     41s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 05:12:41     41s] <CMD> psp::embedded_egr_term_
[12/07 05:12:41     41s] Finished Early Global Route rough congestion estimation: mem = 1448.8M
[12/07 05:12:41     41s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.077, REAL:0.077, MEM:1448.8M, EPOCH TIME: 1765064561.566034
[12/07 05:12:41     41s] earlyGlobalRoute rough estimation gcell size 3 row height
[12/07 05:12:41     41s] OPERPROF: Starting CDPad at level 1, MEM:1448.8M, EPOCH TIME: 1765064561.566090
[12/07 05:12:41     41s] CDPadU 0.950 -> 0.950. R=0.700, N=15969, GS=15.120
[12/07 05:12:41     41s] OPERPROF: Finished CDPad at level 1, CPU:0.036, REAL:0.036, MEM:1448.8M, EPOCH TIME: 1765064561.602375
[12/07 05:12:41     41s] OPERPROF: Starting npMain at level 1, MEM:1448.8M, EPOCH TIME: 1765064561.603409
[12/07 05:12:41     41s] OPERPROF:   Starting npPlace at level 2, MEM:1448.8M, EPOCH TIME: 1765064561.667684
[12/07 05:12:41     41s] OPERPROF:   Finished npPlace at level 2, CPU:0.029, REAL:0.029, MEM:1448.8M, EPOCH TIME: 1765064561.696730
[12/07 05:12:41     41s] OPERPROF: Finished npMain at level 1, CPU:0.104, REAL:0.104, MEM:1448.8M, EPOCH TIME: 1765064561.707807
[12/07 05:12:41     41s] Global placement CDP skipped at cutLevel 11.
[12/07 05:12:41     41s] Iteration 11: Total net bbox = 7.735e+05 (3.78e+05 3.96e+05)
[12/07 05:12:41     41s]               Est.  stn bbox = 1.122e+06 (5.71e+05 5.51e+05)
[12/07 05:12:41     41s]               cpu = 0:00:04.6 real = 0:00:04.0 mem = 1448.8M
[12/07 05:12:41     41s] Iteration 12: Total net bbox = 7.735e+05 (3.78e+05 3.96e+05)
[12/07 05:12:41     41s]               Est.  stn bbox = 1.122e+06 (5.71e+05 5.51e+05)
[12/07 05:12:41     41s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1448.8M
[12/07 05:12:41     41s] Legalizing MH Cells... 0 / 0 (level 8)
[12/07 05:12:41     41s] No instances found in the vector
[12/07 05:12:41     41s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1448.8M, DRC: 0)
[12/07 05:12:41     41s] 0 (out of 0) MH cells were successfully legalized.
[12/07 05:12:41     41s] OPERPROF: Starting npMain at level 1, MEM:1448.8M, EPOCH TIME: 1765064561.730222
[12/07 05:12:41     41s] OPERPROF:   Starting npPlace at level 2, MEM:1448.8M, EPOCH TIME: 1765064561.795059
[12/07 05:12:48     48s] GP RA stats: MHOnly 0 nrInst 15969 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/07 05:12:51     51s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1448.8M, EPOCH TIME: 1765064571.811710
[12/07 05:12:51     51s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1448.8M, EPOCH TIME: 1765064571.811826
[12/07 05:12:51     51s] OPERPROF:   Finished npPlace at level 2, CPU:9.998, REAL:10.017, MEM:1448.8M, EPOCH TIME: 1765064571.812546
[12/07 05:12:51     51s] OPERPROF: Finished npMain at level 1, CPU:10.074, REAL:10.094, MEM:1448.8M, EPOCH TIME: 1765064571.824421
[12/07 05:12:51     51s] Iteration 13: Total net bbox = 7.967e+05 (3.76e+05 4.21e+05)
[12/07 05:12:51     51s]               Est.  stn bbox = 1.130e+06 (5.55e+05 5.76e+05)
[12/07 05:12:51     51s]               cpu = 0:00:10.1 real = 0:00:10.0 mem = 1448.8M
[12/07 05:12:51     51s] [adp] clock
[12/07 05:12:51     51s] [adp] weight, nr nets, wire length
[12/07 05:12:51     51s] [adp]      0        0  0.000000
[12/07 05:12:51     51s] [adp] data
[12/07 05:12:51     51s] [adp] weight, nr nets, wire length
[12/07 05:12:51     51s] [adp]      0    16235  796747.171000
[12/07 05:12:51     51s] [adp] 0.000000|0.000000|0.000000
[12/07 05:12:51     51s] Iteration 14: Total net bbox = 7.967e+05 (3.76e+05 4.21e+05)
[12/07 05:12:51     51s]               Est.  stn bbox = 1.130e+06 (5.55e+05 5.76e+05)
[12/07 05:12:51     51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1448.8M
[12/07 05:12:51     51s] *** cost = 7.967e+05 (3.76e+05 4.21e+05) (cpu for global=0:00:35.8) real=0:00:37.0***
[12/07 05:12:51     51s] Saved padding area to DB
[12/07 05:12:51     51s] All LLGs are deleted
[12/07 05:12:51     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:51     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:51     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1448.8M, EPOCH TIME: 1765064571.854086
[12/07 05:12:51     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1448.8M, EPOCH TIME: 1765064571.854225
[12/07 05:12:51     51s] Solver runtime cpu: 0:00:34.4 real: 0:00:34.5
[12/07 05:12:51     51s] Core Placement runtime cpu: 0:00:35.4 real: 0:00:36.0
[12/07 05:12:51     51s] <CMD> scanReorder
[12/07 05:12:51     51s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/07 05:12:51     51s] Type 'man IMPSP-9025' for more detail.
[12/07 05:12:51     51s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1448.8M, EPOCH TIME: 1765064571.855542
[12/07 05:12:51     51s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1448.8M, EPOCH TIME: 1765064571.855603
[12/07 05:12:51     51s] Processing tracks to init pin-track alignment.
[12/07 05:12:51     51s] z: 2, totalTracks: 1
[12/07 05:12:51     51s] z: 4, totalTracks: 1
[12/07 05:12:51     51s] z: 6, totalTracks: 1
[12/07 05:12:51     51s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 05:12:51     51s] All LLGs are deleted
[12/07 05:12:51     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:51     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:51     51s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1448.8M, EPOCH TIME: 1765064571.860409
[12/07 05:12:51     51s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1448.8M, EPOCH TIME: 1765064571.860525
[12/07 05:12:51     51s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1448.8M, EPOCH TIME: 1765064571.863054
[12/07 05:12:51     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:51     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:51     51s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1448.8M, EPOCH TIME: 1765064571.863415
[12/07 05:12:51     51s] Max number of tech site patterns supported in site array is 256.
[12/07 05:12:51     51s] Core basic site is tsm3site
[12/07 05:12:51     51s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1448.8M, EPOCH TIME: 1765064571.869678
[12/07 05:12:51     51s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 05:12:51     51s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 05:12:51     51s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.001, REAL:0.001, MEM:1448.8M, EPOCH TIME: 1765064571.870981
[12/07 05:12:51     51s] Fast DP-INIT is on for default
[12/07 05:12:51     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 05:12:51     51s] Atter site array init, number of instance map data is 0.
[12/07 05:12:51     51s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1448.8M, EPOCH TIME: 1765064571.873445
[12/07 05:12:51     51s] 
[12/07 05:12:51     51s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[12/07 05:12:51     51s] OPERPROF:       Starting CMU at level 4, MEM:1448.8M, EPOCH TIME: 1765064571.874565
[12/07 05:12:51     51s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1448.8M, EPOCH TIME: 1765064571.875199
[12/07 05:12:51     51s] 
[12/07 05:12:51     51s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 05:12:51     51s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.013, REAL:0.013, MEM:1448.8M, EPOCH TIME: 1765064571.876190
[12/07 05:12:51     51s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1448.8M, EPOCH TIME: 1765064571.876217
[12/07 05:12:51     51s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1448.8M, EPOCH TIME: 1765064571.876247
[12/07 05:12:51     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1448.8MB).
[12/07 05:12:51     51s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.024, REAL:0.024, MEM:1448.8M, EPOCH TIME: 1765064571.879696
[12/07 05:12:51     51s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.024, REAL:0.024, MEM:1448.8M, EPOCH TIME: 1765064571.879717
[12/07 05:12:51     51s] TDRefine: refinePlace mode is spiral
[12/07 05:12:51     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1118389.1
[12/07 05:12:51     51s] OPERPROF: Starting RefinePlace at level 1, MEM:1448.8M, EPOCH TIME: 1765064571.879761
[12/07 05:12:51     51s] *** Starting refinePlace (0:00:51.7 mem=1448.8M) ***
[12/07 05:12:51     51s] Total net bbox length = 7.968e+05 (3.759e+05 4.209e+05) (ext = 2.250e+05)
[12/07 05:12:51     51s] 
[12/07 05:12:51     51s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[12/07 05:12:51     51s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 05:12:51     51s] (I)      Default pattern map key = integrator_chain_with_downsampler_comb_nohold_with_fir128_default.
[12/07 05:12:51     51s] (I)      Default pattern map key = integrator_chain_with_downsampler_comb_nohold_with_fir128_default.
[12/07 05:12:51     51s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1448.8M, EPOCH TIME: 1765064571.893352
[12/07 05:12:51     51s] Starting refinePlace ...
[12/07 05:12:51     51s] (I)      Default pattern map key = integrator_chain_with_downsampler_comb_nohold_with_fir128_default.
[12/07 05:12:51     51s] (I)      Default pattern map key = integrator_chain_with_downsampler_comb_nohold_with_fir128_default.
[12/07 05:12:51     51s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1448.8M, EPOCH TIME: 1765064571.913228
[12/07 05:12:51     51s] DDP initSite1 nrRow 152 nrJob 152
[12/07 05:12:51     51s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1448.8M, EPOCH TIME: 1765064571.913287
[12/07 05:12:51     51s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1448.8M, EPOCH TIME: 1765064571.913412
[12/07 05:12:51     51s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1448.8M, EPOCH TIME: 1765064571.913431
[12/07 05:12:51     51s] DDP markSite nrRow 152 nrJob 152
[12/07 05:12:51     51s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1448.8M, EPOCH TIME: 1765064571.913706
[12/07 05:12:51     51s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:1448.8M, EPOCH TIME: 1765064571.913729
[12/07 05:12:51     51s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1448.8M, EPOCH TIME: 1765064571.915881
[12/07 05:12:51     51s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1448.8M, EPOCH TIME: 1765064571.915908
[12/07 05:12:51     51s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:1448.8M, EPOCH TIME: 1765064571.917630
[12/07 05:12:51     51s] ** Cut row section cpu time 0:00:00.0.
[12/07 05:12:51     51s]  ** Cut row section real time 0:00:00.0.
[12/07 05:12:51     51s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:1448.8M, EPOCH TIME: 1765064571.917669
[12/07 05:12:52     51s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 05:12:52     51s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:01.0, mem=1448.8MB) @(0:00:51.8 - 0:00:51.9).
[12/07 05:12:52     51s] Move report: preRPlace moves 15969 insts, mean move: 1.01 um, max move: 11.39 um 
[12/07 05:12:52     51s] 	Max move on inst (FIR/g248482): (346.75, 715.68) --> (353.10, 720.72)
[12/07 05:12:52     51s] 	Length: 4 sites, height: 1 rows, site name: tsm3site, cell type: AND2X2
[12/07 05:12:52     51s] wireLenOptFixPriorityInst 0 inst fixed
[12/07 05:12:52     51s] Placement tweakage begins.
[12/07 05:12:52     51s] wire length = 9.159e+05
[12/07 05:12:52     52s] wire length = 8.844e+05
[12/07 05:12:52     52s] Placement tweakage ends.
[12/07 05:12:52     52s] Move report: tweak moves 3325 insts, mean move: 5.91 um, max move: 267.06 um 
[12/07 05:12:52     52s] 	Max move on inst (FIR/g248506): (376.20, 80.64) --> (114.18, 75.60)
[12/07 05:12:52     52s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:00.0, mem=1448.8MB) @(0:00:51.9 - 0:00:52.8).
[12/07 05:12:52     52s] 
[12/07 05:12:52     52s] Running Spiral with 1 thread in Normal Mode  fetchWidth=49 
[12/07 05:12:53     52s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/07 05:12:53     52s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/07 05:12:53     52s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 05:12:53     52s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1464.8MB) @(0:00:52.8 - 0:00:53.0).
[12/07 05:12:53     52s] Move report: Detail placement moves 15969 insts, mean move: 1.97 um, max move: 264.86 um 
[12/07 05:12:53     52s] 	Max move on inst (FIR/g248506): (374.02, 80.62) --> (114.18, 75.60)
[12/07 05:12:53     52s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 1464.8MB
[12/07 05:12:53     52s] Statistics of distance of Instance movement in refine placement:
[12/07 05:12:53     52s]   maximum (X+Y) =       264.86 um
[12/07 05:12:53     52s]   inst (FIR/g248506) with max move: (374.017, 80.621) -> (114.18, 75.6)
[12/07 05:12:53     52s]   mean    (X+Y) =         1.97 um
[12/07 05:12:53     52s] Summary Report:
[12/07 05:12:53     52s] Instances move: 15969 (out of 15969 movable)
[12/07 05:12:53     52s] Instances flipped: 0
[12/07 05:12:53     52s] Mean displacement: 1.97 um
[12/07 05:12:53     52s] Max displacement: 264.86 um (Instance: FIR/g248506) (374.017, 80.621) -> (114.18, 75.6)
[12/07 05:12:53     52s] 	Length: 2 sites, height: 1 rows, site name: tsm3site, cell type: INVX1
[12/07 05:12:53     52s] Total instances moved : 15969
[12/07 05:12:53     52s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.216, REAL:1.221, MEM:1464.8M, EPOCH TIME: 1765064573.113927
[12/07 05:12:53     52s] Total net bbox length = 7.821e+05 (3.556e+05 4.265e+05) (ext = 2.251e+05)
[12/07 05:12:53     52s] Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 1464.8MB
[12/07 05:12:53     52s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:02.0, mem=1464.8MB) @(0:00:51.7 - 0:00:53.0).
[12/07 05:12:53     52s] *** Finished refinePlace (0:00:53.0 mem=1464.8M) ***
[12/07 05:12:53     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1118389.1
[12/07 05:12:53     52s] OPERPROF: Finished RefinePlace at level 1, CPU:1.233, REAL:1.238, MEM:1464.8M, EPOCH TIME: 1765064573.117488
[12/07 05:12:53     52s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1464.8M, EPOCH TIME: 1765064573.117511
[12/07 05:12:53     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15969).
[12/07 05:12:53     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     52s] All LLGs are deleted
[12/07 05:12:53     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1464.8M, EPOCH TIME: 1765064573.126024
[12/07 05:12:53     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1464.8M, EPOCH TIME: 1765064573.126167
[12/07 05:12:53     52s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.012, MEM:1424.8M, EPOCH TIME: 1765064573.129915
[12/07 05:12:53     52s] *** End of Placement (cpu=0:00:37.2, real=0:00:39.0, mem=1424.8M) ***
[12/07 05:12:53     52s] Processing tracks to init pin-track alignment.
[12/07 05:12:53     52s] z: 2, totalTracks: 1
[12/07 05:12:53     52s] z: 4, totalTracks: 1
[12/07 05:12:53     52s] z: 6, totalTracks: 1
[12/07 05:12:53     52s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 05:12:53     52s] All LLGs are deleted
[12/07 05:12:53     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     52s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1424.8M, EPOCH TIME: 1765064573.134982
[12/07 05:12:53     52s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1424.8M, EPOCH TIME: 1765064573.135093
[12/07 05:12:53     53s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1424.8M, EPOCH TIME: 1765064573.137368
[12/07 05:12:53     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     53s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1424.8M, EPOCH TIME: 1765064573.137494
[12/07 05:12:53     53s] Max number of tech site patterns supported in site array is 256.
[12/07 05:12:53     53s] Core basic site is tsm3site
[12/07 05:12:53     53s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1424.8M, EPOCH TIME: 1765064573.143724
[12/07 05:12:53     53s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 05:12:53     53s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/07 05:12:53     53s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.002, MEM:1424.8M, EPOCH TIME: 1765064573.145549
[12/07 05:12:53     53s] Fast DP-INIT is on for default
[12/07 05:12:53     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 05:12:53     53s] Atter site array init, number of instance map data is 0.
[12/07 05:12:53     53s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1424.8M, EPOCH TIME: 1765064573.148010
[12/07 05:12:53     53s] 
[12/07 05:12:53     53s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[12/07 05:12:53     53s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.012, REAL:0.012, MEM:1424.8M, EPOCH TIME: 1765064573.149648
[12/07 05:12:53     53s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1424.8M, EPOCH TIME: 1765064573.151114
[12/07 05:12:53     53s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1424.8M, EPOCH TIME: 1765064573.152482
[12/07 05:12:53     53s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.003, REAL:0.003, MEM:1424.8M, EPOCH TIME: 1765064573.155584
[12/07 05:12:53     53s] default core: bins with density > 0.750 = 46.09 % ( 118 / 256 )
[12/07 05:12:53     53s] Density distribution unevenness ratio = 7.873%
[12/07 05:12:53     53s] Density distribution unevenness ratio (U70) = 7.851%
[12/07 05:12:53     53s] Density distribution unevenness ratio (U80) = 0.690%
[12/07 05:12:53     53s] Density distribution unevenness ratio (U90) = 0.002%
[12/07 05:12:53     53s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.005, REAL:0.005, MEM:1424.8M, EPOCH TIME: 1765064573.155656
[12/07 05:12:53     53s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1424.8M, EPOCH TIME: 1765064573.155677
[12/07 05:12:53     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     53s] All LLGs are deleted
[12/07 05:12:53     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1424.8M, EPOCH TIME: 1765064573.160924
[12/07 05:12:53     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1424.8M, EPOCH TIME: 1765064573.161044
[12/07 05:12:53     53s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.006, MEM:1424.8M, EPOCH TIME: 1765064573.161773
[12/07 05:12:53     53s] <CMD> setDelayCalMode -engine aae
[12/07 05:12:53     53s] <CMD> all_setup_analysis_views
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/07 05:12:53     53s] <CMD> get_ccopt_clock_trees *
[12/07 05:12:53     53s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -timingEffort
[12/07 05:12:53     53s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 05:12:53     53s] <CMD> all_setup_analysis_views
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/07 05:12:53     53s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/07 05:12:53     53s] <CMD> setPlaceMode -reset -improveWithPsp
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/07 05:12:53     53s] <CMD> getPlaceMode -congRepair -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -fp -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/07 05:12:53     53s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/07 05:12:53     53s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[12/07 05:12:53     53s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/07 05:12:53     53s] <CMD> getPlaceMode -quickCTS -quiet
[12/07 05:12:53     53s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/07 05:12:53     53s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/07 05:12:53     53s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/07 05:12:53     53s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/07 05:12:53     53s] <CMD> congRepair
[12/07 05:12:53     53s] Info: Disable timing driven in postCTS congRepair.
[12/07 05:12:53     53s] 
[12/07 05:12:53     53s] Starting congRepair ...
[12/07 05:12:53     53s] User Input Parameters:
[12/07 05:12:53     53s] - Congestion Driven    : On
[12/07 05:12:53     53s] - Timing Driven        : Off
[12/07 05:12:53     53s] - Area-Violation Based : On
[12/07 05:12:53     53s] - Start Rollback Level : -5
[12/07 05:12:53     53s] - Legalized            : On
[12/07 05:12:53     53s] - Window Based         : Off
[12/07 05:12:53     53s] - eDen incr mode       : Off
[12/07 05:12:53     53s] - Small incr mode      : Off
[12/07 05:12:53     53s] 
[12/07 05:12:53     53s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1424.8M, EPOCH TIME: 1765064573.178679
[12/07 05:12:53     53s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:1424.8M, EPOCH TIME: 1765064573.185037
[12/07 05:12:53     53s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1424.8M, EPOCH TIME: 1765064573.185096
[12/07 05:12:53     53s] Starting Early Global Route congestion estimation: mem = 1424.8M
[12/07 05:12:53     53s] (I)      ==================== Layers =====================
[12/07 05:12:53     53s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 05:12:53     53s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 05:12:53     53s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 05:12:53     53s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[12/07 05:12:53     53s] (I)      |  34 |  1 |   Via12 |     cut |      1 |       |
[12/07 05:12:53     53s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[12/07 05:12:53     53s] (I)      |  35 |  2 |   Via23 |     cut |      1 |       |
[12/07 05:12:53     53s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[12/07 05:12:53     53s] (I)      |  36 |  3 |   Via34 |     cut |      1 |       |
[12/07 05:12:53     53s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[12/07 05:12:53     53s] (I)      |  37 |  4 |   Via45 |     cut |      1 |       |
[12/07 05:12:53     53s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[12/07 05:12:53     53s] (I)      |  38 |  5 |   Via56 |     cut |      1 |       |
[12/07 05:12:53     53s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[12/07 05:12:53     53s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 05:12:53     53s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 05:12:53     53s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 05:12:53     53s] (I)      Started Import and model ( Curr Mem: 1424.85 MB )
[12/07 05:12:53     53s] (I)      Default pattern map key = integrator_chain_with_downsampler_comb_nohold_with_fir128_default.
[12/07 05:12:53     53s] (I)      == Non-default Options ==
[12/07 05:12:53     53s] (I)      Maximum routing layer                              : 6
[12/07 05:12:53     53s] (I)      Number of threads                                  : 1
[12/07 05:12:53     53s] (I)      Use non-blocking free Dbs wires                    : false
[12/07 05:12:53     53s] (I)      Method to set GCell size                           : row
[12/07 05:12:53     53s] (I)      Counted 1033 PG shapes. We will not process PG shapes layer by layer.
[12/07 05:12:53     53s] (I)      Use row-based GCell size
[12/07 05:12:53     53s] (I)      Use row-based GCell align
[12/07 05:12:53     53s] (I)      layer 0 area = 0
[12/07 05:12:53     53s] (I)      layer 1 area = 0
[12/07 05:12:53     53s] (I)      layer 2 area = 0
[12/07 05:12:53     53s] (I)      layer 3 area = 0
[12/07 05:12:53     53s] (I)      layer 4 area = 0
[12/07 05:12:53     53s] (I)      layer 5 area = 0
[12/07 05:12:53     53s] (I)      GCell unit size   : 10080
[12/07 05:12:53     53s] (I)      GCell multiplier  : 1
[12/07 05:12:53     53s] (I)      GCell row height  : 10080
[12/07 05:12:53     53s] (I)      Actual row height : 10080
[12/07 05:12:53     53s] (I)      GCell align ref   : 40920 40320
[12/07 05:12:53     53s] [NR-eGR] Track table information for default rule: 
[12/07 05:12:53     53s] [NR-eGR] Metal1 has single uniform track structure
[12/07 05:12:53     53s] [NR-eGR] Metal2 has single uniform track structure
[12/07 05:12:53     53s] [NR-eGR] Metal3 has single uniform track structure
[12/07 05:12:53     53s] [NR-eGR] Metal4 has single uniform track structure
[12/07 05:12:53     53s] [NR-eGR] Metal5 has single uniform track structure
[12/07 05:12:53     53s] [NR-eGR] Metal6 has single uniform track structure
[12/07 05:12:53     53s] (I)      ============== Default via ===============
[12/07 05:12:53     53s] (I)      +---+------------------+-----------------+
[12/07 05:12:53     53s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/07 05:12:53     53s] (I)      +---+------------------+-----------------+
[12/07 05:12:53     53s] (I)      | 1 |    1  via1       |    1  via1      |
[12/07 05:12:53     53s] (I)      | 2 |    2  via2       |    2  via2      |
[12/07 05:12:53     53s] (I)      | 3 |    3  via3       |    3  via3      |
[12/07 05:12:53     53s] (I)      | 4 |    4  via4       |    4  via4      |
[12/07 05:12:53     53s] (I)      | 5 |    5  via5       |    5  via5      |
[12/07 05:12:53     53s] (I)      +---+------------------+-----------------+
[12/07 05:12:53     53s] [NR-eGR] Read 1979 PG shapes
[12/07 05:12:53     53s] [NR-eGR] Read 0 clock shapes
[12/07 05:12:53     53s] [NR-eGR] Read 0 other shapes
[12/07 05:12:53     53s] [NR-eGR] #Routing Blockages  : 0
[12/07 05:12:53     53s] [NR-eGR] #Instance Blockages : 0
[12/07 05:12:53     53s] [NR-eGR] #PG Blockages       : 1979
[12/07 05:12:53     53s] [NR-eGR] #Halo Blockages     : 0
[12/07 05:12:53     53s] [NR-eGR] #Boundary Blockages : 0
[12/07 05:12:53     53s] [NR-eGR] #Clock Blockages    : 0
[12/07 05:12:53     53s] [NR-eGR] #Other Blockages    : 0
[12/07 05:12:53     53s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 05:12:53     53s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 05:12:53     53s] [NR-eGR] Read 16234 nets ( ignored 0 )
[12/07 05:12:53     53s] (I)      early_global_route_priority property id does not exist.
[12/07 05:12:53     53s] (I)      Read Num Blocks=1979  Num Prerouted Wires=0  Num CS=0
[12/07 05:12:53     53s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[12/07 05:12:53     53s] (I)      Layer 2 (H) : #blockages 990 : #preroutes 0
[12/07 05:12:53     53s] (I)      Layer 3 (V) : #blockages 989 : #preroutes 0
[12/07 05:12:53     53s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[12/07 05:12:53     53s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/07 05:12:53     53s] (I)      Number of ignored nets                =      0
[12/07 05:12:53     53s] (I)      Number of connected nets              =      0
[12/07 05:12:53     53s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 05:12:53     53s] (I)      Number of clock nets                  =      0.  Ignored: No
[12/07 05:12:53     53s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 05:12:53     53s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 05:12:53     53s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 05:12:53     53s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 05:12:53     53s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 05:12:53     53s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 05:12:53     53s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 05:12:53     53s] (I)      Ndr track 0 does not exist
[12/07 05:12:53     53s] (I)      ---------------------Grid Graph Info--------------------
[12/07 05:12:53     53s] (I)      Routing area        : (0, 0) - (1630200, 1612800)
[12/07 05:12:53     53s] (I)      Core area           : (40920, 40320) - (1589280, 1572480)
[12/07 05:12:53     53s] (I)      Site width          :  1320  (dbu)
[12/07 05:12:53     53s] (I)      Row height          : 10080  (dbu)
[12/07 05:12:53     53s] (I)      GCell row height    : 10080  (dbu)
[12/07 05:12:53     53s] (I)      GCell width         : 10080  (dbu)
[12/07 05:12:53     53s] (I)      GCell height        : 10080  (dbu)
[12/07 05:12:53     53s] (I)      Grid                :   162   160     6
[12/07 05:12:53     53s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/07 05:12:53     53s] (I)      Vertical capacity   :     0 10080     0 10080     0 10080
[12/07 05:12:53     53s] (I)      Horizontal capacity :     0     0 10080     0 10080     0
[12/07 05:12:53     53s] (I)      Default wire width  :   460   560   560   560   560   880
[12/07 05:12:53     53s] (I)      Default wire space  :   460   560   560   560   560   920
[12/07 05:12:53     53s] (I)      Default wire pitch  :   920  1120  1120  1120  1120  1800
[12/07 05:12:53     53s] (I)      Default pitch size  :   920  1320  1120  1320  1120  1980
[12/07 05:12:53     53s] (I)      First track coord   :   560   660   560   660   560  1980
[12/07 05:12:53     53s] (I)      Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[12/07 05:12:53     53s] (I)      Total num of tracks :  1440  1235  1440  1235  1440   823
[12/07 05:12:53     53s] (I)      Num of masks        :     1     1     1     1     1     1
[12/07 05:12:53     53s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/07 05:12:53     53s] (I)      --------------------------------------------------------
[12/07 05:12:53     53s] 
[12/07 05:12:53     53s] [NR-eGR] ============ Routing rule table ============
[12/07 05:12:53     53s] [NR-eGR] Rule id: 0  Nets: 16234
[12/07 05:12:53     53s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 05:12:53     53s] (I)                    Layer     2     3     4     5     6 
[12/07 05:12:53     53s] (I)                    Pitch  1320  1120  1320  1120  1980 
[12/07 05:12:53     53s] (I)             #Used tracks     1     1     1     1     1 
[12/07 05:12:53     53s] (I)       #Fully used tracks     1     1     1     1     1 
[12/07 05:12:53     53s] [NR-eGR] ========================================
[12/07 05:12:53     53s] [NR-eGR] 
[12/07 05:12:53     53s] (I)      =============== Blocked Tracks ===============
[12/07 05:12:53     53s] (I)      +-------+---------+----------+---------------+
[12/07 05:12:53     53s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 05:12:53     53s] (I)      +-------+---------+----------+---------------+
[12/07 05:12:53     53s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 05:12:53     53s] (I)      |     2 |  197600 |        0 |         0.00% |
[12/07 05:12:53     53s] (I)      |     3 |  233280 |    90264 |        38.69% |
[12/07 05:12:53     53s] (I)      |     4 |  197600 |    76131 |        38.53% |
[12/07 05:12:53     53s] (I)      |     5 |  233280 |        0 |         0.00% |
[12/07 05:12:53     53s] (I)      |     6 |  131680 |        0 |         0.00% |
[12/07 05:12:53     53s] (I)      +-------+---------+----------+---------------+
[12/07 05:12:53     53s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1432.94 MB )
[12/07 05:12:53     53s] (I)      Reset routing kernel
[12/07 05:12:53     53s] (I)      Started Global Routing ( Curr Mem: 1432.94 MB )
[12/07 05:12:53     53s] (I)      totalPins=60517  totalGlobalPin=56612 (93.55%)
[12/07 05:12:53     53s] (I)      total 2D Cap : 888968 = (409583 H, 479385 V)
[12/07 05:12:53     53s] [NR-eGR] Layer group 1: route 16234 net(s) in layer range [2, 6]
[12/07 05:12:53     53s] (I)      
[12/07 05:12:53     53s] (I)      ============  Phase 1a Route ============
[12/07 05:12:53     53s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 05:12:53     53s] (I)      Usage: 169490 = (84401 H, 85089 V) = (20.61% H, 17.75% V) = (4.254e+05um H, 4.288e+05um V)
[12/07 05:12:53     53s] (I)      
[12/07 05:12:53     53s] (I)      ============  Phase 1b Route ============
[12/07 05:12:53     53s] (I)      Usage: 169544 = (84433 H, 85111 V) = (20.61% H, 17.75% V) = (4.255e+05um H, 4.290e+05um V)
[12/07 05:12:53     53s] (I)      Overflow of layer group 1: 0.11% H + 0.06% V. EstWL: 8.545018e+05um
[12/07 05:12:53     53s] (I)      Congestion metric : 0.11%H 0.06%V, 0.17%HV
[12/07 05:12:53     53s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 05:12:53     53s] (I)      
[12/07 05:12:53     53s] (I)      ============  Phase 1c Route ============
[12/07 05:12:53     53s] (I)      Level2 Grid: 33 x 32
[12/07 05:12:53     53s] (I)      Usage: 169544 = (84433 H, 85111 V) = (20.61% H, 17.75% V) = (4.255e+05um H, 4.290e+05um V)
[12/07 05:12:53     53s] (I)      
[12/07 05:12:53     53s] (I)      ============  Phase 1d Route ============
[12/07 05:12:53     53s] (I)      Usage: 169585 = (84450 H, 85135 V) = (20.62% H, 17.76% V) = (4.256e+05um H, 4.291e+05um V)
[12/07 05:12:53     53s] (I)      
[12/07 05:12:53     53s] (I)      ============  Phase 1e Route ============
[12/07 05:12:53     53s] (I)      Usage: 169585 = (84450 H, 85135 V) = (20.62% H, 17.76% V) = (4.256e+05um H, 4.291e+05um V)
[12/07 05:12:53     53s] [NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.03% V. EstWL: 8.547084e+05um
[12/07 05:12:53     53s] (I)      
[12/07 05:12:53     53s] (I)      ============  Phase 1l Route ============
[12/07 05:12:53     53s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 05:12:53     53s] (I)      Layer  2:     196365     74012       165           0      196697    ( 0.00%) 
[12/07 05:12:53     53s] (I)      Layer  3:     180849     50109       907           0      231840    ( 0.00%) 
[12/07 05:12:53     53s] (I)      Layer  4:     153319     28595       490           0      196697    ( 0.00%) 
[12/07 05:12:53     53s] (I)      Layer  5:     231840     47862        94           0      231840    ( 0.00%) 
[12/07 05:12:53     53s] (I)      Layer  6:     130857     17470         0           0      131132    ( 0.00%) 
[12/07 05:12:53     53s] (I)      Total:        893230    218048      1656           0      988205    ( 0.00%) 
[12/07 05:12:53     53s] (I)      
[12/07 05:12:53     53s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 05:12:53     53s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/07 05:12:53     53s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/07 05:12:53     53s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[12/07 05:12:53     53s] [NR-eGR] --------------------------------------------------------------------------------
[12/07 05:12:53     53s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 05:12:53     53s] [NR-eGR]  Metal2 ( 2)       134( 0.52%)         3( 0.01%)         0( 0.00%)   ( 0.53%) 
[12/07 05:12:53     53s] [NR-eGR]  Metal3 ( 3)       661( 2.57%)        28( 0.11%)         1( 0.00%)   ( 2.68%) 
[12/07 05:12:53     53s] [NR-eGR]  Metal4 ( 4)       403( 1.56%)         5( 0.02%)         0( 0.00%)   ( 1.58%) 
[12/07 05:12:53     53s] [NR-eGR]  Metal5 ( 5)        57( 0.22%)         8( 0.03%)         0( 0.00%)   ( 0.25%) 
[12/07 05:12:53     53s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 05:12:53     53s] [NR-eGR] --------------------------------------------------------------------------------
[12/07 05:12:53     53s] [NR-eGR]        Total      1255( 0.97%)        44( 0.03%)         1( 0.00%)   ( 1.01%) 
[12/07 05:12:53     53s] [NR-eGR] 
[12/07 05:12:53     53s] (I)      Finished Global Routing ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1441.94 MB )
[12/07 05:12:53     53s] (I)      total 2D Cap : 899242 = (416133 H, 483109 V)
[12/07 05:12:53     53s] [NR-eGR] Overflow after Early Global Route 0.20% H + 0.03% V
[12/07 05:12:53     53s] Early Global Route congestion estimation runtime: 0.24 seconds, mem = 1441.9M
[12/07 05:12:53     53s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.238, REAL:0.239, MEM:1441.9M, EPOCH TIME: 1765064573.423824
[12/07 05:12:53     53s] OPERPROF: Starting HotSpotCal at level 1, MEM:1441.9M, EPOCH TIME: 1765064573.423846
[12/07 05:12:53     53s] [hotspot] +------------+---------------+---------------+
[12/07 05:12:53     53s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 05:12:53     53s] [hotspot] +------------+---------------+---------------+
[12/07 05:12:53     53s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 05:12:53     53s] [hotspot] +------------+---------------+---------------+
[12/07 05:12:53     53s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 05:12:53     53s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 05:12:53     53s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:1441.9M, EPOCH TIME: 1765064573.425670
[12/07 05:12:53     53s] Skipped repairing congestion.
[12/07 05:12:53     53s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1441.9M, EPOCH TIME: 1765064573.425717
[12/07 05:12:53     53s] Starting Early Global Route wiring: mem = 1441.9M
[12/07 05:12:53     53s] (I)      ============= Track Assignment ============
[12/07 05:12:53     53s] (I)      Started Track Assignment (1T) ( Curr Mem: 1441.94 MB )
[12/07 05:12:53     53s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[12/07 05:12:53     53s] (I)      Run Multi-thread track assignment
[12/07 05:12:53     53s] (I)      Finished Track Assignment (1T) ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1441.94 MB )
[12/07 05:12:53     53s] (I)      Started Export ( Curr Mem: 1441.94 MB )
[12/07 05:12:53     53s] [NR-eGR]                 Length (um)    Vias 
[12/07 05:12:53     53s] [NR-eGR] ------------------------------------
[12/07 05:12:53     53s] [NR-eGR]  Metal1  (1H)             0   60517 
[12/07 05:12:53     53s] [NR-eGR]  Metal2  (2V)        242170   81472 
[12/07 05:12:53     53s] [NR-eGR]  Metal3  (3H)        221822   15267 
[12/07 05:12:53     53s] [NR-eGR]  Metal4  (4V)        117302   12959 
[12/07 05:12:53     53s] [NR-eGR]  Metal5  (5H)        215624    2915 
[12/07 05:12:53     53s] [NR-eGR]  Metal6  (6V)         88788       0 
[12/07 05:12:53     53s] [NR-eGR] ------------------------------------
[12/07 05:12:53     53s] [NR-eGR]          Total       885706  173130 
[12/07 05:12:53     53s] [NR-eGR] --------------------------------------------------------------------------
[12/07 05:12:53     53s] [NR-eGR] Total half perimeter of net bounding box: 782123um
[12/07 05:12:53     53s] [NR-eGR] Total length: 885706um, number of vias: 173130
[12/07 05:12:53     53s] [NR-eGR] --------------------------------------------------------------------------
[12/07 05:12:53     53s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/07 05:12:53     53s] [NR-eGR] --------------------------------------------------------------------------
[12/07 05:12:53     53s] (I)      Finished Export ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1441.94 MB )
[12/07 05:12:53     53s] Early Global Route wiring runtime: 0.26 seconds, mem = 1441.9M
[12/07 05:12:53     53s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.260, REAL:0.260, MEM:1441.9M, EPOCH TIME: 1765064573.685913
[12/07 05:12:53     53s] Tdgp not successfully inited but do clear! skip clearing
[12/07 05:12:53     53s] End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
[12/07 05:12:53     53s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/07 05:12:53     53s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/07 05:12:53     53s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/07 05:12:53     53s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/07 05:12:53     53s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/07 05:12:53     53s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/07 05:12:53     53s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/07 05:12:53     53s] <CMD> all_setup_analysis_views
[12/07 05:12:53     53s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -timingEffort
[12/07 05:12:53     53s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/07 05:12:53     53s] *** Finishing placeDesign default flow ***
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/07 05:12:53     53s] **placeDesign ... cpu = 0: 0:38, real = 0: 0:39, mem = 1427.9M **
[12/07 05:12:53     53s] <CMD> getPlaceMode -trimView -quiet
[12/07 05:12:53     53s] <CMD> getOptMode -quiet -viewOptPolishing
[12/07 05:12:53     53s] <CMD> getOptMode -quiet -fastViewOpt
[12/07 05:12:53     53s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/07 05:12:53     53s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[12/07 05:12:53     53s] Tdgp not successfully inited but do clear! skip clearing
[12/07 05:12:53     53s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/07 05:12:53     53s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 05:12:53     53s] <CMD> setExtractRCMode -engine preRoute
[12/07 05:12:53     53s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/07 05:12:53     53s] <CMD> setPlaceMode -reset -ignoreScan
[12/07 05:12:53     53s] <CMD> setPlaceMode -reset -repairPlace
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/07 05:12:53     53s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[12/07 05:12:53     53s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/07 05:12:53     53s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[12/07 05:12:53     53s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -clusterMode
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/07 05:12:53     53s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/07 05:12:53     53s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/07 05:12:53     53s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/07 05:12:53     53s] <CMD> getPlaceMode -fp -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -fastfp -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -doRPlace -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/07 05:12:53     53s] <CMD> getPlaceMode -quickCTS -quiet
[12/07 05:12:53     53s] <CMD> set spgFlowInInitialPlace 0
[12/07 05:12:53     53s] <CMD> getPlaceMode -user -maxRouteLayer
[12/07 05:12:53     53s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/07 05:12:53     53s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/07 05:12:53     53s] <CMD> getDesignMode -quiet -flowEffort
[12/07 05:12:53     53s] <CMD> report_message -end_cmd
[12/07 05:12:53     53s] 
[12/07 05:12:53     53s] *** Summary of all messages that are not suppressed in this session:
[12/07 05:12:53     53s] Severity  ID               Count  Summary                                  
[12/07 05:12:53     53s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[12/07 05:12:53     53s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[12/07 05:12:53     53s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/07 05:12:53     53s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/07 05:12:53     53s] *** Message Summary: 4 warning(s), 0 error(s)
[12/07 05:12:53     53s] 
[12/07 05:12:53     53s] <CMD> um::create_snapshot -name final -auto min
[12/07 05:12:53     53s] <CMD> um::pop_snapshot_stack
[12/07 05:12:53     53s] <CMD> um::create_snapshot -name place_design
[12/07 05:12:53     53s] *** placeDesign #1 [finish] : cpu/real = 0:00:38.3/0:00:39.3 (1.0), totSession cpu/real = 0:00:53.6/0:00:55.3 (1.0), mem = 1427.9M
[12/07 05:12:53     53s] 
[12/07 05:12:53     53s] =============================================================================================
[12/07 05:12:53     53s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[12/07 05:12:53     53s] =============================================================================================
[12/07 05:12:53     53s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 05:12:53     53s] ---------------------------------------------------------------------------------------------
[12/07 05:12:53     53s] [ MISC                   ]          0:00:39.3  ( 100.0 % )     0:00:39.3 /  0:00:38.3    1.0
[12/07 05:12:53     53s] ---------------------------------------------------------------------------------------------
[12/07 05:12:53     53s]  placeDesign #1 TOTAL               0:00:39.3  ( 100.0 % )     0:00:39.3 /  0:00:38.3    1.0
[12/07 05:12:53     53s] ---------------------------------------------------------------------------------------------
[12/07 05:12:53     53s] 
[12/07 05:12:53     53s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/07 05:12:53     53s] <CMD> routeDesign
[12/07 05:12:53     53s] #% Begin routeDesign (date=12/07 05:12:53, mem=1407.9M)
[12/07 05:12:53     53s] ### Time Record (routeDesign) is installed.
[12/07 05:12:53     53s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1407.90 (MB), peak = 1457.11 (MB)
[12/07 05:12:53     53s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/07 05:12:53     53s] #**INFO: setDesignMode -flowEffort standard
[12/07 05:12:53     53s] #**INFO: setDesignMode -powerEffort none
[12/07 05:12:53     53s] **INFO: User settings:
[12/07 05:12:53     53s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/07 05:12:53     53s] setExtractRCMode -engine                       preRoute
[12/07 05:12:53     53s] setDelayCalMode -engine                        aae
[12/07 05:12:53     53s] setDelayCalMode -ignoreNetLoad                 false
[12/07 05:12:53     53s] 
[12/07 05:12:53     53s] #No active setup or hold rc corner
[12/07 05:12:53     53s] #No active RC corner or QRC tech file is missing.
[12/07 05:12:53     53s] #**INFO: multi-cut via swapping will be performed after routing.
[12/07 05:12:53     53s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/07 05:12:53     53s] OPERPROF: Starting checkPlace at level 1, MEM:1427.9M, EPOCH TIME: 1765064573.738159
[12/07 05:12:53     53s] Processing tracks to init pin-track alignment.
[12/07 05:12:53     53s] z: 2, totalTracks: 1
[12/07 05:12:53     53s] z: 4, totalTracks: 1
[12/07 05:12:53     53s] z: 6, totalTracks: 1
[12/07 05:12:53     53s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 05:12:53     53s] All LLGs are deleted
[12/07 05:12:53     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1427.9M, EPOCH TIME: 1765064573.742767
[12/07 05:12:53     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1427.9M, EPOCH TIME: 1765064573.742916
[12/07 05:12:53     53s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1427.9M, EPOCH TIME: 1765064573.743201
[12/07 05:12:53     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     53s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1427.9M, EPOCH TIME: 1765064573.743560
[12/07 05:12:53     53s] Max number of tech site patterns supported in site array is 256.
[12/07 05:12:53     53s] Core basic site is tsm3site
[12/07 05:12:53     53s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1427.9M, EPOCH TIME: 1765064573.743854
[12/07 05:12:53     53s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 05:12:53     53s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 05:12:53     53s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:1427.9M, EPOCH TIME: 1765064573.745340
[12/07 05:12:53     53s] SiteArray: non-trimmed site array dimensions = 152 x 1173
[12/07 05:12:53     53s] SiteArray: use 974,848 bytes
[12/07 05:12:53     53s] SiteArray: current memory after site array memory allocation 1427.9M
[12/07 05:12:53     53s] SiteArray: FP blocked sites are writable
[12/07 05:12:53     53s] SiteArray: number of non floorplan blocked sites for llg default is 178296
[12/07 05:12:53     53s] Atter site array init, number of instance map data is 0.
[12/07 05:12:53     53s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1427.9M, EPOCH TIME: 1765064573.748088
[12/07 05:12:53     53s] 
[12/07 05:12:53     53s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[12/07 05:12:53     53s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1427.9M, EPOCH TIME: 1765064573.748810
[12/07 05:12:53     53s] Begin checking placement ... (start mem=1427.9M, init mem=1427.9M)
[12/07 05:12:53     53s] Begin checking exclusive groups violation ...
[12/07 05:12:53     53s] There are 0 groups to check, max #box is 0, total #box is 0
[12/07 05:12:53     53s] Finished checking exclusive groups violations. Found 0 Vio.
[12/07 05:12:53     53s] 
[12/07 05:12:53     53s] Running CheckPlace using 1 thread in normal mode...
[12/07 05:12:53     53s] 
[12/07 05:12:53     53s] ...checkPlace normal is done!
[12/07 05:12:53     53s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1427.9M, EPOCH TIME: 1765064573.840206
[12/07 05:12:53     53s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.006, REAL:0.006, MEM:1427.9M, EPOCH TIME: 1765064573.846564
[12/07 05:12:53     53s] *info: Placed = 15969         
[12/07 05:12:53     53s] *info: Unplaced = 0           
[12/07 05:12:53     53s] Placement Density:69.98%(415035/593084)
[12/07 05:12:53     53s] Placement Density (including fixed std cells):69.98%(415035/593084)
[12/07 05:12:53     53s] All LLGs are deleted
[12/07 05:12:53     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:15969).
[12/07 05:12:53     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     53s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1427.9M, EPOCH TIME: 1765064573.849480
[12/07 05:12:53     53s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1427.9M, EPOCH TIME: 1765064573.849630
[12/07 05:12:53     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 05:12:53     53s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1427.9M)
[12/07 05:12:53     53s] OPERPROF: Finished checkPlace at level 1, CPU:0.112, REAL:0.112, MEM:1427.9M, EPOCH TIME: 1765064573.850426
[12/07 05:12:53     53s] 
[12/07 05:12:53     53s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/07 05:12:53     53s] *** Changed status on (0) nets in Clock.
[12/07 05:12:53     53s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1427.9M) ***
[12/07 05:12:53     53s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[12/07 05:12:53     53s] % Begin globalDetailRoute (date=12/07 05:12:53, mem=1407.6M)
[12/07 05:12:53     53s] 
[12/07 05:12:53     53s] globalDetailRoute
[12/07 05:12:53     53s] 
[12/07 05:12:53     53s] #Start globalDetailRoute on Sun Dec  7 05:12:53 2025
[12/07 05:12:53     53s] #
[12/07 05:12:53     53s] ### Time Record (globalDetailRoute) is installed.
[12/07 05:12:53     53s] ### Time Record (Pre Callback) is installed.
[12/07 05:12:53     53s] ### Time Record (Pre Callback) is uninstalled.
[12/07 05:12:53     53s] ### Time Record (DB Import) is installed.
[12/07 05:12:53     53s] ### Time Record (Timing Data Generation) is installed.
[12/07 05:12:53     53s] #Generating timing data, please wait...
[12/07 05:12:53     53s] #16349 total nets, 16234 already routed, 16234 will ignore in trialRoute
[12/07 05:12:53     53s] ### run_trial_route starts on Sun Dec  7 05:12:53 2025 with memory = 1407.56 (MB), peak = 1457.11 (MB)
[12/07 05:12:53     53s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/07 05:12:53     53s] ### dump_timing_file starts on Sun Dec  7 05:12:53 2025 with memory = 1417.88 (MB), peak = 1457.11 (MB)
[12/07 05:12:53     53s] ### extractRC starts on Sun Dec  7 05:12:53 2025 with memory = 1417.88 (MB), peak = 1457.11 (MB)
[12/07 05:12:53     53s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 05:12:53     53s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/07 05:12:54     53s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[12/07 05:12:54     53s] #Dump tif for version 2.1
[12/07 05:12:54     54s] **ERROR: (IMPDC-634):	Failed to build the timing graph since timing library files have not yet been loaded. To resolve this, check that timing library files have been correctly specified in the loaded design database.
Start AAE Lib Loading. (MEM=1527.32)
[12/07 05:12:54     54s] End AAE Lib Loading. (MEM=1565.47 CPU=0:00:00.0 Real=0:00:00.0)
[12/07 05:12:54     54s] End AAE Lib Interpolated Model. (MEM=1565.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 05:12:54     54s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_7517 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:54     54s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_7514 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:54     54s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_7514 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:54     54s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_7508 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:54     54s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_7427 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:54     54s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_7425 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:54     54s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_7446 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:54     54s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_7411 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:54     54s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_7411 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:54     54s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_7411 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:54     54s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_7411 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:54     54s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_7408 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:55     55s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/buffer[124][12] is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:55     55s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_643 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:55     55s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_476 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:55     55s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_388 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:55     55s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_387 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:55     55s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_364 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:55     55s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_364 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:55     55s] **WARN: (IMPEXT-2883):	The resistance extracted for a wire belonging to net FIR/n_129 is 0 ohms. Therefore, a small value of 0.1 ohms is assigned to it.
[12/07 05:12:55     55s] **WARN: (EMS-27):	Message (IMPEXT-2883) has exceeded the current message display limit of 20.
[12/07 05:12:55     55s] To increase the message display limit, refer to the product command reference manual.
[12/07 05:12:56     56s] Total number of fetched objects 16349
[12/07 05:12:56     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 05:12:56     56s] End delay calculation. (MEM=1633.87 CPU=0:00:00.8 REAL=0:00:01.0)
[12/07 05:12:56     56s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1498.15 (MB), peak = 1530.29 (MB)
[12/07 05:12:56     56s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:56     56s] #Done generating timing data.
[12/07 05:12:56     56s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 05:12:56     56s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/07 05:12:56     56s] ### Net info: total nets: 17385
[12/07 05:12:56     56s] ### Net info: dirty nets: 0
[12/07 05:12:56     56s] ### Net info: marked as disconnected nets: 0
[12/07 05:12:56     56s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[12/07 05:12:56     56s] #num needed restored net=0
[12/07 05:12:56     56s] #need_extraction net=0 (total=17385)
[12/07 05:12:56     56s] ### Net info: fully routed nets: 0
[12/07 05:12:56     56s] ### Net info: trivial (< 2 pins) nets: 1151
[12/07 05:12:56     56s] ### Net info: unrouted nets: 16234
[12/07 05:12:56     56s] ### Net info: re-extraction nets: 0
[12/07 05:12:56     56s] ### Net info: ignored nets: 0
[12/07 05:12:56     56s] ### Net info: skip routing nets: 0
[12/07 05:12:56     56s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/07 05:12:56     56s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/07 05:12:57     56s] #Start reading timing information from file .timing_file_1118389.tif.gz ...
[12/07 05:12:57     56s] #WARNING (NRDB-194) 
[12/07 05:12:57     56s] #No setup time constraints read in
[12/07 05:12:57     56s] #Read in timing information for 207 ports, 15969 instances from timing file .timing_file_1118389.tif.gz.
[12/07 05:12:57     56s] ### import design signature (3): route=1848027104 fixed_route=1848027104 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1451932784 dirty_area=0 del_dirty_area=0 cell=619990535 placement=1868366198 pin_access=1 inst_pattern=1
[12/07 05:12:57     56s] ### Time Record (DB Import) is uninstalled.
[12/07 05:12:57     56s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[12/07 05:12:57     56s] #RTESIG:78da95d24d4fc3300c0660cefc0a2bdba1481bc45ed326d721ae8026d8750a6bd6456a53
[12/07 05:12:57     56s] #       291f07fe3d91380d95763bfb89fddaca62b97fd901237c44b10e88fc80f0ba23e20a694d
[12/07 05:12:57     56s] #       9c974f84875cfadcb2fbc5f2edfd83948493ee8281e26b18ba1534df4ef7f6088d39e9d4
[12/07 05:12:57     56s] #       45082646ebda875f5e0a051c0aeba2698d5f410ac6ff2135df00ebf353fb9c228322449f
[12/07 05:12:57     56s] #       8ba31439a7cbe963084942f4e9ca8488e5e6262ef82d5ca86a3e71558b79542b0476b6ed
[12/07 05:12:57     56s] #       79e6465212b010b56bb46fb2352ef5ffc97c79373833a5287f8a8b85478d14c0a6736553
[12/07 05:12:57     56s] #       5dd1474d98bb1fd348d33b
[12/07 05:12:57     56s] #
[12/07 05:12:57     56s] ### Time Record (Data Preparation) is installed.
[12/07 05:12:57     56s] #RTESIG:78da95d23d4fc330100660667ec5c9ed10a4b6f8ae7162af45ac802a60ad0c71534b8923
[12/07 05:12:57     56s] #       f963e0df63c154149276bec7ef9d5e79b17c7fdc0323dca05807447e4078da137185b426
[12/07 05:12:57     56s] #       cecb7bc2431ebdedd8ed62f9fcf24a4ac25177c140f1310cdd0a9a2fa77bfb098d39ead4
[12/07 05:12:57     56s] #       45082646ebdabb5f5e0a051c0aeba2698d5f410ac6ff2135df02ebf353fb90228322449f
[12/07 05:12:57     56s] #       87a31439a7f3ed63084942f4e9c20b11cbed555cf06bb850d5fcc5552de651ad10d8c9b6
[12/07 05:12:57     56s] #       a7998ea42460216ad768df646b5ceaff93b979373833a91409603fd74d2fa6fc7bce9a19
[12/07 05:12:57     56s] #       353287cde5c8ea821c35616ebe01baf1dff0
[12/07 05:12:57     56s] #
[12/07 05:12:57     56s] ### Time Record (Data Preparation) is uninstalled.
[12/07 05:12:57     56s] ### Time Record (Global Routing) is installed.
[12/07 05:12:57     56s] ### Time Record (Global Routing) is uninstalled.
[12/07 05:12:57     56s] #Total number of trivial nets (e.g. < 2 pins) = 1151 (skipped).
[12/07 05:12:57     56s] #Total number of routable nets = 16234.
[12/07 05:12:57     56s] #Total number of nets in the design = 17385.
[12/07 05:12:57     56s] #16234 routable nets do not have any wires.
[12/07 05:12:57     56s] #16234 nets will be global routed.
[12/07 05:12:57     56s] ### Time Record (Data Preparation) is installed.
[12/07 05:12:57     56s] #Start routing data preparation on Sun Dec  7 05:12:57 2025
[12/07 05:12:57     56s] #
[12/07 05:12:57     57s] #Minimum voltage of a net in the design = 0.000.
[12/07 05:12:57     57s] #Maximum voltage of a net in the design = 3.300.
[12/07 05:12:57     57s] #Voltage range [0.000 - 3.300] has 17383 nets.
[12/07 05:12:57     57s] #Voltage range [0.000 - 0.000] has 2 nets.
[12/07 05:12:57     57s] #Build and mark too close pins for the same net.
[12/07 05:12:57     57s] ### Time Record (Cell Pin Access) is installed.
[12/07 05:12:57     57s] #Rebuild pin access data for design.
[12/07 05:12:57     57s] #Initial pin access analysis.
[12/07 05:12:57     57s] #Detail pin access analysis.
[12/07 05:12:57     57s] ### Time Record (Cell Pin Access) is uninstalled.
[12/07 05:12:57     57s] # Metal1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[12/07 05:12:57     57s] # Metal2       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.61000
[12/07 05:12:57     57s] # Metal3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/07 05:12:57     57s] # Metal4       V   Track-Pitch = 0.66000    Line-2-Via Pitch = 0.61000
[12/07 05:12:57     57s] # Metal5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[12/07 05:12:57     57s] # Metal6       V   Track-Pitch = 0.99000    Line-2-Via Pitch = 0.95000
[12/07 05:12:57     57s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1533.11 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] #Regenerating Ggrids automatically.
[12/07 05:12:57     57s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.56000.
[12/07 05:12:57     57s] #Using automatically generated G-grids.
[12/07 05:12:57     57s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/07 05:12:57     57s] #Done routing data preparation.
[12/07 05:12:57     57s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1536.17 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] #Finished routing data preparation on Sun Dec  7 05:12:57 2025
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] #Cpu time = 00:00:00
[12/07 05:12:57     57s] #Elapsed time = 00:00:00
[12/07 05:12:57     57s] #Increased memory = 12.72 (MB)
[12/07 05:12:57     57s] #Total memory = 1536.17 (MB)
[12/07 05:12:57     57s] #Peak memory = 1565.54 (MB)
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] ### Time Record (Data Preparation) is uninstalled.
[12/07 05:12:57     57s] ### Time Record (Global Routing) is installed.
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] #Start global routing on Sun Dec  7 05:12:57 2025
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] #Start global routing initialization on Sun Dec  7 05:12:57 2025
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] #Number of eco nets is 0
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] #Start global routing data preparation on Sun Dec  7 05:12:57 2025
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] ### build_merged_routing_blockage_rect_list starts on Sun Dec  7 05:12:57 2025 with memory = 1536.42 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] #Start routing resource analysis on Sun Dec  7 05:12:57 2025
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] ### init_is_bin_blocked starts on Sun Dec  7 05:12:57 2025 with memory = 1536.42 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] ### PDHT_Row_Thread::compute_flow_cap starts on Sun Dec  7 05:12:57 2025 with memory = 1537.25 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] ### adjust_flow_cap starts on Sun Dec  7 05:12:57 2025 with memory = 1537.80 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] ### adjust_flow_per_partial_route_obs starts on Sun Dec  7 05:12:57 2025 with memory = 1537.80 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] ### set_via_blocked starts on Sun Dec  7 05:12:57 2025 with memory = 1537.80 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] ### copy_flow starts on Sun Dec  7 05:12:57 2025 with memory = 1537.80 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] #Routing resource analysis is done on Sun Dec  7 05:12:57 2025
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] ### report_flow_cap starts on Sun Dec  7 05:12:57 2025 with memory = 1537.80 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] #  Resource Analysis:
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/07 05:12:57     57s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/07 05:12:57     57s] #  --------------------------------------------------------------
[12/07 05:12:57     57s] #  Metal1         H         240        1200        9312    76.81%
[12/07 05:12:57     57s] #  Metal2         V        1235           0        9312     0.00%
[12/07 05:12:57     57s] #  Metal3         H         784         656        9312    45.12%
[12/07 05:12:57     57s] #  Metal4         V         667         568        9312    45.59%
[12/07 05:12:57     57s] #  Metal5         H        1440           0        9312     0.00%
[12/07 05:12:57     57s] #  Metal6         V         823           0        9312     0.00%
[12/07 05:12:57     57s] #  --------------------------------------------------------------
[12/07 05:12:57     57s] #  Total                   5189      29.14%       55872    27.92%
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] ### analyze_m2_tracks starts on Sun Dec  7 05:12:57 2025 with memory = 1537.80 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] ### report_initial_resource starts on Sun Dec  7 05:12:57 2025 with memory = 1537.80 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] ### mark_pg_pins_accessibility starts on Sun Dec  7 05:12:57 2025 with memory = 1537.80 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] ### set_net_region starts on Sun Dec  7 05:12:57 2025 with memory = 1537.80 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] #Global routing data preparation is done on Sun Dec  7 05:12:57 2025
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1537.80 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] ### prepare_level starts on Sun Dec  7 05:12:57 2025 with memory = 1537.80 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### init level 1 starts on Sun Dec  7 05:12:57 2025 with memory = 1537.80 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] ### Level 1 hgrid = 97 X 96
[12/07 05:12:57     57s] ### init level 2 starts on Sun Dec  7 05:12:57 2025 with memory = 1537.80 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] ### Level 2 hgrid = 25 X 24  (large_net only)
[12/07 05:12:57     57s] ### prepare_level_flow starts on Sun Dec  7 05:12:57 2025 with memory = 1538.17 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### init_flow_edge starts on Sun Dec  7 05:12:57 2025 with memory = 1538.17 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] ### init_flow_edge starts on Sun Dec  7 05:12:57 2025 with memory = 1541.27 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] #Global routing initialization is done on Sun Dec  7 05:12:57 2025
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1541.27 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] #
[12/07 05:12:57     57s] ### routing large nets 
[12/07 05:12:57     57s] #start global routing iteration 1...
[12/07 05:12:57     57s] ### init_flow_edge starts on Sun Dec  7 05:12:57 2025 with memory = 1541.27 (MB), peak = 1565.54 (MB)
[12/07 05:12:57     57s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:57     57s] ### routing at level 2 (topmost level) iter 0
[12/07 05:12:57     57s] ### Uniform Hboxes (6x6)
[12/07 05:12:57     57s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 05:12:58     58s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1559.34 (MB), peak = 1571.13 (MB)
[12/07 05:12:58     58s] #
[12/07 05:12:58     58s] #start global routing iteration 2...
[12/07 05:12:58     58s] ### init_flow_edge starts on Sun Dec  7 05:12:58 2025 with memory = 1559.34 (MB), peak = 1571.13 (MB)
[12/07 05:12:58     58s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:58     58s] ### cal_flow starts on Sun Dec  7 05:12:58 2025 with memory = 1559.34 (MB), peak = 1571.13 (MB)
[12/07 05:12:58     58s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[12/07 05:12:58     58s] ### routing at level 1 (topmost level) iter 0
[12/07 05:13:22     82s] ### measure_qor starts on Sun Dec  7 05:13:22 2025 with memory = 1608.71 (MB), peak = 1608.71 (MB)
[12/07 05:13:22     82s] ### measure_congestion starts on Sun Dec  7 05:13:22 2025 with memory = 1608.71 (MB), peak = 1608.71 (MB)
[12/07 05:13:22     82s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:22     82s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:22     82s] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1589.45 (MB), peak = 1608.72 (MB)
[12/07 05:13:22     82s] #
[12/07 05:13:22     82s] #start global routing iteration 3...
[12/07 05:13:22     82s] ### routing at level 1 (topmost level) iter 1
[12/07 05:13:25     85s] ### measure_qor starts on Sun Dec  7 05:13:25 2025 with memory = 1601.71 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] ### measure_congestion starts on Sun Dec  7 05:13:25 2025 with memory = 1601.71 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:25     85s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:25     85s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1598.77 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] #
[12/07 05:13:25     85s] ### route_end starts on Sun Dec  7 05:13:25 2025 with memory = 1598.77 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] #
[12/07 05:13:25     85s] #Total number of trivial nets (e.g. < 2 pins) = 1151 (skipped).
[12/07 05:13:25     85s] #Total number of routable nets = 16234.
[12/07 05:13:25     85s] #Total number of nets in the design = 17385.
[12/07 05:13:25     85s] #
[12/07 05:13:25     85s] #16234 routable nets have routed wires.
[12/07 05:13:25     85s] #
[12/07 05:13:25     85s] #Routed nets constraints summary:
[12/07 05:13:25     85s] #-----------------------------
[12/07 05:13:25     85s] #        Rules   Unconstrained  
[12/07 05:13:25     85s] #-----------------------------
[12/07 05:13:25     85s] #      Default           16234  
[12/07 05:13:25     85s] #-----------------------------
[12/07 05:13:25     85s] #        Total           16234  
[12/07 05:13:25     85s] #-----------------------------
[12/07 05:13:25     85s] #
[12/07 05:13:25     85s] #Routing constraints summary of the whole design:
[12/07 05:13:25     85s] #-----------------------------
[12/07 05:13:25     85s] #        Rules   Unconstrained  
[12/07 05:13:25     85s] #-----------------------------
[12/07 05:13:25     85s] #      Default           16234  
[12/07 05:13:25     85s] #-----------------------------
[12/07 05:13:25     85s] #        Total           16234  
[12/07 05:13:25     85s] #-----------------------------
[12/07 05:13:25     85s] #
[12/07 05:13:25     85s] ### adjust_flow_per_partial_route_obs starts on Sun Dec  7 05:13:25 2025 with memory = 1598.77 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:25     85s] ### cal_base_flow starts on Sun Dec  7 05:13:25 2025 with memory = 1598.77 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] ### init_flow_edge starts on Sun Dec  7 05:13:25 2025 with memory = 1598.77 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:25     85s] ### cal_flow starts on Sun Dec  7 05:13:25 2025 with memory = 1598.77 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:25     85s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:25     85s] ### report_overcon starts on Sun Dec  7 05:13:25 2025 with memory = 1598.77 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] #
[12/07 05:13:25     85s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/07 05:13:25     85s] #
[12/07 05:13:25     85s] #                 OverCon       OverCon       OverCon       OverCon          
[12/07 05:13:25     85s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/07 05:13:25     85s] #     Layer         (1-2)         (3-4)         (5-6)         (7-9)   OverCon  Flow/Cap
[12/07 05:13:25     85s] #  ----------------------------------------------------------------------------------------
[12/07 05:13:25     85s] #  Metal1      148(3.73%)     51(1.28%)      4(0.10%)      0(0.00%)   (5.11%)     0.67  
[12/07 05:13:25     85s] #  Metal2      841(9.03%)    162(1.74%)      9(0.10%)      4(0.04%)   (10.9%)     0.72  
[12/07 05:13:25     85s] #  Metal3      187(2.33%)   1422(17.7%)    731(9.11%)     12(0.15%)   (29.3%)     0.72  
[12/07 05:13:25     85s] #  Metal4      972(12.0%)    195(2.41%)      2(0.02%)      0(0.00%)   (14.4%)     0.61  
[12/07 05:13:25     85s] #  Metal5        9(0.10%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.10%)     0.51  
[12/07 05:13:25     85s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.42  
[12/07 05:13:25     85s] #  ----------------------------------------------------------------------------------------
[12/07 05:13:25     85s] #     Total   2157(4.49%)   1830(3.81%)    746(1.55%)     16(0.03%)   (9.89%)
[12/07 05:13:25     85s] #
[12/07 05:13:25     85s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 9
[12/07 05:13:25     85s] #  Overflow after GR: 5.34% H + 4.55% V
[12/07 05:13:25     85s] #
[12/07 05:13:25     85s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:25     85s] ### cal_base_flow starts on Sun Dec  7 05:13:25 2025 with memory = 1598.77 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] ### init_flow_edge starts on Sun Dec  7 05:13:25 2025 with memory = 1598.77 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:25     85s] ### cal_flow starts on Sun Dec  7 05:13:25 2025 with memory = 1598.77 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:25     85s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:25     85s] ### generate_cong_map_content starts on Sun Dec  7 05:13:25 2025 with memory = 1598.77 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] ### Sync with Inovus CongMap starts on Sun Dec  7 05:13:25 2025 with memory = 1598.77 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] #Hotspot report including placement blocked areas
[12/07 05:13:25     85s] OPERPROF: Starting HotSpotCal at level 1, MEM:1697.1M, EPOCH TIME: 1765064605.929278
[12/07 05:13:25     85s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/07 05:13:25     85s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/07 05:13:25     85s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/07 05:13:25     85s] [hotspot] |   Metal1(H)    |              8.00 |             35.00 |   383.04   383.04   483.84   423.36 |
[12/07 05:13:25     85s] [hotspot] |   Metal2(V)    |              7.00 |            104.00 |   544.32    20.16   665.27    60.48 |
[12/07 05:13:25     85s] [hotspot] |   Metal3(H)    |            146.00 |            949.00 |    60.48    20.16   141.12   766.08 |
[12/07 05:13:25     85s] [hotspot] |   Metal4(V)    |             39.00 |            116.00 |    20.16   806.39   806.39   806.40 |
[12/07 05:13:25     85s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[12/07 05:13:25     85s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[12/07 05:13:25     85s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/07 05:13:25     85s] [hotspot] |      worst     | (Metal3)   146.00 | (Metal3)   949.00 |                                     |
[12/07 05:13:25     85s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/07 05:13:25     85s] [hotspot] |   all layers   |             72.00 |            314.00 |                                     |
[12/07 05:13:25     85s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/07 05:13:25     85s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 72.00, normalized total congestion hotspot area = 314.00 (area is in unit of 4 std-cell row bins)
[12/07 05:13:25     85s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 72.00/314.00 (area is in unit of 4 std-cell row bins)
[12/07 05:13:25     85s] [hotspot] max/total 72.00/314.00, big hotspot (>10) total 206.00
[12/07 05:13:25     85s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[12/07 05:13:25     85s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 05:13:25     85s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/07 05:13:25     85s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 05:13:25     85s] [hotspot] |  1  |   423.36   241.91   564.48   604.79 |       78.00   |
[12/07 05:13:25     85s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 05:13:25     85s] [hotspot] |  2  |   322.56   161.28   403.19   544.32 |       58.00   |
[12/07 05:13:25     85s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 05:13:25     85s] [hotspot] |  3  |   262.07   201.59   302.39   544.32 |       27.00   |
[12/07 05:13:25     85s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 05:13:25     85s] [hotspot] |  4  |    80.64   322.56   141.12   524.15 |       20.00   |
[12/07 05:13:25     85s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 05:13:25     85s] [hotspot] |  5  |   181.44   322.56   201.59   705.60 |       19.00   |
[12/07 05:13:25     85s] [hotspot] +-----+-------------------------------------+---------------+
[12/07 05:13:25     85s] Top 5 hotspots total area: 202.00
[12/07 05:13:25     85s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.016, REAL:0.016, MEM:1697.1M, EPOCH TIME: 1765064605.944830
[12/07 05:13:25     85s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:25     85s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:25     85s] ### update starts on Sun Dec  7 05:13:25 2025 with memory = 1598.77 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] #Complete Global Routing.
[12/07 05:13:25     85s] #Total wire length = 1140847 um.
[12/07 05:13:25     85s] #Total half perimeter of net bounding box = 595356 um.
[12/07 05:13:25     85s] #Total wire length on LAYER Metal1 = 20773 um.
[12/07 05:13:25     85s] #Total wire length on LAYER Metal2 = 396523 um.
[12/07 05:13:25     85s] #Total wire length on LAYER Metal3 = 124320 um.
[12/07 05:13:25     85s] #Total wire length on LAYER Metal4 = 49736 um.
[12/07 05:13:25     85s] #Total wire length on LAYER Metal5 = 314639 um.
[12/07 05:13:25     85s] #Total wire length on LAYER Metal6 = 234856 um.
[12/07 05:13:25     85s] #Total number of vias = 139423
[12/07 05:13:25     85s] #Up-Via Summary (total 139423):
[12/07 05:13:25     85s] #           
[12/07 05:13:25     85s] #-----------------------
[12/07 05:13:25     85s] # Metal1          58789
[12/07 05:13:25     85s] # Metal2          34882
[12/07 05:13:25     85s] # Metal3          18351
[12/07 05:13:25     85s] # Metal4          17664
[12/07 05:13:25     85s] # Metal5           9737
[12/07 05:13:25     85s] #-----------------------
[12/07 05:13:25     85s] #                139423 
[12/07 05:13:25     85s] #
[12/07 05:13:25     85s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:25     85s] ### report_overcon starts on Sun Dec  7 05:13:25 2025 with memory = 1599.00 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:25     85s] ### report_overcon starts on Sun Dec  7 05:13:25 2025 with memory = 1599.00 (MB), peak = 1608.72 (MB)
[12/07 05:13:25     85s] #Max overcon = 9 tracks.
[12/07 05:13:25     85s] #Total overcon = 9.89%.
[12/07 05:13:25     85s] #Worst layer Gcell overcon rate = 29.31%.
[12/07 05:13:25     85s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:25     85s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:13:26     85s] ### global_route design signature (6): route=733057581 net_attr=1761409857
[12/07 05:13:26     85s] #
[12/07 05:13:26     85s] #Global routing statistics:
[12/07 05:13:26     85s] #Cpu time = 00:00:29
[12/07 05:13:26     85s] #Elapsed time = 00:00:29
[12/07 05:13:26     85s] #Increased memory = 47.60 (MB)
[12/07 05:13:26     85s] #Total memory = 1583.77 (MB)
[12/07 05:13:26     85s] #Peak memory = 1608.72 (MB)
[12/07 05:13:26     85s] #
[12/07 05:13:26     85s] #Finished global routing on Sun Dec  7 05:13:26 2025
[12/07 05:13:26     85s] #
[12/07 05:13:26     85s] #
[12/07 05:13:26     85s] ### Time Record (Global Routing) is uninstalled.
[12/07 05:13:26     85s] ### Time Record (Data Preparation) is installed.
[12/07 05:13:26     85s] ### Time Record (Data Preparation) is uninstalled.
[12/07 05:13:26     85s] ### track-assign external-init starts on Sun Dec  7 05:13:26 2025 with memory = 1582.85 (MB), peak = 1608.72 (MB)
[12/07 05:13:26     85s] ### Time Record (Track Assignment) is installed.
[12/07 05:13:26     85s] ### Time Record (Track Assignment) is uninstalled.
[12/07 05:13:26     85s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[12/07 05:13:26     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1582.85 (MB), peak = 1608.72 (MB)
[12/07 05:13:26     85s] ### track-assign engine-init starts on Sun Dec  7 05:13:26 2025 with memory = 1582.85 (MB), peak = 1608.72 (MB)
[12/07 05:13:26     85s] ### Time Record (Track Assignment) is installed.
[12/07 05:13:26     85s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[12/07 05:13:26     85s] ### track-assign core-engine starts on Sun Dec  7 05:13:26 2025 with memory = 1582.85 (MB), peak = 1608.72 (MB)
[12/07 05:13:26     85s] #Start Track Assignment.
[12/07 05:13:27     87s] #Done with 29460 horizontal wires in 3 hboxes and 40801 vertical wires in 3 hboxes.
[12/07 05:13:29     89s] #Done with 7836 horizontal wires in 3 hboxes and 10685 vertical wires in 3 hboxes.
[12/07 05:13:30     89s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[12/07 05:13:30     89s] #
[12/07 05:13:30     89s] #Track assignment summary:
[12/07 05:13:30     89s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/07 05:13:30     89s] #------------------------------------------------------------------------
[12/07 05:13:30     89s] # Metal1     19104.62 	  2.01%  	  0.00% 	  1.66%
[12/07 05:13:30     89s] # Metal2    384494.90 	  0.24%  	  0.00% 	  0.00%
[12/07 05:13:30     89s] # Metal3    116129.41 	  0.06%  	  0.00% 	  0.00%
[12/07 05:13:30     89s] # Metal4     45396.40 	  0.04%  	  0.00% 	  0.00%
[12/07 05:13:30     89s] # Metal5    308139.38 	  0.02%  	  0.00% 	  0.00%
[12/07 05:13:30     89s] # Metal6    233483.45 	  0.04%  	  0.00% 	  0.00%
[12/07 05:13:30     89s] #------------------------------------------------------------------------
[12/07 05:13:30     89s] # All     1106748.16  	  0.14% 	  0.00% 	  0.00%
[12/07 05:13:30     89s] #Complete Track Assignment.
[12/07 05:13:30     89s] #Total wire length = 1097375 um.
[12/07 05:13:30     89s] #Total half perimeter of net bounding box = 595356 um.
[12/07 05:13:30     89s] #Total wire length on LAYER Metal1 = 19029 um.
[12/07 05:13:30     89s] #Total wire length on LAYER Metal2 = 381809 um.
[12/07 05:13:30     89s] #Total wire length on LAYER Metal3 = 113084 um.
[12/07 05:13:30     89s] #Total wire length on LAYER Metal4 = 44046 um.
[12/07 05:13:30     89s] #Total wire length on LAYER Metal5 = 307490 um.
[12/07 05:13:30     89s] #Total wire length on LAYER Metal6 = 231917 um.
[12/07 05:13:30     89s] #Total number of vias = 139423
[12/07 05:13:30     89s] #Up-Via Summary (total 139423):
[12/07 05:13:30     89s] #           
[12/07 05:13:30     89s] #-----------------------
[12/07 05:13:30     89s] # Metal1          58789
[12/07 05:13:30     89s] # Metal2          34882
[12/07 05:13:30     89s] # Metal3          18351
[12/07 05:13:30     89s] # Metal4          17664
[12/07 05:13:30     89s] # Metal5           9737
[12/07 05:13:30     89s] #-----------------------
[12/07 05:13:30     89s] #                139423 
[12/07 05:13:30     89s] #
[12/07 05:13:30     89s] ### track_assign design signature (9): route=620372319
[12/07 05:13:30     89s] ### track-assign core-engine cpu:00:00:04, real:00:00:04, mem:1.5 GB, peak:1.6 GB
[12/07 05:13:30     89s] ### Time Record (Track Assignment) is uninstalled.
[12/07 05:13:30     89s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1582.15 (MB), peak = 1608.72 (MB)
[12/07 05:13:30     89s] #
[12/07 05:13:30     90s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/07 05:13:30     90s] #Cpu time = 00:00:33
[12/07 05:13:30     90s] #Elapsed time = 00:00:33
[12/07 05:13:30     90s] #Increased memory = 58.71 (MB)
[12/07 05:13:30     90s] #Total memory = 1582.15 (MB)
[12/07 05:13:30     90s] #Peak memory = 1608.72 (MB)
[12/07 05:13:30     90s] ### Time Record (Detail Routing) is installed.
[12/07 05:13:30     90s] ### drc_pitch = 3160 ( 1.58000 um) drc_range = 1740 ( 0.87000 um) route_pitch = 2000 ( 1.00000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[12/07 05:13:30     90s] #
[12/07 05:13:30     90s] #Start Detail Routing..
[12/07 05:13:30     90s] #start initial detail routing ...
[12/07 05:13:30     90s] ### Design has 0 dirty nets, has valid drcs
[12/07 05:14:50    170s] ### Routing stats: routing = 100.00%
[12/07 05:14:50    170s] #   number of violations = 370
[12/07 05:14:50    170s] #
[12/07 05:14:50    170s] #    By Layer and Type :
[12/07 05:14:50    170s] #	         MetSpc    Short     Loop   Totals
[12/07 05:14:50    170s] #	Metal1        0        5        1        6
[12/07 05:14:50    170s] #	Metal2        0      330        1      331
[12/07 05:14:50    170s] #	Metal3        0        6        0        6
[12/07 05:14:50    170s] #	Metal4        0        1        0        1
[12/07 05:14:50    170s] #	Metal5       13       12        0       25
[12/07 05:14:50    170s] #	Metal6        1        0        0        1
[12/07 05:14:50    170s] #	Totals       14      354        2      370
[12/07 05:14:50    170s] #cpu time = 00:01:20, elapsed time = 00:01:20, memory = 1586.47 (MB), peak = 1628.66 (MB)
[12/07 05:14:51    171s] #start 1st optimization iteration ...
[12/07 05:14:57    177s] ### Routing stats: routing = 100.00%
[12/07 05:14:57    177s] #   number of violations = 12
[12/07 05:14:57    177s] #
[12/07 05:14:57    177s] #    By Layer and Type :
[12/07 05:14:57    177s] #	         MetSpc    Short   Totals
[12/07 05:14:57    177s] #	Metal1        0        0        0
[12/07 05:14:57    177s] #	Metal2        0        8        8
[12/07 05:14:57    177s] #	Metal3        0        0        0
[12/07 05:14:57    177s] #	Metal4        0        0        0
[12/07 05:14:57    177s] #	Metal5        2        2        4
[12/07 05:14:57    177s] #	Totals        2       10       12
[12/07 05:14:57    177s] #    number of process antenna violations = 222
[12/07 05:14:57    177s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1619.13 (MB), peak = 1655.91 (MB)
[12/07 05:14:58    178s] #start 2nd optimization iteration ...
[12/07 05:14:58    178s] ### Routing stats: routing = 100.00%
[12/07 05:14:58    178s] #   number of violations = 0
[12/07 05:14:58    178s] #    number of process antenna violations = 223
[12/07 05:14:58    178s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1619.33 (MB), peak = 1655.91 (MB)
[12/07 05:14:58    178s] #Complete Detail Routing.
[12/07 05:14:59    178s] #Total wire length = 1031448 um.
[12/07 05:14:59    178s] #Total half perimeter of net bounding box = 595356 um.
[12/07 05:14:59    178s] #Total wire length on LAYER Metal1 = 40630 um.
[12/07 05:14:59    178s] #Total wire length on LAYER Metal2 = 316617 um.
[12/07 05:14:59    178s] #Total wire length on LAYER Metal3 = 134729 um.
[12/07 05:14:59    178s] #Total wire length on LAYER Metal4 = 72738 um.
[12/07 05:14:59    178s] #Total wire length on LAYER Metal5 = 266453 um.
[12/07 05:14:59    178s] #Total wire length on LAYER Metal6 = 200280 um.
[12/07 05:14:59    178s] #Total number of vias = 141853
[12/07 05:14:59    178s] #Up-Via Summary (total 141853):
[12/07 05:14:59    178s] #           
[12/07 05:14:59    178s] #-----------------------
[12/07 05:14:59    178s] # Metal1          61477
[12/07 05:14:59    178s] # Metal2          39824
[12/07 05:14:59    178s] # Metal3          17735
[12/07 05:14:59    178s] # Metal4          15365
[12/07 05:14:59    178s] # Metal5           7452
[12/07 05:14:59    178s] #-----------------------
[12/07 05:14:59    178s] #                141853 
[12/07 05:14:59    178s] #
[12/07 05:14:59    178s] #Total number of DRC violations = 0
[12/07 05:14:59    178s] ### Time Record (Detail Routing) is uninstalled.
[12/07 05:14:59    178s] #Cpu time = 00:01:29
[12/07 05:14:59    178s] #Elapsed time = 00:01:29
[12/07 05:14:59    178s] #Increased memory = 37.18 (MB)
[12/07 05:14:59    178s] #Total memory = 1619.33 (MB)
[12/07 05:14:59    178s] #Peak memory = 1655.91 (MB)
[12/07 05:14:59    178s] ### Time Record (Antenna Fixing) is installed.
[12/07 05:14:59    178s] #
[12/07 05:14:59    178s] #start routing for process antenna violation fix ...
[12/07 05:14:59    178s] ### drc_pitch = 3160 ( 1.58000 um) drc_range = 1740 ( 0.87000 um) route_pitch = 2000 ( 1.00000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[12/07 05:15:02    181s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1631.70 (MB), peak = 1655.91 (MB)
[12/07 05:15:02    181s] #
[12/07 05:15:02    181s] #Total wire length = 1031885 um.
[12/07 05:15:02    181s] #Total half perimeter of net bounding box = 595356 um.
[12/07 05:15:02    181s] #Total wire length on LAYER Metal1 = 40630 um.
[12/07 05:15:02    181s] #Total wire length on LAYER Metal2 = 316553 um.
[12/07 05:15:02    181s] #Total wire length on LAYER Metal3 = 134761 um.
[12/07 05:15:02    181s] #Total wire length on LAYER Metal4 = 72811 um.
[12/07 05:15:02    181s] #Total wire length on LAYER Metal5 = 266467 um.
[12/07 05:15:02    181s] #Total wire length on LAYER Metal6 = 200663 um.
[12/07 05:15:02    181s] #Total number of vias = 142151
[12/07 05:15:02    181s] #Up-Via Summary (total 142151):
[12/07 05:15:02    181s] #           
[12/07 05:15:02    181s] #-----------------------
[12/07 05:15:02    181s] # Metal1          61477
[12/07 05:15:02    181s] # Metal2          39876
[12/07 05:15:02    181s] # Metal3          17745
[12/07 05:15:02    181s] # Metal4          15367
[12/07 05:15:02    181s] # Metal5           7686
[12/07 05:15:02    181s] #-----------------------
[12/07 05:15:02    181s] #                142151 
[12/07 05:15:02    181s] #
[12/07 05:15:02    181s] #Total number of DRC violations = 0
[12/07 05:15:02    181s] #Total number of process antenna violations = 17
[12/07 05:15:02    181s] #Total number of net violated process antenna rule = 16
[12/07 05:15:02    181s] #
[12/07 05:15:02    182s] #
[12/07 05:15:02    182s] #start delete and reroute for process antenna violation fix ...
[12/07 05:15:17    197s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1636.07 (MB), peak = 1673.80 (MB)
[12/07 05:15:17    197s] #Total wire length = 1034260 um.
[12/07 05:15:17    197s] #Total half perimeter of net bounding box = 595356 um.
[12/07 05:15:17    197s] #Total wire length on LAYER Metal1 = 42335 um.
[12/07 05:15:17    197s] #Total wire length on LAYER Metal2 = 322326 um.
[12/07 05:15:17    197s] #Total wire length on LAYER Metal3 = 139174 um.
[12/07 05:15:17    197s] #Total wire length on LAYER Metal4 = 75599 um.
[12/07 05:15:17    197s] #Total wire length on LAYER Metal5 = 261525 um.
[12/07 05:15:17    197s] #Total wire length on LAYER Metal6 = 193302 um.
[12/07 05:15:17    197s] #Total number of vias = 142787
[12/07 05:15:17    197s] #Up-Via Summary (total 142787):
[12/07 05:15:17    197s] #           
[12/07 05:15:17    197s] #-----------------------
[12/07 05:15:17    197s] # Metal1          61542
[12/07 05:15:17    197s] # Metal2          40269
[12/07 05:15:17    197s] # Metal3          18091
[12/07 05:15:17    197s] # Metal4          15469
[12/07 05:15:17    197s] # Metal5           7416
[12/07 05:15:17    197s] #-----------------------
[12/07 05:15:17    197s] #                142787 
[12/07 05:15:17    197s] #
[12/07 05:15:17    197s] #Total number of DRC violations = 0
[12/07 05:15:17    197s] #Total number of process antenna violations = 0
[12/07 05:15:17    197s] #Total number of net violated process antenna rule = 0
[12/07 05:15:17    197s] #
[12/07 05:15:19    198s] #
[12/07 05:15:19    198s] #Total wire length = 1034260 um.
[12/07 05:15:19    198s] #Total half perimeter of net bounding box = 595356 um.
[12/07 05:15:19    198s] #Total wire length on LAYER Metal1 = 42335 um.
[12/07 05:15:19    198s] #Total wire length on LAYER Metal2 = 322326 um.
[12/07 05:15:19    198s] #Total wire length on LAYER Metal3 = 139174 um.
[12/07 05:15:19    198s] #Total wire length on LAYER Metal4 = 75599 um.
[12/07 05:15:19    198s] #Total wire length on LAYER Metal5 = 261525 um.
[12/07 05:15:19    198s] #Total wire length on LAYER Metal6 = 193302 um.
[12/07 05:15:19    198s] #Total number of vias = 142787
[12/07 05:15:19    198s] #Up-Via Summary (total 142787):
[12/07 05:15:19    198s] #           
[12/07 05:15:19    198s] #-----------------------
[12/07 05:15:19    198s] # Metal1          61542
[12/07 05:15:19    198s] # Metal2          40269
[12/07 05:15:19    198s] # Metal3          18091
[12/07 05:15:19    198s] # Metal4          15469
[12/07 05:15:19    198s] # Metal5           7416
[12/07 05:15:19    198s] #-----------------------
[12/07 05:15:19    198s] #                142787 
[12/07 05:15:19    198s] #
[12/07 05:15:19    198s] #Total number of DRC violations = 0
[12/07 05:15:19    198s] #Total number of process antenna violations = 0
[12/07 05:15:19    198s] #Total number of net violated process antenna rule = 0
[12/07 05:15:19    198s] #
[12/07 05:15:19    198s] ### Time Record (Antenna Fixing) is uninstalled.
[12/07 05:15:19    198s] ### Time Record (Post Route Via Swapping) is installed.
[12/07 05:15:19    198s] ### drc_pitch = 3160 ( 1.58000 um) drc_range = 1740 ( 0.87000 um) route_pitch = 2000 ( 1.00000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[12/07 05:15:19    198s] #
[12/07 05:15:19    198s] #Start Post Route via swapping...
[12/07 05:15:19    198s] #99.99% of area are rerouted by ECO routing.
[12/07 05:15:22    202s] #   number of violations = 0
[12/07 05:15:22    202s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1635.18 (MB), peak = 1673.80 (MB)
[12/07 05:15:22    202s] #CELL_VIEW integrator_chain_with_downsampler_comb_nohold_with_fir128,init has no DRC violation.
[12/07 05:15:22    202s] #Total number of DRC violations = 0
[12/07 05:15:22    202s] #Total number of process antenna violations = 0
[12/07 05:15:22    202s] #Total number of net violated process antenna rule = 0
[12/07 05:15:22    202s] #No via is swapped.
[12/07 05:15:22    202s] #Post Route via swapping is done.
[12/07 05:15:22    202s] ### Time Record (Post Route Via Swapping) is uninstalled.
[12/07 05:15:22    202s] #Total wire length = 1034260 um.
[12/07 05:15:22    202s] #Total half perimeter of net bounding box = 595356 um.
[12/07 05:15:22    202s] #Total wire length on LAYER Metal1 = 42335 um.
[12/07 05:15:22    202s] #Total wire length on LAYER Metal2 = 322326 um.
[12/07 05:15:22    202s] #Total wire length on LAYER Metal3 = 139174 um.
[12/07 05:15:22    202s] #Total wire length on LAYER Metal4 = 75599 um.
[12/07 05:15:22    202s] #Total wire length on LAYER Metal5 = 261525 um.
[12/07 05:15:22    202s] #Total wire length on LAYER Metal6 = 193302 um.
[12/07 05:15:22    202s] #Total number of vias = 142787
[12/07 05:15:22    202s] #Up-Via Summary (total 142787):
[12/07 05:15:22    202s] #           
[12/07 05:15:22    202s] #-----------------------
[12/07 05:15:22    202s] # Metal1          61542
[12/07 05:15:22    202s] # Metal2          40269
[12/07 05:15:22    202s] # Metal3          18091
[12/07 05:15:22    202s] # Metal4          15469
[12/07 05:15:22    202s] # Metal5           7416
[12/07 05:15:22    202s] #-----------------------
[12/07 05:15:22    202s] #                142787 
[12/07 05:15:22    202s] #
[12/07 05:15:23    202s] ### Time Record (Post Route Wire Spreading) is installed.
[12/07 05:15:23    202s] ### drc_pitch = 3160 ( 1.58000 um) drc_range = 1740 ( 0.87000 um) route_pitch = 2000 ( 1.00000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[12/07 05:15:23    202s] #
[12/07 05:15:23    202s] #Start Post Route wire spreading..
[12/07 05:15:23    202s] ### drc_pitch = 3160 ( 1.58000 um) drc_range = 1740 ( 0.87000 um) route_pitch = 2000 ( 1.00000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[12/07 05:15:23    202s] #
[12/07 05:15:23    202s] #Start DRC checking..
[12/07 05:15:28    207s] #   number of violations = 0
[12/07 05:15:28    207s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1635.34 (MB), peak = 1673.80 (MB)
[12/07 05:15:28    207s] #CELL_VIEW integrator_chain_with_downsampler_comb_nohold_with_fir128,init has no DRC violation.
[12/07 05:15:28    207s] #Total number of DRC violations = 0
[12/07 05:15:28    207s] #Total number of process antenna violations = 0
[12/07 05:15:28    207s] #Total number of net violated process antenna rule = 0
[12/07 05:15:28    207s] #
[12/07 05:15:28    207s] #Start data preparation for wire spreading...
[12/07 05:15:28    207s] #
[12/07 05:15:28    207s] #Data preparation is done on Sun Dec  7 05:15:28 2025
[12/07 05:15:28    207s] #
[12/07 05:15:28    207s] ### track-assign engine-init starts on Sun Dec  7 05:15:28 2025 with memory = 1635.34 (MB), peak = 1673.80 (MB)
[12/07 05:15:28    208s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[12/07 05:15:28    208s] #
[12/07 05:15:28    208s] #Start Post Route Wire Spread.
[12/07 05:15:30    209s] #Done with 7667 horizontal wires in 6 hboxes and 8924 vertical wires in 7 hboxes.
[12/07 05:15:30    209s] #Complete Post Route Wire Spread.
[12/07 05:15:30    209s] #
[12/07 05:15:30    209s] #Total wire length = 1052692 um.
[12/07 05:15:30    209s] #Total half perimeter of net bounding box = 595356 um.
[12/07 05:15:30    209s] #Total wire length on LAYER Metal1 = 42597 um.
[12/07 05:15:30    209s] #Total wire length on LAYER Metal2 = 326236 um.
[12/07 05:15:30    209s] #Total wire length on LAYER Metal3 = 141688 um.
[12/07 05:15:30    209s] #Total wire length on LAYER Metal4 = 77866 um.
[12/07 05:15:30    209s] #Total wire length on LAYER Metal5 = 266494 um.
[12/07 05:15:30    209s] #Total wire length on LAYER Metal6 = 197811 um.
[12/07 05:15:30    209s] #Total number of vias = 142787
[12/07 05:15:30    209s] #Up-Via Summary (total 142787):
[12/07 05:15:30    209s] #           
[12/07 05:15:30    209s] #-----------------------
[12/07 05:15:30    209s] # Metal1          61542
[12/07 05:15:30    209s] # Metal2          40269
[12/07 05:15:30    209s] # Metal3          18091
[12/07 05:15:30    209s] # Metal4          15469
[12/07 05:15:30    209s] # Metal5           7416
[12/07 05:15:30    209s] #-----------------------
[12/07 05:15:30    209s] #                142787 
[12/07 05:15:30    209s] #
[12/07 05:15:30    209s] ### drc_pitch = 3160 ( 1.58000 um) drc_range = 1740 ( 0.87000 um) route_pitch = 2000 ( 1.00000 um) patch_pitch = 22040 (11.02000 um) top_route_layer = 6 top_pin_layer = 6
[12/07 05:15:30    209s] #
[12/07 05:15:30    209s] #Start DRC checking..
[12/07 05:15:36    215s] #   number of violations = 0
[12/07 05:15:36    215s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1635.05 (MB), peak = 1673.80 (MB)
[12/07 05:15:36    215s] #CELL_VIEW integrator_chain_with_downsampler_comb_nohold_with_fir128,init has no DRC violation.
[12/07 05:15:36    215s] #Total number of DRC violations = 0
[12/07 05:15:36    215s] #Total number of process antenna violations = 0
[12/07 05:15:36    215s] #Total number of net violated process antenna rule = 0
[12/07 05:15:37    216s] #   number of violations = 0
[12/07 05:15:37    216s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1635.83 (MB), peak = 1673.80 (MB)
[12/07 05:15:37    216s] #CELL_VIEW integrator_chain_with_downsampler_comb_nohold_with_fir128,init has no DRC violation.
[12/07 05:15:37    216s] #Total number of DRC violations = 0
[12/07 05:15:37    216s] #Total number of process antenna violations = 0
[12/07 05:15:37    216s] #Total number of net violated process antenna rule = 0
[12/07 05:15:37    216s] #Post Route wire spread is done.
[12/07 05:15:37    216s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/07 05:15:37    217s] #Total wire length = 1052692 um.
[12/07 05:15:37    217s] #Total half perimeter of net bounding box = 595356 um.
[12/07 05:15:37    217s] #Total wire length on LAYER Metal1 = 42597 um.
[12/07 05:15:37    217s] #Total wire length on LAYER Metal2 = 326236 um.
[12/07 05:15:37    217s] #Total wire length on LAYER Metal3 = 141688 um.
[12/07 05:15:37    217s] #Total wire length on LAYER Metal4 = 77866 um.
[12/07 05:15:37    217s] #Total wire length on LAYER Metal5 = 266494 um.
[12/07 05:15:37    217s] #Total wire length on LAYER Metal6 = 197811 um.
[12/07 05:15:37    217s] #Total number of vias = 142787
[12/07 05:15:37    217s] #Up-Via Summary (total 142787):
[12/07 05:15:37    217s] #           
[12/07 05:15:37    217s] #-----------------------
[12/07 05:15:37    217s] # Metal1          61542
[12/07 05:15:37    217s] # Metal2          40269
[12/07 05:15:37    217s] # Metal3          18091
[12/07 05:15:37    217s] # Metal4          15469
[12/07 05:15:37    217s] # Metal5           7416
[12/07 05:15:37    217s] #-----------------------
[12/07 05:15:37    217s] #                142787 
[12/07 05:15:37    217s] #
[12/07 05:15:37    217s] #detailRoute Statistics:
[12/07 05:15:37    217s] #Cpu time = 00:02:07
[12/07 05:15:37    217s] #Elapsed time = 00:02:07
[12/07 05:15:37    217s] #Increased memory = 53.68 (MB)
[12/07 05:15:37    217s] #Total memory = 1635.83 (MB)
[12/07 05:15:37    217s] #Peak memory = 1673.80 (MB)
[12/07 05:15:37    217s] ### global_detail_route design signature (55): route=1010692056 flt_obj=0 vio=1905142130 shield_wire=1
[12/07 05:15:37    217s] ### Time Record (DB Export) is installed.
[12/07 05:15:37    217s] ### export design design signature (56): route=1010692056 fixed_route=1848027104 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1849878392 dirty_area=0 del_dirty_area=0 cell=619990535 placement=1868366198 pin_access=1886736522 inst_pattern=1
[12/07 05:15:38    217s] #	no debugging net set
[12/07 05:15:38    217s] ### Time Record (DB Export) is uninstalled.
[12/07 05:15:38    217s] ### Time Record (Post Callback) is installed.
[12/07 05:15:38    217s] ### Time Record (Post Callback) is uninstalled.
[12/07 05:15:38    217s] #
[12/07 05:15:38    217s] #globalDetailRoute statistics:
[12/07 05:15:38    217s] #Cpu time = 00:02:44
[12/07 05:15:38    217s] #Elapsed time = 00:02:44
[12/07 05:15:38    217s] #Increased memory = 229.30 (MB)
[12/07 05:15:38    217s] #Total memory = 1636.86 (MB)
[12/07 05:15:38    217s] #Peak memory = 1673.80 (MB)
[12/07 05:15:38    217s] #Number of warnings = 4
[12/07 05:15:38    217s] #Total number of warnings = 5
[12/07 05:15:38    217s] #Number of fails = 0
[12/07 05:15:38    217s] #Total number of fails = 0
[12/07 05:15:38    217s] #Complete globalDetailRoute on Sun Dec  7 05:15:38 2025
[12/07 05:15:38    217s] #
[12/07 05:15:38    217s] ### Time Record (globalDetailRoute) is uninstalled.
[12/07 05:15:38    217s] % End globalDetailRoute (date=12/07 05:15:38, total cpu=0:02:44, real=0:02:45, peak res=1673.8M, current mem=1634.3M)
[12/07 05:15:38    217s] AAE_INFO: Post Route call back at the end of routeDesign
[12/07 05:15:38    217s] #routeDesign: cpu time = 00:02:44, elapsed time = 00:02:44, memory = 1616.79 (MB), peak = 1673.80 (MB)
[12/07 05:15:38    217s] 
[12/07 05:15:38    217s] *** Summary of all messages that are not suppressed in this session:
[12/07 05:15:38    217s] Severity  ID               Count  Summary                                  
[12/07 05:15:38    217s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/07 05:15:38    217s] WARNING   IMPEXT-2883         82  The resistance extracted for a wire belo...
[12/07 05:15:38    217s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/07 05:15:38    217s] ERROR     IMPDC-634            1  Failed to build the timing graph since t...
[12/07 05:15:38    217s] *** Message Summary: 84 warning(s), 1 error(s)
[12/07 05:15:38    217s] 
[12/07 05:15:38    217s] ### Time Record (routeDesign) is uninstalled.
[12/07 05:15:38    217s] ### 
[12/07 05:15:38    217s] ###   Scalability Statistics
[12/07 05:15:38    217s] ### 
[12/07 05:15:38    217s] ### --------------------------------+----------------+----------------+----------------+
[12/07 05:15:38    217s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/07 05:15:38    217s] ### --------------------------------+----------------+----------------+----------------+
[12/07 05:15:38    217s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/07 05:15:38    217s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/07 05:15:38    217s] ###   Timing Data Generation        |        00:00:03|        00:00:03|             1.0|
[12/07 05:15:38    217s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/07 05:15:38    217s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/07 05:15:38    217s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/07 05:15:38    217s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/07 05:15:38    217s] ###   Global Routing                |        00:00:30|        00:00:30|             1.0|
[12/07 05:15:38    217s] ###   Track Assignment              |        00:00:04|        00:00:04|             1.0|
[12/07 05:15:38    217s] ###   Detail Routing                |        00:01:29|        00:01:29|             1.0|
[12/07 05:15:38    217s] ###   Antenna Fixing                |        00:00:18|        00:00:18|             1.0|
[12/07 05:15:38    217s] ###   Post Route Via Swapping       |        00:00:04|        00:00:04|             1.0|
[12/07 05:15:38    217s] ###   Post Route Wire Spreading     |        00:00:14|        00:00:14|             1.0|
[12/07 05:15:38    217s] ###   Entire Command                |        00:02:44|        00:02:44|             1.0|
[12/07 05:15:38    217s] ### --------------------------------+----------------+----------------+----------------+
[12/07 05:15:38    217s] ### 
[12/07 05:15:38    217s] #% End routeDesign (date=12/07 05:15:38, total cpu=0:02:44, real=0:02:45, peak res=1673.8M, current mem=1616.8M)
[12/07 05:15:38    217s] <CMD> saveDesign final.enc
[12/07 05:15:38    217s] #% Begin save design ... (date=12/07 05:15:38, mem=1619.9M)
[12/07 05:15:38    217s] % Begin Save ccopt configuration ... (date=12/07 05:15:38, mem=1619.9M)
[12/07 05:15:38    217s] % End Save ccopt configuration ... (date=12/07 05:15:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1621.8M, current mem=1621.8M)
[12/07 05:15:38    217s] % Begin Save netlist data ... (date=12/07 05:15:38, mem=1641.9M)
[12/07 05:15:38    217s] Writing Binary DB to final.enc.dat/integrator_chain_with_downsampler_comb_nohold_with_fir128.v.bin in single-threaded mode...
[12/07 05:15:38    217s] % End Save netlist data ... (date=12/07 05:15:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1642.0M, current mem=1642.0M)
[12/07 05:15:38    217s] Saving symbol-table file ...
[12/07 05:15:38    217s] Saving congestion map file final.enc.dat/integrator_chain_with_downsampler_comb_nohold_with_fir128.route.congmap.gz ...
[12/07 05:15:38    217s] % Begin Save AAE data ... (date=12/07 05:15:38, mem=1642.9M)
[12/07 05:15:38    217s] Saving AAE Data ...
[12/07 05:15:38    217s] AAE DB initialization (MEM=1721.61 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/07 05:15:38    217s] % End Save AAE data ... (date=12/07 05:15:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1645.0M, current mem=1645.0M)
[12/07 05:15:38    217s] Saving preference file final.enc.dat/gui.pref.tcl ...
[12/07 05:15:38    217s] Saving mode setting ...
[12/07 05:15:38    217s] Saving global file ...
[12/07 05:15:39    217s] % Begin Save floorplan data ... (date=12/07 05:15:38, mem=1646.2M)
[12/07 05:15:39    217s] Saving floorplan file ...
[12/07 05:15:39    217s] % End Save floorplan data ... (date=12/07 05:15:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1646.3M, current mem=1646.3M)
[12/07 05:15:39    217s] Saving Drc markers ...
[12/07 05:15:39    217s] ... No Drc file written since there is no markers found.
[12/07 05:15:39    217s] % Begin Save placement data ... (date=12/07 05:15:39, mem=1646.3M)
[12/07 05:15:39    217s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/07 05:15:39    217s] Save Adaptive View Pruning View Names to Binary file
[12/07 05:15:39    217s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1724.6M) ***
[12/07 05:15:39    217s] % End Save placement data ... (date=12/07 05:15:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1646.6M, current mem=1646.6M)
[12/07 05:15:39    217s] % Begin Save routing data ... (date=12/07 05:15:39, mem=1646.6M)
[12/07 05:15:39    217s] Saving route file ...
[12/07 05:15:39    218s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1721.6M) ***
[12/07 05:15:39    218s] % End Save routing data ... (date=12/07 05:15:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1647.2M, current mem=1647.2M)
[12/07 05:15:39    218s] Saving property file final.enc.dat/integrator_chain_with_downsampler_comb_nohold_with_fir128.prop
[12/07 05:15:39    218s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1724.6M) ***
[12/07 05:15:39    218s] #Saving pin access data to file final.enc.dat/integrator_chain_with_downsampler_comb_nohold_with_fir128.apa ...
[12/07 05:15:39    218s] #
[12/07 05:15:39    218s] % Begin Save power constraints data ... (date=12/07 05:15:39, mem=1648.5M)
[12/07 05:15:39    218s] % End Save power constraints data ... (date=12/07 05:15:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1648.5M, current mem=1648.5M)
[12/07 05:15:39    218s] Generated self-contained design final.enc.dat
[12/07 05:15:40    218s] #% End save design ... (date=12/07 05:15:40, total cpu=0:00:00.6, real=0:00:02.0, peak res=1650.7M, current mem=1650.7M)
[12/07 05:15:40    218s] *** Message Summary: 0 warning(s), 0 error(s)
[12/07 05:15:40    218s] 
[12/07 05:15:40    218s] <CMD> defOut final.def
[12/07 05:15:40    218s] Writing DEF file 'final.def', current time is Sun Dec  7 05:15:40 2025 ...
[12/07 05:15:40    218s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[12/07 05:15:40    218s] DEF file 'final.def' is written, current time is Sun Dec  7 05:15:40 2025 ...
[12/07 05:15:40    218s] <CMD> saveNetlist final_netlist.v
[12/07 05:15:40    218s] Writing Netlist "final_netlist.v" ...
[12/07 05:15:40    218s] 
[12/07 05:15:40    218s] *** Memory Usage v#1 (Current mem = 1726.684M, initial mem = 483.863M) ***
[12/07 05:15:40    218s] 
[12/07 05:15:40    218s] *** Summary of all messages that are not suppressed in this session:
[12/07 05:15:40    218s] Severity  ID               Count  Summary                                  
[12/07 05:15:40    218s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/07 05:15:40    218s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/07 05:15:40    218s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/07 05:15:40    218s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/07 05:15:40    218s] WARNING   IMPEXT-2883         82  The resistance extracted for a wire belo...
[12/07 05:15:40    218s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/07 05:15:40    218s] WARNING   IMPSYT-7328          1  The design has been initialized in physi...
[12/07 05:15:40    218s] ERROR     IMPDC-634            1  Failed to build the timing graph since t...
[12/07 05:15:40    218s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[12/07 05:15:40    218s] WARNING   IMPSP-9513           1  Timing constraint file does not exist    
[12/07 05:15:40    218s] WARNING   IMPSP-9514           1  Non-TimingDriven placement will be perfo...
[12/07 05:15:40    218s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/07 05:15:40    218s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/07 05:15:40    218s] *** Message Summary: 153 warning(s), 1 error(s)
[12/07 05:15:40    218s] 
[12/07 05:15:40    218s] --- Ending "Innovus" (totcpu=0:03:38, real=0:03:44, mem=1726.7M) ---
