# MIPS-architecture
Single cycle MIPS architecture in System Verilog
