;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; SCLK
SCLK__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
SCLK__0__MASK EQU 0x10
SCLK__0__PC EQU CYREG_PRT2_PC4
SCLK__0__PORT EQU 2
SCLK__0__SHIFT EQU 4
SCLK__AG EQU CYREG_PRT2_AG
SCLK__AMUX EQU CYREG_PRT2_AMUX
SCLK__BIE EQU CYREG_PRT2_BIE
SCLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCLK__BYP EQU CYREG_PRT2_BYP
SCLK__CTL EQU CYREG_PRT2_CTL
SCLK__DM0 EQU CYREG_PRT2_DM0
SCLK__DM1 EQU CYREG_PRT2_DM1
SCLK__DM2 EQU CYREG_PRT2_DM2
SCLK__DR EQU CYREG_PRT2_DR
SCLK__INP_DIS EQU CYREG_PRT2_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT2_LCD_EN
SCLK__MASK EQU 0x10
SCLK__PORT EQU 2
SCLK__PRT EQU CYREG_PRT2_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCLK__PS EQU CYREG_PRT2_PS
SCLK__SHIFT EQU 4
SCLK__SLW EQU CYREG_PRT2_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB11_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB11_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB11_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB11_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB11_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB11_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x01
UART_RXInternalInterrupt__INTC_NUMBER EQU 0
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TXInternalInterrupt__INTC_MASK EQU 0x02
UART_TXInternalInterrupt__INTC_NUMBER EQU 1
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SPI_IMU
SPI_IMU_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPI_IMU_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
SPI_IMU_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
SPI_IMU_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
SPI_IMU_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
SPI_IMU_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
SPI_IMU_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
SPI_IMU_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
SPI_IMU_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
SPI_IMU_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPI_IMU_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB11_CTL
SPI_IMU_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
SPI_IMU_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB11_CTL
SPI_IMU_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
SPI_IMU_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPI_IMU_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPI_IMU_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB11_MSK
SPI_IMU_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPI_IMU_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
SPI_IMU_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB11_MSK
SPI_IMU_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPI_IMU_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPI_IMU_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPI_IMU_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
SPI_IMU_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
SPI_IMU_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB11_ST
SPI_IMU_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
SPI_IMU_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
SPI_IMU_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_IMU_BSPIM_RxStsReg__4__POS EQU 4
SPI_IMU_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_IMU_BSPIM_RxStsReg__5__POS EQU 5
SPI_IMU_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_IMU_BSPIM_RxStsReg__6__POS EQU 6
SPI_IMU_BSPIM_RxStsReg__MASK EQU 0x70
SPI_IMU_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB14_MSK
SPI_IMU_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
SPI_IMU_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB14_ST
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
SPI_IMU_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
SPI_IMU_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
SPI_IMU_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB14_A0
SPI_IMU_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB14_A1
SPI_IMU_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
SPI_IMU_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB14_D0
SPI_IMU_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB14_D1
SPI_IMU_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
SPI_IMU_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
SPI_IMU_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB14_F0
SPI_IMU_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB14_F1
SPI_IMU_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_IMU_BSPIM_TxStsReg__0__POS EQU 0
SPI_IMU_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_IMU_BSPIM_TxStsReg__1__POS EQU 1
SPI_IMU_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPI_IMU_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
SPI_IMU_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_IMU_BSPIM_TxStsReg__2__POS EQU 2
SPI_IMU_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_IMU_BSPIM_TxStsReg__3__POS EQU 3
SPI_IMU_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_IMU_BSPIM_TxStsReg__4__POS EQU 4
SPI_IMU_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_IMU_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
SPI_IMU_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPI_IMU_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
SPI_IMU_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPI_IMU_BSPIM_TxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
SPI_IMU_BSPIM_TxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
SPI_IMU_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB13_ST

; MISO_SDO
MISO_SDO__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
MISO_SDO__0__MASK EQU 0x80
MISO_SDO__0__PC EQU CYREG_PRT3_PC7
MISO_SDO__0__PORT EQU 3
MISO_SDO__0__SHIFT EQU 7
MISO_SDO__AG EQU CYREG_PRT3_AG
MISO_SDO__AMUX EQU CYREG_PRT3_AMUX
MISO_SDO__BIE EQU CYREG_PRT3_BIE
MISO_SDO__BIT_MASK EQU CYREG_PRT3_BIT_MASK
MISO_SDO__BYP EQU CYREG_PRT3_BYP
MISO_SDO__CTL EQU CYREG_PRT3_CTL
MISO_SDO__DM0 EQU CYREG_PRT3_DM0
MISO_SDO__DM1 EQU CYREG_PRT3_DM1
MISO_SDO__DM2 EQU CYREG_PRT3_DM2
MISO_SDO__DR EQU CYREG_PRT3_DR
MISO_SDO__INP_DIS EQU CYREG_PRT3_INP_DIS
MISO_SDO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
MISO_SDO__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
MISO_SDO__LCD_EN EQU CYREG_PRT3_LCD_EN
MISO_SDO__MASK EQU 0x80
MISO_SDO__PORT EQU 3
MISO_SDO__PRT EQU CYREG_PRT3_PRT
MISO_SDO__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
MISO_SDO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
MISO_SDO__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
MISO_SDO__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
MISO_SDO__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
MISO_SDO__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
MISO_SDO__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
MISO_SDO__PS EQU CYREG_PRT3_PS
MISO_SDO__SHIFT EQU 7
MISO_SDO__SLW EQU CYREG_PRT3_SLW

; MOSI_SDA
MOSI_SDA__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
MOSI_SDA__0__MASK EQU 0x80
MOSI_SDA__0__PC EQU CYREG_PRT0_PC7
MOSI_SDA__0__PORT EQU 0
MOSI_SDA__0__SHIFT EQU 7
MOSI_SDA__AG EQU CYREG_PRT0_AG
MOSI_SDA__AMUX EQU CYREG_PRT0_AMUX
MOSI_SDA__BIE EQU CYREG_PRT0_BIE
MOSI_SDA__BIT_MASK EQU CYREG_PRT0_BIT_MASK
MOSI_SDA__BYP EQU CYREG_PRT0_BYP
MOSI_SDA__CTL EQU CYREG_PRT0_CTL
MOSI_SDA__DM0 EQU CYREG_PRT0_DM0
MOSI_SDA__DM1 EQU CYREG_PRT0_DM1
MOSI_SDA__DM2 EQU CYREG_PRT0_DM2
MOSI_SDA__DR EQU CYREG_PRT0_DR
MOSI_SDA__INP_DIS EQU CYREG_PRT0_INP_DIS
MOSI_SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
MOSI_SDA__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
MOSI_SDA__LCD_EN EQU CYREG_PRT0_LCD_EN
MOSI_SDA__MASK EQU 0x80
MOSI_SDA__PORT EQU 0
MOSI_SDA__PRT EQU CYREG_PRT0_PRT
MOSI_SDA__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
MOSI_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
MOSI_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
MOSI_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
MOSI_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
MOSI_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
MOSI_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
MOSI_SDA__PS EQU CYREG_PRT0_PS
MOSI_SDA__SHIFT EQU 7
MOSI_SDA__SLW EQU CYREG_PRT0_SLW

; MY_TIMER
MY_TIMER_REG_Sync_ctrl_reg__0__MASK EQU 0x01
MY_TIMER_REG_Sync_ctrl_reg__0__POS EQU 0
MY_TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
MY_TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
MY_TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
MY_TIMER_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
MY_TIMER_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
MY_TIMER_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
MY_TIMER_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
MY_TIMER_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
MY_TIMER_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
MY_TIMER_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
MY_TIMER_REG_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
MY_TIMER_REG_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
MY_TIMER_REG_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
MY_TIMER_REG_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
MY_TIMER_REG_Sync_ctrl_reg__MASK EQU 0x01
MY_TIMER_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
MY_TIMER_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
MY_TIMER_REG_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
MY_TIMER_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
MY_TIMER_TimerUDB_rstSts_stsreg__0__POS EQU 0
MY_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
MY_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
MY_TIMER_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
MY_TIMER_TimerUDB_rstSts_stsreg__2__POS EQU 2
MY_TIMER_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
MY_TIMER_TimerUDB_rstSts_stsreg__3__POS EQU 3
MY_TIMER_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
MY_TIMER_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
MY_TIMER_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
MY_TIMER_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
MY_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
MY_TIMER_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
MY_TIMER_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
MY_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
MY_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
MY_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
MY_TIMER_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
MY_TIMER_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
MY_TIMER_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
MY_TIMER_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
MY_TIMER_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
MY_TIMER_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
MY_TIMER_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
MY_TIMER_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
MY_TIMER_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
MY_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
MY_TIMER_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
MY_TIMER_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
MY_TIMER_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
MY_TIMER_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
MY_TIMER_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
MY_TIMER_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
MY_TIMER_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
MY_TIMER_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
MY_TIMER_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
MY_TIMER_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
MY_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
MY_TIMER_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
MY_TIMER_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB12_A0
MY_TIMER_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB12_A1
MY_TIMER_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
MY_TIMER_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB12_D0
MY_TIMER_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB12_D1
MY_TIMER_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
MY_TIMER_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB12_F0
MY_TIMER_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB12_F1
MY_TIMER_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
MY_TIMER_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL

; RESET_FF
RESET_FF_Sync_ctrl_reg__0__MASK EQU 0x01
RESET_FF_Sync_ctrl_reg__0__POS EQU 0
RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
RESET_FF_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
RESET_FF_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
RESET_FF_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
RESET_FF_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
RESET_FF_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
RESET_FF_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
RESET_FF_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
RESET_FF_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
RESET_FF_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
RESET_FF_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
RESET_FF_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB08_CTL
RESET_FF_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
RESET_FF_Sync_ctrl_reg__MASK EQU 0x01
RESET_FF_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
RESET_FF_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
RESET_FF_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB08_MSK

; CLOCK_PWM
CLOCK_PWM__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CLOCK_PWM__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CLOCK_PWM__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CLOCK_PWM__CFG2_SRC_SEL_MASK EQU 0x07
CLOCK_PWM__INDEX EQU 0x00
CLOCK_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLOCK_PWM__PM_ACT_MSK EQU 0x01
CLOCK_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLOCK_PWM__PM_STBY_MSK EQU 0x01

; FF_STATUS
FF_STATUS_sts_sts_reg__0__MASK EQU 0x01
FF_STATUS_sts_sts_reg__0__POS EQU 0
FF_STATUS_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
FF_STATUS_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
FF_STATUS_sts_sts_reg__MASK EQU 0x01
FF_STATUS_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB08_MSK
FF_STATUS_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
FF_STATUS_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB08_ST

; PACER_TIMER
PACER_TIMER_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
PACER_TIMER_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
PACER_TIMER_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
PACER_TIMER_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
PACER_TIMER_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
PACER_TIMER_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PACER_TIMER_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PACER_TIMER_TimerHW__PER0 EQU CYREG_TMR0_PER0
PACER_TIMER_TimerHW__PER1 EQU CYREG_TMR0_PER1
PACER_TIMER_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PACER_TIMER_TimerHW__PM_ACT_MSK EQU 0x01
PACER_TIMER_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PACER_TIMER_TimerHW__PM_STBY_MSK EQU 0x01
PACER_TIMER_TimerHW__RT0 EQU CYREG_TMR0_RT0
PACER_TIMER_TimerHW__RT1 EQU CYREG_TMR0_RT1
PACER_TIMER_TimerHW__SR0 EQU CYREG_TMR0_SR0

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x01
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x02
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x02

; ChipSelect_1
ChipSelect_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
ChipSelect_1__0__MASK EQU 0x08
ChipSelect_1__0__PC EQU CYREG_PRT2_PC3
ChipSelect_1__0__PORT EQU 2
ChipSelect_1__0__SHIFT EQU 3
ChipSelect_1__AG EQU CYREG_PRT2_AG
ChipSelect_1__AMUX EQU CYREG_PRT2_AMUX
ChipSelect_1__BIE EQU CYREG_PRT2_BIE
ChipSelect_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ChipSelect_1__BYP EQU CYREG_PRT2_BYP
ChipSelect_1__CTL EQU CYREG_PRT2_CTL
ChipSelect_1__DM0 EQU CYREG_PRT2_DM0
ChipSelect_1__DM1 EQU CYREG_PRT2_DM1
ChipSelect_1__DM2 EQU CYREG_PRT2_DM2
ChipSelect_1__DR EQU CYREG_PRT2_DR
ChipSelect_1__INP_DIS EQU CYREG_PRT2_INP_DIS
ChipSelect_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ChipSelect_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ChipSelect_1__LCD_EN EQU CYREG_PRT2_LCD_EN
ChipSelect_1__MASK EQU 0x08
ChipSelect_1__PORT EQU 2
ChipSelect_1__PRT EQU CYREG_PRT2_PRT
ChipSelect_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ChipSelect_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ChipSelect_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ChipSelect_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ChipSelect_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ChipSelect_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ChipSelect_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ChipSelect_1__PS EQU CYREG_PRT2_PS
ChipSelect_1__SHIFT EQU 3
ChipSelect_1__SLW EQU CYREG_PRT2_SLW

; ChipSelect_2
ChipSelect_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
ChipSelect_2__0__MASK EQU 0x04
ChipSelect_2__0__PC EQU CYREG_PRT2_PC2
ChipSelect_2__0__PORT EQU 2
ChipSelect_2__0__SHIFT EQU 2
ChipSelect_2__AG EQU CYREG_PRT2_AG
ChipSelect_2__AMUX EQU CYREG_PRT2_AMUX
ChipSelect_2__BIE EQU CYREG_PRT2_BIE
ChipSelect_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ChipSelect_2__BYP EQU CYREG_PRT2_BYP
ChipSelect_2__CTL EQU CYREG_PRT2_CTL
ChipSelect_2__DM0 EQU CYREG_PRT2_DM0
ChipSelect_2__DM1 EQU CYREG_PRT2_DM1
ChipSelect_2__DM2 EQU CYREG_PRT2_DM2
ChipSelect_2__DR EQU CYREG_PRT2_DR
ChipSelect_2__INP_DIS EQU CYREG_PRT2_INP_DIS
ChipSelect_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ChipSelect_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ChipSelect_2__LCD_EN EQU CYREG_PRT2_LCD_EN
ChipSelect_2__MASK EQU 0x04
ChipSelect_2__PORT EQU 2
ChipSelect_2__PRT EQU CYREG_PRT2_PRT
ChipSelect_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ChipSelect_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ChipSelect_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ChipSelect_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ChipSelect_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ChipSelect_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ChipSelect_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ChipSelect_2__PS EQU CYREG_PRT2_PS
ChipSelect_2__SHIFT EQU 2
ChipSelect_2__SLW EQU CYREG_PRT2_SLW

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0x03
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
