{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764187287565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764187287570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 26 21:01:27 2025 " "Processing started: Wed Nov 26 21:01:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764187287570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187287570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mse_demo -c mse_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off mse_demo -c mse_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187287570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764187288152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764187288153 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "base_system.qsys " "Elaborating Platform Designer system entity \"base_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187296174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:39 Progress: Loading quartus_project/base_system.qsys " "2025.11.26.21:01:39 Progress: Loading quartus_project/base_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187299431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:39 Progress: Reading input file " "2025.11.26.21:01:39 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187299841 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:39 Progress: Adding ProfileTimer \[altera_avalon_timer 18.1\] " "2025.11.26.21:01:39 Progress: Adding ProfileTimer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187299908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:39 Progress: Parameterizing module ProfileTimer " "2025.11.26.21:01:39 Progress: Parameterizing module ProfileTimer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187299980 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:39 Progress: Adding Systimer \[altera_avalon_timer 18.1\] " "2025.11.26.21:01:39 Progress: Adding Systimer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187299982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:39 Progress: Parameterizing module Systimer " "2025.11.26.21:01:39 Progress: Parameterizing module Systimer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187299982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:39 Progress: Adding altpll_0 \[altpll 18.1\] " "2025.11.26.21:01:39 Progress: Adding altpll_0 \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187299983 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:40 Progress: Parameterizing module altpll_0 " "2025.11.26.21:01:40 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187300863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:40 Progress: Adding cam_ctrl \[cam_dma 1.0\] " "2025.11.26.21:01:40 Progress: Adding cam_ctrl \[cam_dma 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187300864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:40 Progress: Parameterizing module cam_ctrl " "2025.11.26.21:01:40 Progress: Parameterizing module cam_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187300946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:40 Progress: Adding clk_0 \[clock_source 18.1\] " "2025.11.26.21:01:40 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187300946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Parameterizing module clk_0 " "2025.11.26.21:01:41 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Adding i2c_ctrl \[i2c_master 1.0\] " "2025.11.26.21:01:41 Progress: Adding i2c_ctrl \[i2c_master 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301026 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Parameterizing module i2c_ctrl " "2025.11.26.21:01:41 Progress: Parameterizing module i2c_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2025.11.26.21:01:41 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Parameterizing module jtag_uart " "2025.11.26.21:01:41 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Adding lcd_ctrl \[lcd_dma 1.0\] " "2025.11.26.21:01:41 Progress: Adding lcd_ctrl \[lcd_dma 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Parameterizing module lcd_ctrl " "2025.11.26.21:01:41 Progress: Parameterizing module lcd_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2025.11.26.21:01:41 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Parameterizing module nios2_gen2_0 " "2025.11.26.21:01:41 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2025.11.26.21:01:41 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Parameterizing module pio_0 " "2025.11.26.21:01:41 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Adding sdram_ctrl \[altera_avalon_new_sdram_controller 18.1\] " "2025.11.26.21:01:41 Progress: Adding sdram_ctrl \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Parameterizing module sdram_ctrl " "2025.11.26.21:01:41 Progress: Parameterizing module sdram_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Adding sobel_0 \[sobel 1.0\] " "2025.11.26.21:01:41 Progress: Adding sobel_0 \[sobel 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Parameterizing module sobel_0 " "2025.11.26.21:01:41 Progress: Parameterizing module sobel_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\] " "2025.11.26.21:01:41 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Parameterizing module sysid " "2025.11.26.21:01:41 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Adding vga_dma_0 \[vga_dma 1.0\] " "2025.11.26.21:01:41 Progress: Adding vga_dma_0 \[vga_dma 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Parameterizing module vga_dma_0 " "2025.11.26.21:01:41 Progress: Parameterizing module vga_dma_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Building connections " "2025.11.26.21:01:41 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Parameterizing connections " "2025.11.26.21:01:41 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301405 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:41 Progress: Validating " "2025.11.26.21:01:41 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187301408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.21:01:42 Progress: Done reading input file " "2025.11.26.21:01:42 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187302028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Base_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187302733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_system.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Base_system.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187302733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_system.sdram_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Base_system.sdram_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187302734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Base_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187302734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_system.sysid: Time stamp will be automatically updated when this component is generated. " "Base_system.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187302734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_system: Generating base_system \"base_system\" for QUARTUS_SYNTH " "Base_system: Generating base_system \"base_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187303323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0 " "Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187305520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187305528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187305532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187305536 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProfileTimer: Starting RTL generation for module 'base_system_ProfileTimer' " "ProfileTimer: Starting RTL generation for module 'base_system_ProfileTimer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187308991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProfileTimer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=base_system_ProfileTimer --dir=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0002_ProfileTimer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0002_ProfileTimer_gen//base_system_ProfileTimer_component_configuration.pl  --do_build_sim=0  \] " "ProfileTimer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=base_system_ProfileTimer --dir=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0002_ProfileTimer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0002_ProfileTimer_gen//base_system_ProfileTimer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187308991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProfileTimer: Done RTL generation for module 'base_system_ProfileTimer' " "ProfileTimer: Done RTL generation for module 'base_system_ProfileTimer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187309193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ProfileTimer: \"base_system\" instantiated altera_avalon_timer \"ProfileTimer\" " "ProfileTimer: \"base_system\" instantiated altera_avalon_timer \"ProfileTimer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187309197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"base_system\" instantiated altpll \"altpll_0\" " "Altpll_0: \"base_system\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187309989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cam_ctrl: \"base_system\" instantiated cam_dma \"cam_ctrl\" " "Cam_ctrl: \"base_system\" instantiated cam_dma \"cam_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187309991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "I2c_ctrl: \"base_system\" instantiated i2c_master \"i2c_ctrl\" " "I2c_ctrl: \"base_system\" instantiated i2c_master \"i2c_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187309996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'base_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'base_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187310000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=base_system_jtag_uart --dir=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0007_jtag_uart_gen//base_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=base_system_jtag_uart --dir=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0007_jtag_uart_gen//base_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187310000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'base_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'base_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187310229 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"base_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"base_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187310255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd_ctrl: \"base_system\" instantiated lcd_dma \"lcd_ctrl\" " "Lcd_ctrl: \"base_system\" instantiated lcd_dma \"lcd_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187310257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"base_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"base_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187310634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'base_system_pio_0' " "Pio_0: Starting RTL generation for module 'base_system_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187310649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_system_pio_0 --dir=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0009_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0009_pio_0_gen//base_system_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=base_system_pio_0 --dir=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0009_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0009_pio_0_gen//base_system_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187310651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'base_system_pio_0' " "Pio_0: Done RTL generation for module 'base_system_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187310812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"base_system\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"base_system\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187310815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_ctrl: Starting RTL generation for module 'base_system_sdram_ctrl' " "Sdram_ctrl: Starting RTL generation for module 'base_system_sdram_ctrl'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187310818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_ctrl:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=base_system_sdram_ctrl --dir=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0010_sdram_ctrl_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0010_sdram_ctrl_gen//base_system_sdram_ctrl_component_configuration.pl  --do_build_sim=0  \] " "Sdram_ctrl:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=base_system_sdram_ctrl --dir=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0010_sdram_ctrl_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0010_sdram_ctrl_gen//base_system_sdram_ctrl_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187310818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_ctrl: Done RTL generation for module 'base_system_sdram_ctrl' " "Sdram_ctrl: Done RTL generation for module 'base_system_sdram_ctrl'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187311086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_ctrl: \"base_system\" instantiated altera_avalon_new_sdram_controller \"sdram_ctrl\" " "Sdram_ctrl: \"base_system\" instantiated altera_avalon_new_sdram_controller \"sdram_ctrl\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187311106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sobel_0: \"base_system\" instantiated sobel \"sobel_0\" " "Sobel_0: \"base_system\" instantiated sobel \"sobel_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187311106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"base_system\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"base_system\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187311111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_dma_0: \"base_system\" instantiated vga_dma \"vga_dma_0\" " "Vga_dma_0: \"base_system\" instantiated vga_dma \"vga_dma_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187311113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_behavior.vhdl " "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_behavior.vhdl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187311114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_entity.vhdl " "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_entity.vhdl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187311116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_translator: \"base_system\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\" " "Nios2_gen2_0_custom_instruction_master_translator: \"base_system\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187311118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_comb_xconnect: \"base_system\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_comb_xconnect\" " "Nios2_gen2_0_custom_instruction_master_comb_xconnect: \"base_system\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_comb_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187311125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_comb_slave_translator0: \"base_system\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_comb_slave_translator0\" " "Nios2_gen2_0_custom_instruction_master_comb_slave_translator0: \"base_system\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_comb_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187311126 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187315399 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187315611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187315807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187316006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187316210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187316434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187316659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187316869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187317097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187317311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187317514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187317748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"base_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"base_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187321093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"base_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"base_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187321100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"base_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"base_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187321104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'base_system_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'base_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187321125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=base_system_nios2_gen2_0_cpu --dir=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0019_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0019_cpu_gen//base_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=base_system_nios2_gen2_0_cpu --dir=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0019_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0418_5422564861595543918.dir/0019_cpu_gen//base_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187321125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:01 (*) Starting Nios II generation " "Cpu: # 2025.11.26 21:02:01 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:01 (*)   Checking for plaintext license. " "Cpu: # 2025.11.26 21:02:01 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.11.26 21:02:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.11.26 21:02:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:02 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.11.26 21:02:02 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:02 (*)   Plaintext license not found. " "Cpu: # 2025.11.26 21:02:02 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:02 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2025.11.26 21:02:02 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.11.26 21:02:02 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.11.26 21:02:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:02 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.11.26 21:02:02 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2025.11.26 21:02:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:02 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.11.26 21:02:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:02 (*)   Creating all objects for CPU " "Cpu: # 2025.11.26 21:02:02 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:02 (*)     Testbench " "Cpu: # 2025.11.26 21:02:02 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:02 (*)     Instruction decoding " "Cpu: # 2025.11.26 21:02:02 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:02 (*)       Instruction fields " "Cpu: # 2025.11.26 21:02:02 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:02 (*)       Instruction decodes " "Cpu: # 2025.11.26 21:02:02 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:03 (*)       Signals for RTL simulation waveforms " "Cpu: # 2025.11.26 21:02:03 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:03 (*)       Instruction controls " "Cpu: # 2025.11.26 21:02:03 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:03 (*)     Pipeline frontend " "Cpu: # 2025.11.26 21:02:03 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:03 (*)     Pipeline backend " "Cpu: # 2025.11.26 21:02:03 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:04 (*)   Generating RTL from CPU objects " "Cpu: # 2025.11.26 21:02:04 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:05 (*)   Creating encrypted RTL " "Cpu: # 2025.11.26 21:02:05 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.11.26 21:02:06 (*) Done Nios II generation " "Cpu: # 2025.11.26 21:02:06 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'base_system_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'base_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326653 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326713 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\" " "Router_010: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"jtag_uart_avalon_jtag_slave_burst_adapter\" " "Jtag_uart_avalon_jtag_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\" " "Cmd_mux_005: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326815 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_ctrl_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_ctrl_s1_rsp_width_adapter\" " "Sdram_ctrl_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_ctrl_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326851 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326853 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187326858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187327260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187327632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187327636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187327639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Base_system: Done \"base_system\" with 50 modules, 111 files " "Base_system: Done \"base_system\" with 50 modules, 111 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187327640 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "base_system.qsys " "Finished elaborating Platform Designer system entity \"base_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187329667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/sobel_grayscale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/sobel_grayscale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sobel_alu-rtl " "Found design unit 1: sobel_alu-rtl" {  } { { "vhdl/sobel_grayscale.vhd" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/vhdl/sobel_grayscale.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330245 ""} { "Info" "ISGN_ENTITY_NAME" "1 sobel_alu " "Found entity 1: sobel_alu" {  } { { "vhdl/sobel_grayscale.vhd" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/vhdl/sobel_grayscale.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/base_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/base_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system " "Found entity 1: base_system" {  } { { "db/ip/base_system/base_system.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/base_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/base_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/base_system/submodules/altera_customins_master_translator.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/base_system/submodules/altera_customins_slave_translator.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/base_system/submodules/altera_default_burst_converter.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/base_system/submodules/altera_incr_burst_converter.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/base_system/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/base_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330277 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/base_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330286 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330286 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330286 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330286 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330286 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764187330292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/base_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/base_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/base_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330309 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/base_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/base_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/base_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/base_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/base_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/base_system/submodules/altera_reset_controller.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/base_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/base_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330333 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/base_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764187330335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/base_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_profiletimer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_profiletimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_ProfileTimer " "Found entity 1: base_system_ProfileTimer" {  } { { "db/ip/base_system/submodules/base_system_profiletimer.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_profiletimer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/base_system/submodules/base_system_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_altpll_0_dffpipe_l2c " "Found entity 1: base_system_altpll_0_dffpipe_l2c" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330347 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_altpll_0_stdsync_sv6 " "Found entity 2: base_system_altpll_0_stdsync_sv6" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330347 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_system_altpll_0_altpll_gau2 " "Found entity 3: base_system_altpll_0_altpll_gau2" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330347 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_system_altpll_0 " "Found entity 4: base_system_altpll_0" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_irq_mapper " "Found entity 1: base_system_irq_mapper" {  } { { "db/ip/base_system/submodules/base_system_irq_mapper.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/base_system/submodules/base_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_jtag_uart_sim_scfifo_w " "Found entity 1: base_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330358 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_jtag_uart_scfifo_w " "Found entity 2: base_system_jtag_uart_scfifo_w" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330358 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_system_jtag_uart_sim_scfifo_r " "Found entity 3: base_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330358 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_system_jtag_uart_scfifo_r " "Found entity 4: base_system_jtag_uart_scfifo_r" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330358 ""} { "Info" "ISGN_ENTITY_NAME" "5 base_system_jtag_uart " "Found entity 5: base_system_jtag_uart" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0 " "Found entity 1: base_system_mm_interconnect_0" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: base_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: base_system_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_cmd_demux " "Found entity 1: base_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: base_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: base_system_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_cmd_mux " "Found entity 1: base_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_cmd_mux_004 " "Found entity 1: base_system_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_cmd_mux_005 " "Found entity 1: base_system_mm_interconnect_0_cmd_mux_005" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_005.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330405 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764187330407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764187330408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_router_default_decode " "Found entity 1: base_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330410 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_mm_interconnect_0_router " "Found entity 2: base_system_mm_interconnect_0_router" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764187330412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764187330412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: base_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330414 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_mm_interconnect_0_router_001 " "Found entity 2: base_system_mm_interconnect_0_router_001" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764187330416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764187330416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: base_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330419 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_mm_interconnect_0_router_002 " "Found entity 2: base_system_mm_interconnect_0_router_002" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330419 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764187330420 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764187330420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: base_system_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330423 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_mm_interconnect_0_router_005 " "Found entity 2: base_system_mm_interconnect_0_router_005" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764187330425 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764187330425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: base_system_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330427 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_mm_interconnect_0_router_009 " "Found entity 2: base_system_mm_interconnect_0_router_009" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330427 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel base_system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764187330429 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel base_system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at base_system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764187330429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_router_010_default_decode " "Found entity 1: base_system_mm_interconnect_0_router_010_default_decode" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330431 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_mm_interconnect_0_router_010 " "Found entity 2: base_system_mm_interconnect_0_router_010" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_rsp_demux " "Found entity 1: base_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_rsp_demux_004 " "Found entity 1: base_system_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_rsp_mux " "Found entity 1: base_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: base_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: base_system_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_nios2_gen2_0 " "Found entity 1: base_system_nios2_gen2_0" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187330452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187330452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v 26 26 " "Found 26 design units, including 26 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: base_system_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: base_system_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "3 base_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 3: base_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "4 base_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 4: base_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "5 base_system_nios2_gen2_0_cpu_dc_tag_module " "Found entity 5: base_system_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "6 base_system_nios2_gen2_0_cpu_dc_data_module " "Found entity 6: base_system_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "7 base_system_nios2_gen2_0_cpu_dc_victim_module " "Found entity 7: base_system_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "8 base_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 8: base_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "9 base_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 9: base_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 639 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "10 base_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 10: base_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 932 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "11 base_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 11: base_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "12 base_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 12: base_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1382 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "13 base_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 13: base_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "14 base_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 14: base_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1633 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "15 base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "16 base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1787 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "17 base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "18 base_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 18: base_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1877 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "19 base_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 19: base_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "20 base_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 20: base_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2386 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "21 base_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 21: base_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "22 base_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 22: base_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "23 base_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 23: base_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "24 base_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 24: base_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2631 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "25 base_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 25: base_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""} { "Info" "ISGN_ENTITY_NAME" "26 base_system_nios2_gen2_0_cpu " "Found entity 26: base_system_nios2_gen2_0_cpu" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: base_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: base_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: base_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_nios2_gen2_0_cpu_mult_cell " "Found entity 1: base_system_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: base_system_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_nios2_gen2_0_custom_instruction_master_comb_xconnect " "Found entity 1: base_system_nios2_gen2_0_custom_instruction_master_comb_xconnect" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_pio_0 " "Found entity 1: base_system_pio_0" {  } { { "db/ip/base_system/submodules/base_system_pio_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_sdram_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/base_system/submodules/base_system_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_sdram_ctrl_input_efifo_module " "Found entity 1: base_system_sdram_ctrl_input_efifo_module" {  } { { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331054 ""} { "Info" "ISGN_ENTITY_NAME" "2 base_system_sdram_ctrl " "Found entity 2: base_system_sdram_ctrl" {  } { { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/base_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/base_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_system_sysid " "Found entity 1: base_system_sysid" {  } { { "db/ip/base_system/submodules/base_system_sysid.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/cam_dma_behaviour.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/cam_dma_behaviour.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cam_dma-MSE " "Found design unit 1: cam_dma-MSE" {  } { { "db/ip/base_system/submodules/cam_dma_behaviour.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cam_dma_ctrl-MSE " "Found design unit 1: cam_dma_ctrl-MSE" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/cam_dma_ctrl_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/cam_dma_ctrl_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 cam_dma_ctrl " "Found entity 1: cam_dma_ctrl" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/cam_dma_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/cam_dma_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 cam_dma " "Found entity 1: cam_dma" {  } { { "db/ip/base_system/submodules/cam_dma_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/delay_line_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/delay_line_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delay_line-general " "Found design unit 1: delay_line-general" {  } { { "db/ip/base_system/submodules/delay_line_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/delay_line_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/delay_line_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/delay_line_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 delay_line " "Found entity 1: delay_line" {  } { { "db/ip/base_system/submodules/delay_line_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/delay_line_entity.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/dma_controller_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/dma_controller_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dma_controller_lcd-MSE " "Found design unit 1: dma_controller_lcd-MSE" {  } { { "db/ip/base_system/submodules/dma_controller_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/dma_controller_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/dma_controller_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/dma_controller_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 dma_controller_lcd " "Found entity 1: dma_controller_lcd" {  } { { "db/ip/base_system/submodules/dma_controller_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/dma_controller_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_interpreter-MSE " "Found design unit 1: frame_interpreter-MSE" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/frame_interpreter_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/frame_interpreter_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 frame_interpreter " "Found entity 1: frame_interpreter" {  } { { "db/ip/base_system/submodules/frame_interpreter_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_autodetect_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/i2c_autodetect_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_autodetect-simple " "Found design unit 1: i2c_autodetect-simple" {  } { { "db/ip/base_system/submodules/i2c_autodetect_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_autodetect_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_autodetect_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/i2c_autodetect_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_autodetect " "Found entity 1: i2c_autodetect" {  } { { "db/ip/base_system/submodules/i2c_autodetect_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_autodetect_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_core-simple " "Found design unit 1: i2c_core-simple" {  } { { "db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_avalon_slave_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/i2c_avalon_slave_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_core " "Found entity 1: i2c_core" {  } { { "db/ip/base_system/submodules/i2c_avalon_slave_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_avalon_slave_entity.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_cntrl-simple " "Found design unit 1: i2c_cntrl-simple" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_cntrl_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/i2c_cntrl_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_cntrl " "Found entity 1: i2c_cntrl" {  } { { "db/ip/base_system/submodules/i2c_cntrl_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_data_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/i2c_data_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_data-simple " "Found design unit 1: i2c_data-simple" {  } { { "db/ip/base_system/submodules/i2c_data_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_data_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_data_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/i2c_data_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_data " "Found entity 1: i2c_data" {  } { { "db/ip/base_system/submodules/i2c_data_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_data_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_start_stop_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/i2c_start_stop_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_start_stop-simple " "Found design unit 1: i2c_start_stop-simple" {  } { { "db/ip/base_system/submodules/i2c_start_stop_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_start_stop_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/i2c_start_stop_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/i2c_start_stop_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_start_stop " "Found entity 1: i2c_start_stop" {  } { { "db/ip/base_system/submodules/i2c_start_stop_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_start_stop_entity.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/lcd_dma_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/lcd_dma_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_dma-MSE " "Found design unit 1: lcd_dma-MSE" {  } { { "db/ip/base_system/submodules/lcd_dma_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/lcd_dma_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/lcd_dma_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_dma " "Found entity 1: lcd_dma" {  } { { "db/ip/base_system/submodules/lcd_dma_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_entity.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/pixel_formatter_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_formatter-MSE " "Found design unit 1: pixel_formatter-MSE" {  } { { "db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/pixel_formatter_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/pixel_formatter_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_formatter " "Found entity 1: pixel_formatter" {  } { { "db/ip/base_system/submodules/pixel_formatter_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/pixel_interface_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/pixel_interface_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_interface-MSE " "Found design unit 1: pixel_interface-MSE" {  } { { "db/ip/base_system/submodules/pixel_interface_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_interface_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/pixel_interface_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/pixel_interface_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_interface " "Found entity 1: pixel_interface" {  } { { "db/ip/base_system/submodules/pixel_interface_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_interface_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/send_receive_if_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/send_receive_if_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SendReceiveInterface-MSE " "Found design unit 1: SendReceiveInterface-MSE" {  } { { "db/ip/base_system/submodules/send_receive_if_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/send_receive_if_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/send_receive_if_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/send_receive_if_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 SendReceiveInterface " "Found entity 1: SendReceiveInterface" {  } { { "db/ip/base_system/submodules/send_receive_if_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/send_receive_if_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/sobel_grayscale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/base_system/submodules/sobel_grayscale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sobel_alu-rtl " "Found design unit 1: sobel_alu-rtl" {  } { { "db/ip/base_system/submodules/sobel_grayscale.vhd" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/sobel_grayscale.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331123 ""} { "Info" "ISGN_ENTITY_NAME" "1 sobel_alu " "Found entity 1: sobel_alu" {  } { { "db/ip/base_system/submodules/sobel_grayscale.vhd" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/sobel_grayscale.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/synchroflop_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/synchroflop_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchro_flop-behave " "Found design unit 1: synchro_flop-behave" {  } { { "db/ip/base_system/submodules/synchroflop_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/synchroflop_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/synchroflop_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 synchro_flop " "Found entity 1: synchro_flop" {  } { { "db/ip/base_system/submodules/synchroflop_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/synchroflop_entity.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/vga_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/vga_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-testbench " "Found design unit 1: vga_controller-testbench" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/vga_dma_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/vga_dma_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_dma-MSE " "Found design unit 1: vga_dma-MSE" {  } { { "db/ip/base_system/submodules/vga_dma_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_dma_cntrl-MSE " "Found design unit 1: vga_dma_cntrl-MSE" {  } { { "db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/vga_dma_cntrl_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/vga_dma_cntrl_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 vga_dma_cntrl " "Found entity 1: vga_dma_cntrl" {  } { { "db/ip/base_system/submodules/vga_dma_cntrl_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/vga_dma_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/vga_dma_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 vga_dma " "Found entity 1: vga_dma" {  } { { "db/ip/base_system/submodules/vga_dma_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_entity.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/base_system/submodules/vga_entity.vhdl 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/base_system/submodules/vga_entity.vhdl" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "db/ip/base_system/submodules/vga_entity.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/vga_entity.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187331142 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "base_system_sdram_ctrl.v(318) " "Verilog HDL or VHDL warning at base_system_sdram_ctrl.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1764187331170 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "base_system_sdram_ctrl.v(328) " "Verilog HDL or VHDL warning at base_system_sdram_ctrl.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1764187331170 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "base_system_sdram_ctrl.v(338) " "Verilog HDL or VHDL warning at base_system_sdram_ctrl.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1764187331170 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "base_system_sdram_ctrl.v(682) " "Verilog HDL or VHDL warning at base_system_sdram_ctrl.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1764187331171 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mse_demo.bdf 1 1 " "Using design file mse_demo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mse_demo " "Found entity 1: mse_demo" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187331444 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1764187331444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mse_demo " "Elaborating entity \"mse_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764187331451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system base_system:inst " "Elaborating entity \"base_system\" for hierarchy \"base_system:inst\"" {  } { { "mse_demo.bdf" "inst" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 24 848 1136 792 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_ProfileTimer base_system:inst\|base_system_ProfileTimer:profiletimer " "Elaborating entity \"base_system_ProfileTimer\" for hierarchy \"base_system:inst\|base_system_ProfileTimer:profiletimer\"" {  } { { "db/ip/base_system/base_system.v" "profiletimer" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_altpll_0 base_system:inst\|base_system_altpll_0:altpll_0 " "Elaborating entity \"base_system_altpll_0\" for hierarchy \"base_system:inst\|base_system_altpll_0:altpll_0\"" {  } { { "db/ip/base_system/base_system.v" "altpll_0" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_altpll_0_stdsync_sv6 base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"base_system_altpll_0_stdsync_sv6\" for hierarchy \"base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "stdsync2" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_altpll_0_dffpipe_l2c base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_stdsync_sv6:stdsync2\|base_system_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"base_system_altpll_0_dffpipe_l2c\" for hierarchy \"base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_stdsync_sv6:stdsync2\|base_system_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "dffpipe3" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_altpll_0_altpll_gau2 base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1 " "Elaborating entity \"base_system_altpll_0_altpll_gau2\" for hierarchy \"base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\"" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "sd1" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_dma base_system:inst\|cam_dma:cam_ctrl " "Elaborating entity \"cam_dma\" for hierarchy \"base_system:inst\|cam_dma:cam_ctrl\"" {  } { { "db/ip/base_system/base_system.v" "cam_ctrl" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331625 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_frame_rate cam_dma_behaviour.vhdl(112) " "VHDL Process Statement warning at cam_dma_behaviour.vhdl(112): signal \"s_frame_rate\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/cam_dma_behaviour.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187331630 "|mse_demo|base_system:inst|cam_dma:cam_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_irq_reg cam_dma_behaviour.vhdl(116) " "VHDL Process Statement warning at cam_dma_behaviour.vhdl(116): signal \"s_irq_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/cam_dma_behaviour.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187331630 "|mse_demo|base_system:inst|cam_dma:cam_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_interpreter base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile " "Elaborating entity \"frame_interpreter\" for hierarchy \"base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\"" {  } { { "db/ip/base_system/submodules/cam_dma_behaviour.vhdl" "profile" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchro_flop base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|synchro_flop:sync_line " "Elaborating entity \"synchro_flop\" for hierarchy \"base_system:inst\|cam_dma:cam_ctrl\|frame_interpreter:profile\|synchro_flop:sync_line\"" {  } { { "db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" "sync_line" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/frame_interpreter_behavior.vhdl" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_interface base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif " "Elaborating entity \"pixel_interface\" for hierarchy \"base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\"" {  } { { "db/ip/base_system/submodules/cam_dma_behaviour.vhdl" "pxlif" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cam_dma_ctrl base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma " "Elaborating entity \"cam_dma_ctrl\" for hierarchy \"base_system:inst\|cam_dma:cam_ctrl\|cam_dma_ctrl:dma\"" {  } { { "db/ip/base_system/submodules/cam_dma_behaviour.vhdl" "dma" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_behaviour.vhdl" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331711 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_streaming_active cam_dma_ctrl_behaviour.vhdl(11) " "Verilog HDL or VHDL warning at cam_dma_ctrl_behaviour.vhdl(11): object \"s_streaming_active\" assigned a value but never read" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764187331712 "|mse_demo|base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_streaming_mode_reg cam_dma_ctrl_behaviour.vhdl(131) " "VHDL Process Statement warning at cam_dma_ctrl_behaviour.vhdl(131): signal \"s_streaming_mode_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/cam_dma_ctrl_behaviour.vhdl" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187331712 "|mse_demo|base_system:inst|cam_dma:cam_ctrl|cam_dma_ctrl:dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_core base_system:inst\|i2c_core:i2c_ctrl " "Elaborating entity \"i2c_core\" for hierarchy \"base_system:inst\|i2c_core:i2c_ctrl\"" {  } { { "db/ip/base_system/base_system.v" "i2c_ctrl" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_autodetect base_system:inst\|i2c_core:i2c_ctrl\|i2c_autodetect:autodetection " "Elaborating entity \"i2c_autodetect\" for hierarchy \"base_system:inst\|i2c_core:i2c_ctrl\|i2c_autodetect:autodetection\"" {  } { { "db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl" "autodetection" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_cntrl base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core " "Elaborating entity \"i2c_cntrl\" for hierarchy \"base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\"" {  } { { "db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl" "core" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_avalon_slave_behavior.vhdl" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331766 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "short_tran i2c_cntrl_behavior.vhdl(109) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(109): signal \"short_tran\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187331767 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "two_phase i2c_cntrl_behavior.vhdl(122) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(122): signal \"two_phase\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187331767 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "device_id i2c_cntrl_behavior.vhdl(123) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(123): signal \"device_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187331768 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "short_tran i2c_cntrl_behavior.vhdl(125) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(125): signal \"short_tran\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187331768 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "device_id i2c_cntrl_behavior.vhdl(215) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(215): signal \"device_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187331768 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address i2c_cntrl_behavior.vhdl(218) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(218): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187331768 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address i2c_cntrl_behavior.vhdl(220) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(220): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187331769 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "device_id i2c_cntrl_behavior.vhdl(221) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(221): signal \"device_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187331769 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data i2c_cntrl_behavior.vhdl(224) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(224): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187331769 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data i2c_cntrl_behavior.vhdl(226) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(226): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187331769 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "device_id i2c_cntrl_behavior.vhdl(229) " "VHDL Process Statement warning at i2c_cntrl_behavior.vhdl(229): signal \"device_id\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187331769 "|mse_demo|base_system:inst|i2c_core:i2c_ctrl|i2c_cntrl:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_start_stop base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|i2c_start_stop:start_stop_gen " "Elaborating entity \"i2c_start_stop\" for hierarchy \"base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|i2c_start_stop:start_stop_gen\"" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "start_stop_gen" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_data base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|i2c_data:data_gen " "Elaborating entity \"i2c_data\" for hierarchy \"base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|i2c_data:data_gen\"" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "data_gen" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_jtag_uart base_system:inst\|base_system_jtag_uart:jtag_uart " "Elaborating entity \"base_system_jtag_uart\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\"" {  } { { "db/ip/base_system/base_system.v" "jtag_uart" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_jtag_uart_scfifo_w base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w " "Elaborating entity \"base_system_jtag_uart_scfifo_w\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\"" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "the_base_system_jtag_uart_scfifo_w" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187331824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "wfifo" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187332021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187332021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187332021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187332021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187332021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187332021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187332021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187332021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187332021 ""}  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764187332021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187332089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187332089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187332116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187332116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187332143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187332143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187332198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187332198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187332267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187332267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187332321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187332321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_w:the_base_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_jtag_uart_scfifo_r base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r " "Elaborating entity \"base_system_jtag_uart_scfifo_r\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|base_system_jtag_uart_scfifo_r:the_base_system_jtag_uart_scfifo_r\"" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "the_base_system_jtag_uart_scfifo_r" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "base_system_jtag_uart_alt_jtag_atlantic" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187332647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187332647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187332647 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187332647 ""}  } { { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764187332647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"base_system:inst\|base_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:base_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_dma base_system:inst\|lcd_dma:lcd_ctrl " "Elaborating entity \"lcd_dma\" for hierarchy \"base_system:inst\|lcd_dma:lcd_ctrl\"" {  } { { "db/ip/base_system/base_system.v" "lcd_ctrl" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332920 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_irq_reg lcd_dma_behavior.vhdl(124) " "VHDL Process Statement warning at lcd_dma_behavior.vhdl(124): signal \"s_irq_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/lcd_dma_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187332921 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_DMA_busy lcd_dma_behavior.vhdl(125) " "VHDL Process Statement warning at lcd_dma_behavior.vhdl(125): signal \"s_DMA_busy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/lcd_dma_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187332921 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_LCD_data_out lcd_dma_behavior.vhdl(127) " "VHDL Process Statement warning at lcd_dma_behavior.vhdl(127): signal \"s_LCD_data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/lcd_dma_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187332921 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ImageXSize_reg lcd_dma_behavior.vhdl(131) " "VHDL Process Statement warning at lcd_dma_behavior.vhdl(131): signal \"s_ImageXSize_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/lcd_dma_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187332921 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SendReceiveInterface base_system:inst\|lcd_dma:lcd_ctrl\|SendReceiveInterface:interface " "Elaborating entity \"SendReceiveInterface\" for hierarchy \"base_system:inst\|lcd_dma:lcd_ctrl\|SendReceiveInterface:interface\"" {  } { { "db/ip/base_system/submodules/lcd_dma_behavior.vhdl" "interface" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332948 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_current_state send_receive_if_behavior.vhdl(163) " "VHDL Process Statement warning at send_receive_if_behavior.vhdl(163): signal \"s_current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/send_receive_if_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/send_receive_if_behavior.vhdl" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187332949 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_current_reset send_receive_if_behavior.vhdl(205) " "VHDL Process Statement warning at send_receive_if_behavior.vhdl(205): signal \"s_current_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/send_receive_if_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/send_receive_if_behavior.vhdl" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187332950 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl|SendReceiveInterface:interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dma_controller_lcd base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma " "Elaborating entity \"dma_controller_lcd\" for hierarchy \"base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\"" {  } { { "db/ip/base_system/submodules/lcd_dma_behavior.vhdl" "dma" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_formatter base_system:inst\|lcd_dma:lcd_ctrl\|pixel_formatter:formatter " "Elaborating entity \"pixel_formatter\" for hierarchy \"base_system:inst\|lcd_dma:lcd_ctrl\|pixel_formatter:formatter\"" {  } { { "db/ip/base_system/submodules/lcd_dma_behavior.vhdl" "formatter" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/lcd_dma_behavior.vhdl" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187332990 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pixel_counter_reg pixel_formatter_behavior.vhdl(157) " "VHDL Process Statement warning at pixel_formatter_behavior.vhdl(157): signal \"s_pixel_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187332993 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pixel_counter_reg pixel_formatter_behavior.vhdl(165) " "VHDL Process Statement warning at pixel_formatter_behavior.vhdl(165): signal \"s_pixel_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187332993 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pixel_counter_reg pixel_formatter_behavior.vhdl(173) " "VHDL Process Statement warning at pixel_formatter_behavior.vhdl(173): signal \"s_pixel_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187332993 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pixel_counter_reg pixel_formatter_behavior.vhdl(181) " "VHDL Process Statement warning at pixel_formatter_behavior.vhdl(181): signal \"s_pixel_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187332993 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pixel_counter_reg pixel_formatter_behavior.vhdl(189) " "VHDL Process Statement warning at pixel_formatter_behavior.vhdl(189): signal \"s_pixel_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187332993 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pixel_counter_reg pixel_formatter_behavior.vhdl(197) " "VHDL Process Statement warning at pixel_formatter_behavior.vhdl(197): signal \"s_pixel_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/pixel_formatter_behavior.vhdl" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187332993 "|mse_demo|base_system:inst|lcd_dma:lcd_ctrl|pixel_formatter:formatter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0 base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"base_system_nios2_gen2_0\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/base_system/base_system.v" "nios2_gen2_0" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187333018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"base_system_nios2_gen2_0_cpu\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0.v" "cpu" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187333058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_test_bench base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_test_bench:the_base_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"base_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_test_bench:the_base_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_test_bench" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 5949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187333365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_ic_data_module base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"base_system_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "base_system_nios2_gen2_0_cpu_ic_data" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 6957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187333404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187333502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sjd1 " "Found entity 1: altsyncram_sjd1" {  } { { "db/altsyncram_sjd1.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/altsyncram_sjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187333557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187333557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sjd1 base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_sjd1:auto_generated " "Elaborating entity \"altsyncram_sjd1\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_data_module:base_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_sjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187333561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_ic_tag_module base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"base_system_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "base_system_nios2_gen2_0_cpu_ic_tag" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 7023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187333616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187333649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ad1 " "Found entity 1: altsyncram_9ad1" {  } { { "db/altsyncram_9ad1.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/altsyncram_9ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187333707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187333707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ad1 base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated " "Elaborating entity \"altsyncram_9ad1\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_ic_tag_module:base_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_9ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187333711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_register_bank_a_module base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"base_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "base_system_nios2_gen2_0_cpu_register_bank_a" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 8036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187333759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187333775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187333832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187333832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_register_bank_a_module:base_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187333836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_register_bank_b_module base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_register_bank_b_module:base_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"base_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_register_bank_b_module:base_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "base_system_nios2_gen2_0_cpu_register_bank_b" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 8054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187333884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_mult_cell base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"base_system_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_mult_cell" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 8640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187333916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187333964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/altera_mult_add_vkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187334024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187334024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187334035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/altera_mult_add_vkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187334152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187334204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187334234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187334258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187334325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187334503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187334526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187334581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187334639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187334662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187334683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187334744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187335186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187335320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187335342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187335392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187335414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187335470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187335526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_dc_tag_module base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_tag_module:base_system_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"base_system_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_tag_module:base_system_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "base_system_nios2_gen2_0_cpu_dc_tag" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 9062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187337888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_tag_module:base_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_tag_module:base_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187337915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7rc1 " "Found entity 1: altsyncram_7rc1" {  } { { "db/altsyncram_7rc1.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/altsyncram_7rc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187337970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187337970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7rc1 base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_tag_module:base_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7rc1:auto_generated " "Elaborating entity \"altsyncram_7rc1\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_tag_module:base_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7rc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187337974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_dc_data_module base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_data_module:base_system_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"base_system_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_data_module:base_system_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "base_system_nios2_gen2_0_cpu_dc_data" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 9128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_data_module:base_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_data_module:base_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2kf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2kf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2kf1 " "Found entity 1: altsyncram_2kf1" {  } { { "db/altsyncram_2kf1.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/altsyncram_2kf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187338094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187338094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2kf1 base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_data_module:base_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_2kf1:auto_generated " "Elaborating entity \"altsyncram_2kf1\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_data_module:base_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_2kf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_dc_victim_module base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_victim_module:base_system_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"base_system_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_victim_module:base_system_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "base_system_nios2_gen2_0_cpu_dc_victim" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 9240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_victim_module:base_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_victim_module:base_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187338222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187338222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_victim_module:base_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_dc_victim_module:base_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 10127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_debug base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_break base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_break:the_base_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_break:the_base_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_xbrk base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_dbrk base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_base_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_itrace base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_dtrace base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_td_mode base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|base_system_nios2_gen2_0_cpu_nios2_oci_td_mode:base_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|base_system_nios2_gen2_0_cpu_nios2_oci_td_mode:base_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "base_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_fifo base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo\|base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo\|base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 1996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo\|base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_pib base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_pib:the_base_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_pib:the_base_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_oci_im base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_im:the_base_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_im:the_base_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_avalon_reg base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_nios2_ocimem base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"base_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_ociram_sp_ram_module base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem\|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"base_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem\|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "base_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem\|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem\|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187338973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187339030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187339030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem\|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_ocimem:the_base_system_nios2_gen2_0_cpu_nios2_ocimem\|base_system_nios2_gen2_0_cpu_ociram_sp_ram_module:base_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_debug_slave_wrapper base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"base_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_debug_slave_tck base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"base_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|base_system_nios2_gen2_0_cpu_debug_slave_tck:the_base_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_base_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_cpu_debug_slave_sysclk base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|base_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_base_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"base_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|base_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_base_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_base_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "base_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_base_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:base_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_pio_0 base_system:inst\|base_system_pio_0:pio_0 " "Elaborating entity \"base_system_pio_0\" for hierarchy \"base_system:inst\|base_system_pio_0:pio_0\"" {  } { { "db/ip/base_system/base_system.v" "pio_0" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_sdram_ctrl base_system:inst\|base_system_sdram_ctrl:sdram_ctrl " "Elaborating entity \"base_system_sdram_ctrl\" for hierarchy \"base_system:inst\|base_system_sdram_ctrl:sdram_ctrl\"" {  } { { "db/ip/base_system/base_system.v" "sdram_ctrl" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_sdram_ctrl_input_efifo_module base_system:inst\|base_system_sdram_ctrl:sdram_ctrl\|base_system_sdram_ctrl_input_efifo_module:the_base_system_sdram_ctrl_input_efifo_module " "Elaborating entity \"base_system_sdram_ctrl_input_efifo_module\" for hierarchy \"base_system:inst\|base_system_sdram_ctrl:sdram_ctrl\|base_system_sdram_ctrl_input_efifo_module:the_base_system_sdram_ctrl_input_efifo_module\"" {  } { { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "the_base_system_sdram_ctrl_input_efifo_module" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_alu base_system:inst\|sobel_alu:sobel_0 " "Elaborating entity \"sobel_alu\" for hierarchy \"base_system:inst\|sobel_alu:sobel_0\"" {  } { { "db/ip/base_system/base_system.v" "sobel_0" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_sysid base_system:inst\|base_system_sysid:sysid " "Elaborating entity \"base_system_sysid\" for hierarchy \"base_system:inst\|base_system_sysid:sysid\"" {  } { { "db/ip/base_system/base_system.v" "sysid" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_dma base_system:inst\|vga_dma:vga_dma_0 " "Elaborating entity \"vga_dma\" for hierarchy \"base_system:inst\|vga_dma:vga_dma_0\"" {  } { { "db/ip/base_system/base_system.v" "vga_dma_0" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_dma_cntrl base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma " "Elaborating entity \"vga_dma_cntrl\" for hierarchy \"base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\"" {  } { { "db/ip/base_system/submodules/vga_dma_behavior.vhdl" "dma" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_behavior.vhdl" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339373 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_del_reg vga_dma_cntrl_behavior.vhdl(52) " "VHDL Process Statement warning at vga_dma_cntrl_behavior.vhdl(52): signal \"s_del_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187339376 "|mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_del_reg vga_dma_cntrl_behavior.vhdl(56) " "VHDL Process Statement warning at vga_dma_cntrl_behavior.vhdl(56): signal \"s_del_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_cntrl_behavior.vhdl" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187339376 "|mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_dma_cntrl:dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\"" {  } { { "db/ip/base_system/submodules/vga_dma_behavior.vhdl" "vga" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_behavior.vhdl" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339410 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_PixelIndex vga_behavior.vhdl(142) " "VHDL Process Statement warning at vga_behavior.vhdl(142): signal \"s_PixelIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187339411 "|mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_PixelIndex vga_behavior.vhdl(143) " "VHDL Process Statement warning at vga_behavior.vhdl(143): signal \"s_PixelIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187339411 "|mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pixel_down_counter_reg vga_behavior.vhdl(144) " "VHDL Process Statement warning at vga_behavior.vhdl(144): signal \"s_pixel_down_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187339411 "|mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pixel_down_counter_reg vga_behavior.vhdl(145) " "VHDL Process Statement warning at vga_behavior.vhdl(145): signal \"s_pixel_down_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1764187339411 "|mse_demo|base_system:inst|vga_dma:vga_dma_0|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_line base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|delay_line:hsync_del " "Elaborating entity \"delay_line\" for hierarchy \"base_system:inst\|vga_dma:vga_dma_0\|vga_controller:vga\|delay_line:hsync_del\"" {  } { { "db/ip/base_system/submodules/vga_behavior.vhdl" "hsync_del" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/vga_behavior.vhdl" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator base_system:inst\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"base_system:inst\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator\"" {  } { { "db/ip/base_system/base_system.v" "nios2_gen2_0_custom_instruction_master_translator" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_nios2_gen2_0_custom_instruction_master_comb_xconnect base_system:inst\|base_system_nios2_gen2_0_custom_instruction_master_comb_xconnect:nios2_gen2_0_custom_instruction_master_comb_xconnect " "Elaborating entity \"base_system_nios2_gen2_0_custom_instruction_master_comb_xconnect\" for hierarchy \"base_system:inst\|base_system_nios2_gen2_0_custom_instruction_master_comb_xconnect:nios2_gen2_0_custom_instruction_master_comb_xconnect\"" {  } { { "db/ip/base_system/base_system.v" "nios2_gen2_0_custom_instruction_master_comb_xconnect" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator base_system:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"base_system:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0\"" {  } { { "db/ip/base_system/base_system.v" "nios2_gen2_0_custom_instruction_master_comb_slave_translator0" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339464 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/base_system/submodules/altera_customins_slave_translator.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764187339465 "|mse_demo|base_system:inst|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/base_system/submodules/altera_customins_slave_translator.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764187339465 "|mse_demo|base_system:inst|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/base_system/submodules/altera_customins_slave_translator.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764187339465 "|mse_demo|base_system:inst|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"base_system_mm_interconnect_0\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/base_system/base_system.v" "mm_interconnect_0" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lcd_ctrl_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lcd_ctrl_master_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "lcd_ctrl_master_translator" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cam_ctrl_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cam_ctrl_master_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cam_ctrl_master_translator" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_dma_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_dma_0_master_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "vga_dma_0_master_translator" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187339997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_ctrl_s1_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "sdram_ctrl_s1_translator" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:systimer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:systimer_s1_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "systimer_s1_translator" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_ctrl_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lcd_ctrl_slave_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "lcd_ctrl_slave_translator" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_ctrl_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_ctrl_slave_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "i2c_ctrl_slave_translator" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cam_ctrl_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cam_ctrl_slave_translator\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cam_ctrl_slave_translator" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lcd_ctrl_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lcd_ctrl_master_agent\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "lcd_ctrl_master_agent" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cam_ctrl_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cam_ctrl_master_agent\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cam_ctrl_master_agent" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_dma_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_dma_0_master_agent\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "vga_dma_0_master_agent" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/base_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 2769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_ctrl_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_ctrl_s1_agent\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "sdram_ctrl_s1_agent" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 3269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_ctrl_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_ctrl_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/base_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rsp_fifo\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "sdram_ctrl_s1_agent_rsp_fifo" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 3310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "sdram_ctrl_s1_agent_rdata_fifo" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 3351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router:router " "Elaborating entity \"base_system_mm_interconnect_0_router\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "router" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_default_decode base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router:router\|base_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"base_system_mm_interconnect_0_router_default_decode\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router:router\|base_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_001 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"base_system_mm_interconnect_0_router_001\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "router_001" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_001_default_decode base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_001:router_001\|base_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"base_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_001:router_001\|base_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_002 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"base_system_mm_interconnect_0_router_002\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "router_002" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_002_default_decode base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_002:router_002\|base_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"base_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_002:router_002\|base_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_005 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"base_system_mm_interconnect_0_router_005\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "router_005" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_005_default_decode base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_005:router_005\|base_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"base_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_005:router_005\|base_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_009 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"base_system_mm_interconnect_0_router_009\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "router_009" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_009_default_decode base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_009:router_009\|base_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"base_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_009:router_009\|base_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_010 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"base_system_mm_interconnect_0_router_010\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_010:router_010\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "router_010" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_router_010_default_decode base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_010:router_010\|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"base_system_mm_interconnect_0_router_010_default_decode\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_router_010:router_010\|base_system_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_router_010.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 6 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 12 to match size of target (6)" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764187340574 "|mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "sdram_ctrl_s1_burst_adapter" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340755 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 6 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 12 to match size of target (6)" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764187340761 "|mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_ctrl_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "pio_0_s1_burst_adapter" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 4898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187340833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 6 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 12 to match size of target (6)" {  } { { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764187340842 "|mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_cmd_demux base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"base_system_mm_interconnect_0_cmd_demux\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_cmd_demux_001 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"base_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_cmd_demux_002 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"base_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_cmd_mux base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"base_system_mm_interconnect_0_cmd_mux\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/base_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_cmd_mux_004 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"base_system_mm_interconnect_0_cmd_mux_004\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_cmd_mux_004.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/base_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_cmd_mux_005 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005 " "Elaborating entity \"base_system_mm_interconnect_0_cmd_mux_005\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_cmd_mux_005:cmd_mux_005\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "cmd_mux_005" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_rsp_demux base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"base_system_mm_interconnect_0_rsp_demux\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_rsp_demux_004 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"base_system_mm_interconnect_0_rsp_demux_004\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_rsp_mux base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"base_system_mm_interconnect_0_rsp_mux\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 5960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/base_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_rsp_mux_001 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"base_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 6001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_rsp_mux_002 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"base_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 6018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "sdram_ctrl_s1_rsp_width_adapter" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 6118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341376 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/base_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764187341382 "|mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/base_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764187341383 "|mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/base_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1764187341383 "|mse_demo|base_system:inst|base_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_ctrl_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_ctrl_s1_cmd_width_adapter\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "sdram_ctrl_s1_cmd_width_adapter" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 6184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "crosser" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 6218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_avalon_st_adapter base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"base_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 6349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|base_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_avalon_st_adapter_004 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"base_system_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0.v" 6465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|base_system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|base_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_system_irq_mapper base_system:inst\|base_system_irq_mapper:irq_mapper " "Elaborating entity \"base_system_irq_mapper\" for hierarchy \"base_system:inst\|base_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/base_system/base_system.v" "irq_mapper" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller base_system:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"base_system:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/base_system/base_system.v" "rst_controller" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer base_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"base_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/base_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer base_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"base_system:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/base_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller base_system:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"base_system:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/base_system/base_system.v" "rst_controller_001" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187341588 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 3147 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1764187343392 "|mse_demo|base_system:inst|base_system_nios2_gen2_0:nios2_gen2_0|base_system_nios2_gen2_0_cpu:cpu|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci|base_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_base_system_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1764187344160 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.11.26.21:02:27 Progress: Loading sld54f7fabf/alt_sld_fab_wrapper_hw.tcl " "2025.11.26.21:02:27 Progress: Loading sld54f7fabf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187347436 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187349295 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187349440 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187351265 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187351346 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187351430 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187351540 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187351544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187351544 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1764187352232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54f7fabf/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54f7fabf/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld54f7fabf/alt_sld_fab.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/sld54f7fabf/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187352416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187352416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187352498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187352498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187352508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187352508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187352566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187352566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187352639 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187352639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187352639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/sld54f7fabf/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187352703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187352703 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_1_memory_rtl_0 " "Inferred dual-clock RAM node \"base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_1_memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1764187359309 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_2_memory_rtl_0 " "Inferred dual-clock RAM node \"base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_2_memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1764187359310 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\|s_line_buffer_2_memory_rtl_0 " "Inferred dual-clock RAM node \"base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\|s_line_buffer_2_memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1764187359311 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\|s_line_buffer_1_memory_rtl_0 " "Inferred dual-clock RAM node \"base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\|s_line_buffer_1_memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1764187359311 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\|mem " "RAM logic \"base_system:inst\|base_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_ctrl_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/base_system/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1764187359311 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1764187359311 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_1_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_1_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_2_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|s_line_buffer_2_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\|fifo_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\|fifo_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_autodetect:autodetection\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"base_system:inst\|i2c_core:i2c_ctrl\|i2c_autodetect:autodetection\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\|s_line_buffer_2_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\|s_line_buffer_2_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\|s_line_buffer_1_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"base_system:inst\|cam_dma:cam_ctrl\|pixel_interface:pxlif\|s_line_buffer_1_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764187365251 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764187365251 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764187365251 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764187365256 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764187365256 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1764187365256 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764187365256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|altsyncram:s_line_buffer_1_memory_rtl_0 " "Elaborated megafunction instantiation \"base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|altsyncram:s_line_buffer_1_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187365289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|altsyncram:s_line_buffer_1_memory_rtl_0 " "Instantiated megafunction \"base_system:inst\|vga_dma:vga_dma_0\|vga_dma_cntrl:dma\|altsyncram:s_line_buffer_1_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365290 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764187365290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23d1 " "Found entity 1: altsyncram_23d1" {  } { { "db/altsyncram_23d1.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/altsyncram_23d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187365364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187365364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\|altsyncram:fifo_memory_rtl_0 " "Elaborated megafunction instantiation \"base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\|altsyncram:fifo_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187365449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\|altsyncram:fifo_memory_rtl_0 " "Instantiated megafunction \"base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\|altsyncram:fifo_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365449 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764187365449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40h1 " "Found entity 1: altsyncram_40h1" {  } { { "db/altsyncram_40h1.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/altsyncram_40h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187365516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187365516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_autodetect:autodetection\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"base_system:inst\|i2c_core:i2c_ctrl\|i2c_autodetect:autodetection\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187365572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_autodetect:autodetection\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"base_system:inst\|i2c_core:i2c_ctrl\|i2c_autodetect:autodetection\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365573 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764187365573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ud41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ud41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ud41 " "Found entity 1: altsyncram_ud41" {  } { { "db/altsyncram_ud41.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/altsyncram_ud41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187365654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187365654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187365847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365847 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764187365847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187365901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187365901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187365965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_mult_cell:the_base_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365966 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764187365966 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764187365966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764187366039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187366039 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1764187367461 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1764187367461 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1764187367573 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1764187367573 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1764187367573 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1764187367573 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1764187367573 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1764187367597 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 442 -1 0 } } { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 356 -1 0 } } { "db/ip/base_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/base_system/submodules/base_system_sdram_ctrl.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_sdram_ctrl.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_burst_adapter_13_1.sv" 457 -1 0 } } { "db/ip/base_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 352 -1 0 } } { "db/ip/base_system/submodules/base_system_jtag_uart.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_jtag_uart.v" 398 -1 0 } } { "db/ip/base_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 7485 -1 0 } } { "db/ip/base_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 2549 -1 0 } } { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 5881 -1 0 } } { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 4002 -1 0 } } { "db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.v" 5804 -1 0 } } { "db/ip/base_system/submodules/base_system_profiletimer.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_profiletimer.v" 167 -1 0 } } { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 284 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1764187367998 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1764187367999 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 568 672 848 584 "SDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764187372883 "|mse_demo|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE\[4\] GND " "Pin \"BLUE\[4\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 688 672 848 704 "BLUE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764187372883 "|mse_demo|BLUE[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE\[3\] GND " "Pin \"BLUE\[3\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 688 672 848 704 "BLUE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764187372883 "|mse_demo|BLUE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE\[2\] GND " "Pin \"BLUE\[2\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 688 672 848 704 "BLUE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764187372883 "|mse_demo|BLUE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE\[1\] GND " "Pin \"BLUE\[1\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 688 672 848 704 "BLUE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764187372883 "|mse_demo|BLUE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "BLUE\[0\] GND " "Pin \"BLUE\[0\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 688 672 848 704 "BLUE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764187372883 "|mse_demo|BLUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN\[3\] GND " "Pin \"GREEN\[3\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 704 672 848 720 "GREEN\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764187372883 "|mse_demo|GREEN[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN\[2\] GND " "Pin \"GREEN\[2\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 704 672 848 720 "GREEN\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764187372883 "|mse_demo|GREEN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN\[1\] GND " "Pin \"GREEN\[1\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 704 672 848 720 "GREEN\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764187372883 "|mse_demo|GREEN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GREEN\[0\] GND " "Pin \"GREEN\[0\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 704 672 848 720 "GREEN\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764187372883 "|mse_demo|GREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED\[4\] GND " "Pin \"RED\[4\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 736 672 848 752 "RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764187372883 "|mse_demo|RED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED\[3\] GND " "Pin \"RED\[3\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 736 672 848 752 "RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764187372883 "|mse_demo|RED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED\[2\] GND " "Pin \"RED\[2\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 736 672 848 752 "RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764187372883 "|mse_demo|RED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED\[1\] GND " "Pin \"RED\[1\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 736 672 848 752 "RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764187372883 "|mse_demo|RED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RED\[0\] GND " "Pin \"RED\[0\]\" is stuck at GND" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 736 672 848 752 "RED\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764187372883 "|mse_demo|RED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764187372883 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187373548 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1142 " "1142 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764187380810 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187381314 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1764187381678 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1764187381678 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187381877 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.map.smsg " "Generated suppressed messages file C:/master/EmbHard/mse_demo/quartus_project/mse_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187383601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764187386586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764187386586 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAM_D\[1\] " "No output dependent on input pin \"CAM_D\[1\]\"" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 88 680 848 104 "CAM_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764187387569 "|mse_demo|CAM_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAM_D\[0\] " "No output dependent on input pin \"CAM_D\[0\]\"" {  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 88 680 848 104 "CAM_D" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764187387569 "|mse_demo|CAM_D[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764187387569 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12052 " "Implemented 12052 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764187387570 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764187387570 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1764187387570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11512 " "Implemented 11512 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764187387570 ""} { "Info" "ICUT_CUT_TM_RAMS" "407 " "Implemented 407 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764187387570 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1764187387570 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1764187387570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764187387570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5082 " "Peak virtual memory: 5082 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764187387735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 26 21:03:07 2025 " "Processing ended: Wed Nov 26 21:03:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764187387735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:40 " "Elapsed time: 00:01:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764187387735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764187387735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764187387735 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1764187389266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764187389274 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 26 21:03:08 2025 " "Processing started: Wed Nov 26 21:03:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764187389274 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764187389274 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mse_demo -c mse_demo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mse_demo -c mse_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764187389275 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764187389424 ""}
{ "Info" "0" "" "Project  = mse_demo" {  } {  } 0 0 "Project  = mse_demo" 0 0 "Fitter" 0 0 1764187389425 ""}
{ "Info" "0" "" "Revision = mse_demo" {  } {  } 0 0 "Revision = mse_demo" 0 0 "Fitter" 0 0 1764187389425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1764187389706 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1764187389706 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mse_demo EP4CE30F23C7 " "Selected device EP4CE30F23C7 for design \"mse_demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1764187389789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764187389843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1764187389843 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1764187389914 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[1\] 8 25 0 0 " "Implementing clock multiplication of 8, clock division of 25, and phase shift of 0 degrees (0 ps) for base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1764187389914 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[2\] port" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1764187389914 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[3\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[3\] port" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1764187389914 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[4\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[4\] port" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1764187389914 ""}  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1764187389914 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764187390215 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764187390239 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764187390945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764187390945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764187390945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764187390945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764187390945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764187390945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764187390945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764187390945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764187390945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764187390945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764187390945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764187390945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764187390945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764187390945 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1764187390945 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764187390945 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 29853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764187390991 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 29855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764187390991 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 29857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764187390991 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 29859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764187390991 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 29861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1764187390991 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764187390991 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764187391003 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1764187391747 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764187393669 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1764187393669 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints.sdc " "Reading SDC File: 'constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764187393882 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/master/embhard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/master/embhard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764187393883 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/master/embhard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/master/embhard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764187393892 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/master/embhard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/master/embhard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1764187393909 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187394196 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187394196 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187394196 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187394196 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187394196 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1764187394196 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187394196 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187394196 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187394196 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "50MHzClk (Rise) 50MHzClk (Rise) setup and hold " "From 50MHzClk (Rise) to 50MHzClk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187394196 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CAM_PCLK (Rise) CAM_PCLK (Rise) setup and hold " "From CAM_PCLK (Rise) to CAM_PCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187394196 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1764187394196 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1764187394196 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764187394196 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764187394196 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     50MHzClk " "  20.000     50MHzClk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764187394196 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764187394196 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.667     CAM_PCLK " "  41.667     CAM_PCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764187394196 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1764187394196 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "50MHzClk~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node 50MHzClk~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764187395189 ""}  } { { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 208 680 848 224 "50MHzClk" "" } } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 29816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764187395189 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764187395189 ""}  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764187395189 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[1\] (placed in counter C3 of PLL_1) " "Automatically promoted node base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[1\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764187395190 ""}  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764187395190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764187395190 ""}  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764187395190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[3\] (placed in counter C4 of PLL_1) " "Automatically promoted node base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[3\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764187395190 ""}  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764187395190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[4\] (placed in counter C1 of PLL_1) " "Automatically promoted node base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|wire_pll7_clk\[4\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764187395190 ""}  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764187395190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764187395190 ""}  } { { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 28951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764187395190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764187395190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 29197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764187395190 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764187395190 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 29036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764187395190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764187395190 ""}  } { { "pzdyqx.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 29058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764187395190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node base_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764187395190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|vga_dma:vga_dma_0\|s_reset_reg " "Destination node base_system:inst\|vga_dma:vga_dma_0\|s_reset_reg" {  } { { "db/ip/base_system/submodules/vga_dma_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/vga_dma_behavior.vhdl" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 2904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764187395190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\|s_to_receive_reg\[8\] " "Destination node base_system:inst\|lcd_dma:lcd_ctrl\|dma_controller_lcd:dma\|s_to_receive_reg\[8\]" {  } { { "db/ip/base_system/submodules/dma_controller_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/dma_controller_behavior.vhdl" 75 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 6569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764187395190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[0\] " "Destination node base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[0\]" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764187395190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[1\] " "Destination node base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[1\]" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764187395190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[2\] " "Destination node base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[2\]" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764187395190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[3\] " "Destination node base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[3\]" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764187395190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[4\] " "Destination node base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[4\]" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764187395190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[5\] " "Destination node base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[5\]" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764187395190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[6\] " "Destination node base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[6\]" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764187395190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[7\] " "Destination node base_system:inst\|i2c_core:i2c_ctrl\|i2c_cntrl:core\|s_prescale_counter\[7\]" {  } { { "db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/i2c_cntrl_behavior.vhdl" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764187395190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1764187395190 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764187395190 ""}  } { { "db/ip/base_system/submodules/altera_reset_controller.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 1016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764187395190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764187395190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "base_system:inst\|base_system_nios2_gen2_0:nios2_gen2_0\|base_system_nios2_gen2_0_cpu:cpu\|base_system_nios2_gen2_0_cpu_nios2_oci:the_base_system_nios2_gen2_0_cpu_nios2_oci\|base_system_nios2_gen2_0_cpu_nios2_oci_debug:the_base_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 3657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764187395190 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764187395190 ""}  } { { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 10263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764187395190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node base_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764187395191 ""}  } { { "db/ip/base_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 8116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764187395191 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node base_system:inst\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764187395191 ""}  } { { "db/ip/base_system/submodules/altera_reset_controller.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 12139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764187395191 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "base_system:inst\|base_system_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node base_system:inst\|base_system_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1764187395191 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "base_system:inst\|base_system_altpll_0:altpll_0\|readdata\[0\]~2 " "Destination node base_system:inst\|base_system_altpll_0:altpll_0\|readdata\[0\]~2" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 270 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 20458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1764187395191 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1764187395191 ""}  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 286 -1 0 } } { "temporary_test_loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 0 { 0 ""} 0 7958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764187395191 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764187396889 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764187396904 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764187396906 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764187396941 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1764187396995 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1764187396996 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1764187396996 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764187396997 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764187397036 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764187399334 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1764187399356 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1764187399356 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1764187399356 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1764187399356 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "52 I/O Output Buffer " "Packed 52 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1764187399356 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "50 " "Created 50 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1764187399356 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764187399356 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|pll7 clk\[1\] MCLK~output " "PLL \"base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|pll7\" output port clk\[1\] feeds output pin \"MCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 150 -1 0 } } { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 306 0 0 } } { "db/ip/base_system/base_system.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 242 0 0 } } { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 24 848 1136 792 "inst" "" } } } } { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 128 1136 1312 144 "MCLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1764187399576 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|pll7 clk\[3\] DAC_CLK~output " "PLL \"base_system:inst\|base_system_altpll_0:altpll_0\|base_system_altpll_0_altpll_gau2:sd1\|pll7\" output port clk\[3\] feeds output pin \"DAC_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 150 -1 0 } } { "db/ip/base_system/submodules/base_system_altpll_0.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_altpll_0.v" 306 0 0 } } { "db/ip/base_system/base_system.v" "" { Text "C:/master/EmbHard/mse_demo/quartus_project/db/ip/base_system/base_system.v" 242 0 0 } } { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 24 848 1136 792 "inst" "" } } } } { "mse_demo.bdf" "" { Schematic "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.bdf" { { 88 1136 1312 104 "DAC_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1764187399576 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764187400536 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1764187400576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764187402780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764187406116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764187406266 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764187425068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764187425069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764187427175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/master/EmbHard/mse_demo/quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1764187437198 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764187437198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1764187441405 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1764187441405 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764187441405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764187441411 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.13 " "Total time spent on timing analysis during the Fitter is 13.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1764187441780 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764187441854 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764187442821 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764187442827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764187444159 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764187446401 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1764187447616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/master/EmbHard/mse_demo/quartus_project/mse_demo.fit.smsg " "Generated suppressed messages file C:/master/EmbHard/mse_demo/quartus_project/mse_demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764187448408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5817 " "Peak virtual memory: 5817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764187450907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 26 21:04:10 2025 " "Processing ended: Wed Nov 26 21:04:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764187450907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764187450907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764187450907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764187450907 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764187452132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764187452138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 26 21:04:12 2025 " "Processing started: Wed Nov 26 21:04:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764187452138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1764187452138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mse_demo -c mse_demo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mse_demo -c mse_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1764187452138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1764187452624 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1764187454252 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1764187454301 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1764187454348 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1764187454519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764187454615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 26 21:04:14 2025 " "Processing ended: Wed Nov 26 21:04:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764187454615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764187454615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764187454615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764187454615 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1764187455436 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1764187456019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764187456024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 26 21:04:15 2025 " "Processing started: Wed Nov 26 21:04:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764187456024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1764187456024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mse_demo -c mse_demo " "Command: quartus_sta mse_demo -c mse_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1764187456025 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1764187456151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1764187456669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1764187456669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187456718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187456718 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1764187457580 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1764187457580 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints.sdc " "Reading SDC File: 'constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1764187457767 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/master/embhard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/master/embhard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1764187457770 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/master/embhard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/master/embhard/mse_demo/quartus_project/db/ip/base_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1764187457782 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/master/embhard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/master/embhard/mse_demo/quartus_project/db/ip/base_system/submodules/base_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1764187457811 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187457978 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187457978 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187457978 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187457978 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187457978 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764187457978 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187457978 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187457978 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187457978 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "50MHzClk (Rise) 50MHzClk (Rise) setup and hold " "From 50MHzClk (Rise) to 50MHzClk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187457978 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CAM_PCLK (Rise) CAM_PCLK (Rise) setup and hold " "From CAM_PCLK (Rise) to CAM_PCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187457978 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1764187457978 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1764187457979 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1764187458008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.651 " "Worst-case setup slack is 2.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.651               0.000 50MHzClk  " "    2.651               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.561               0.000 CAM_PCLK  " "   36.561               0.000 CAM_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.790               0.000 altera_reserved_tck  " "   43.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187458199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.352 " "Worst-case hold slack is 0.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 50MHzClk  " "    0.352               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 altera_reserved_tck  " "    0.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 CAM_PCLK  " "    0.440               0.000 CAM_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187458234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.614 " "Worst-case recovery slack is 12.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.614               0.000 50MHzClk  " "   12.614               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.763               0.000 altera_reserved_tck  " "   47.763               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187458253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.178 " "Worst-case removal slack is 1.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.178               0.000 altera_reserved_tck  " "    1.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.189               0.000 50MHzClk  " "    1.189               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187458270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.508 " "Worst-case minimum pulse width slack is 9.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.508               0.000 50MHzClk  " "    9.508               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.368               0.000 CAM_PCLK  " "   20.368               0.000 CAM_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.716               0.000 altera_reserved_tck  " "   49.716               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187458276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187458276 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187458566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187458566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187458566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187458566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.217 ns " "Worst Case Available Settling Time: 32.217 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187458566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187458566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187458566 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187458566 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764187458566 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764187458576 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1764187458619 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1764187459964 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187460619 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187460619 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187460619 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187460619 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187460619 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764187460619 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187460619 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187460619 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187460619 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "50MHzClk (Rise) 50MHzClk (Rise) setup and hold " "From 50MHzClk (Rise) to 50MHzClk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187460619 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CAM_PCLK (Rise) CAM_PCLK (Rise) setup and hold " "From CAM_PCLK (Rise) to CAM_PCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187460619 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1764187460619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.318 " "Worst-case setup slack is 4.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.318               0.000 50MHzClk  " "    4.318               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.898               0.000 CAM_PCLK  " "   36.898               0.000 CAM_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.505               0.000 altera_reserved_tck  " "   44.505               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187460748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.346 " "Worst-case hold slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 50MHzClk  " "    0.346               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 altera_reserved_tck  " "    0.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 CAM_PCLK  " "    0.387               0.000 CAM_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187460787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.388 " "Worst-case recovery slack is 13.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.388               0.000 50MHzClk  " "   13.388               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.062               0.000 altera_reserved_tck  " "   48.062               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187460807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.075 " "Worst-case removal slack is 1.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.075               0.000 altera_reserved_tck  " "    1.075               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.076               0.000 50MHzClk  " "    1.076               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187460824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.528 " "Worst-case minimum pulse width slack is 9.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.528               0.000 50MHzClk  " "    9.528               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.366               0.000 CAM_PCLK  " "   20.366               0.000 CAM_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.658               0.000 altera_reserved_tck  " "   49.658               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187460829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187460829 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187461145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187461145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187461145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187461145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.989 ns " "Worst Case Available Settling Time: 32.989 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187461145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187461145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187461145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187461145 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764187461145 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764187461152 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187461526 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187461526 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187461526 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187461526 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_0\|sd1\|pll7\|clk\[4\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1764187461526 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764187461526 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187461527 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187461527 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187461527 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "50MHzClk (Rise) 50MHzClk (Rise) setup and hold " "From 50MHzClk (Rise) to 50MHzClk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187461527 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CAM_PCLK (Rise) CAM_PCLK (Rise) setup and hold " "From CAM_PCLK (Rise) to CAM_PCLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1764187461527 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1764187461527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.513 " "Worst-case setup slack is 11.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.513               0.000 50MHzClk  " "   11.513               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.088               0.000 CAM_PCLK  " "   39.088               0.000 CAM_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.999               0.000 altera_reserved_tck  " "   46.999               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187461581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 50MHzClk  " "    0.144               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altera_reserved_tck  " "    0.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 CAM_PCLK  " "    0.201               0.000 CAM_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187461619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.028 " "Worst-case recovery slack is 16.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.028               0.000 50MHzClk  " "   16.028               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.062               0.000 altera_reserved_tck  " "   49.062               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187461641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.564 " "Worst-case removal slack is 0.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 50MHzClk  " "    0.564               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 altera_reserved_tck  " "    0.564               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187461662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.333 " "Worst-case minimum pulse width slack is 9.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.333               0.000 50MHzClk  " "    9.333               0.000 50MHzClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.234               0.000 CAM_PCLK  " "   20.234               0.000 CAM_PCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.541               0.000 altera_reserved_tck  " "   49.541               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764187461673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764187461673 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187461989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187461989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187461989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.536" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187461989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.227 ns " "Worst Case Available Settling Time: 36.227 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187461989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187461989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187461989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1764187461989 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764187461989 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764187462440 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764187462442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 37 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4931 " "Peak virtual memory: 4931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764187462615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 26 21:04:22 2025 " "Processing ended: Wed Nov 26 21:04:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764187462615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764187462615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764187462615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764187462615 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 138 s " "Quartus Prime Full Compilation was successful. 0 errors, 138 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764187463507 ""}
