\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply}{\section{intel\-:\-:hexl\-:\-:fpga\-:\-:Object\-\_\-\-Dyadic\-Multiply Struct Reference}
\label{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply}\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply}}
}


struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply}{Object\-\_\-\-Dyadic\-Multiply} Stores the parameters for the multiplication  




{\ttfamily \#include $<$fpga.\-h$>$}

Inheritance diagram for intel\-:\-:hexl\-:\-:fpga\-:\-:Object\-\_\-\-Dyadic\-Multiply\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_a168d5a114faaab094ef85324293ea86e}{Object\-\_\-\-Dyadic\-Multiply} (uint64\-\_\-t $\ast$results, const uint64\-\_\-t $\ast$operand1, const uint64\-\_\-t $\ast$operand2, uint64\-\_\-t n, const uint64\-\_\-t $\ast$moduli, uint64\-\_\-t n\-\_\-moduli, bool fence=false)
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint64\-\_\-t $\ast$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_a89aa54444543557280ff1ebcd250a605}{results\-\_\-}
\item 
const uint64\-\_\-t $\ast$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_af4fecd5061fed1e44ff810d214d9bd73}{operand1\-\_\-}
\item 
const uint64\-\_\-t $\ast$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_a6593688f27a8830c1bb8ce0918db40cd}{operand2\-\_\-}
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_a836ee7996c0ab56d069fce808e9a58e4}{n\-\_\-}
\item 
const uint64\-\_\-t $\ast$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_a9cf828fe97ff3a03e38597bb9ed8ecf5}{moduli\-\_\-}
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_ac3d5d1a291f486d9ca341f2f88ed772e}{n\-\_\-moduli\-\_\-}
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}
struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply}{Object\-\_\-\-Dyadic\-Multiply} Stores the parameters for the multiplication 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt out}  & {\em result} & stores the multiplication result \\
\hline
\mbox{\tt in}  & {\em operand1} & stores the first operand for the multiplication \\
\hline
\mbox{\tt in}  & {\em operand2} & stores the second operand for the multiplication \\
\hline
\mbox{\tt in}  & {\em n} & polynomial size \\
\hline
\mbox{\tt in}  & {\em moduli} & vector of moduli \\
\hline
\mbox{\tt in}  & {\em n\-\_\-moduli} & size of the vector of moduli \\
\hline
\end{DoxyParams}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_a168d5a114faaab094ef85324293ea86e}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply}!Object\-\_\-\-Dyadic\-Multiply@{Object\-\_\-\-Dyadic\-Multiply}}
\index{Object\-\_\-\-Dyadic\-Multiply@{Object\-\_\-\-Dyadic\-Multiply}!intel::hexl::fpga::Object_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{Object\-\_\-\-Dyadic\-Multiply}]{\setlength{\rightskip}{0pt plus 5cm}intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply\-::\-Object\-\_\-\-Dyadic\-Multiply (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t $\ast$}]{results, }
\item[{const uint64\-\_\-t $\ast$}]{operand1, }
\item[{const uint64\-\_\-t $\ast$}]{operand2, }
\item[{uint64\-\_\-t}]{n, }
\item[{const uint64\-\_\-t $\ast$}]{moduli, }
\item[{uint64\-\_\-t}]{n\-\_\-moduli, }
\item[{bool}]{fence = {\ttfamily false}}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [explicit]}}}\label{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_a168d5a114faaab094ef85324293ea86e}


\subsection{Member Data Documentation}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_a9cf828fe97ff3a03e38597bb9ed8ecf5}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply}!moduli\-\_\-@{moduli\-\_\-}}
\index{moduli\-\_\-@{moduli\-\_\-}!intel::hexl::fpga::Object_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{moduli\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}const uint64\-\_\-t$\ast$ intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply\-::moduli\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_a9cf828fe97ff3a03e38597bb9ed8ecf5}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_a836ee7996c0ab56d069fce808e9a58e4}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply}!n\-\_\-@{n\-\_\-}}
\index{n\-\_\-@{n\-\_\-}!intel::hexl::fpga::Object_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{n\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply\-::n\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_a836ee7996c0ab56d069fce808e9a58e4}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_ac3d5d1a291f486d9ca341f2f88ed772e}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply}!n\-\_\-moduli\-\_\-@{n\-\_\-moduli\-\_\-}}
\index{n\-\_\-moduli\-\_\-@{n\-\_\-moduli\-\_\-}!intel::hexl::fpga::Object_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{n\-\_\-moduli\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply\-::n\-\_\-moduli\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_ac3d5d1a291f486d9ca341f2f88ed772e}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_af4fecd5061fed1e44ff810d214d9bd73}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply}!operand1\-\_\-@{operand1\-\_\-}}
\index{operand1\-\_\-@{operand1\-\_\-}!intel::hexl::fpga::Object_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{operand1\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}const uint64\-\_\-t$\ast$ intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply\-::operand1\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_af4fecd5061fed1e44ff810d214d9bd73}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_a6593688f27a8830c1bb8ce0918db40cd}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply}!operand2\-\_\-@{operand2\-\_\-}}
\index{operand2\-\_\-@{operand2\-\_\-}!intel::hexl::fpga::Object_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{operand2\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}const uint64\-\_\-t$\ast$ intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply\-::operand2\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_a6593688f27a8830c1bb8ce0918db40cd}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_a89aa54444543557280ff1ebcd250a605}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply}!results\-\_\-@{results\-\_\-}}
\index{results\-\_\-@{results\-\_\-}!intel::hexl::fpga::Object_DyadicMultiply@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply}}
\subsubsection[{results\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t$\ast$ intel\-::hexl\-::fpga\-::\-Object\-\_\-\-Dyadic\-Multiply\-::results\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_a89aa54444543557280ff1ebcd250a605}


The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{fpga_8h}{fpga.\-h}\end{DoxyCompactItemize}
