// Seed: 3768412561
module module_0 (
    output tri0 id_0,
    output wire id_1
);
  assign id_1 = id_3;
  wire id_4;
  tri1 id_5;
  tri0 id_6;
  assign id_0 = 1;
  wire id_7 = ~(1 > 1 && id_3 === 1 - id_6 && 1 % id_5 == 1 - id_5);
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output wire id_3,
    output wire id_4,
    output wor id_5,
    output wand id_6,
    output supply0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    output tri0 id_10,
    output tri1 id_11,
    output tri0 id_12
    , id_19,
    output tri id_13,
    input tri id_14,
    input uwire id_15,
    input uwire id_16,
    output wire id_17
);
  wire id_20;
  module_0(
      id_5, id_1
  );
endmodule
