<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RUR_NatsuRobo2022: STM32F4xx_System_Private_Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RUR_NatsuRobo2022
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">STM32F4xx_System_Private_Macros<div class="ingroups"><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group__stm32f4xx__system.html">Stm32f4xx_system</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for STM32F4xx_System_Private_Macros:</div>
<div class="dyncontent">
<div class="center"><img src="group___s_t_m32_f4xx___system___private___macros.png" border="0" usemap="#agroup______s__t__m32__f4xx______system______private______macros" alt=""/></div>
<map name="agroup______s__t__m32__f4xx______system______private______macros" id="agroup______s__t__m32__f4xx______system______private______macros">
<area shape="rect" title=" " alt="" coords="188,5,379,45"/>
<area shape="rect" href="group__stm32f4xx__system.html" title=" " alt="" coords="5,13,140,38"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6bc72f2260d82a7237304bb68b38c93d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___macros.html#ga6bc72f2260d82a7237304bb68b38c93d">RCC_CFGR_HPRE_DIVx</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td></tr>
<tr class="separator:ga6bc72f2260d82a7237304bb68b38c93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986ca3ebbab896e25976e7d8516c1e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___macros.html#ga986ca3ebbab896e25976e7d8516c1e70">RCC_CFGR_PPRE1_DIVx</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a></td></tr>
<tr class="separator:ga986ca3ebbab896e25976e7d8516c1e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9688be94926effba99b609a6ae749a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___macros.html#ga9688be94926effba99b609a6ae749a80">RCC_CFGR_PPRE2_DIVx</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a></td></tr>
<tr class="separator:ga9688be94926effba99b609a6ae749a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc72f2260d82a7237304bb68b38c93d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___macros.html#ga6bc72f2260d82a7237304bb68b38c93d">RCC_CFGR_HPRE_DIVx</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td></tr>
<tr class="separator:ga6bc72f2260d82a7237304bb68b38c93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986ca3ebbab896e25976e7d8516c1e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___macros.html#ga986ca3ebbab896e25976e7d8516c1e70">RCC_CFGR_PPRE1_DIVx</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a></td></tr>
<tr class="separator:ga986ca3ebbab896e25976e7d8516c1e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9688be94926effba99b609a6ae749a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___macros.html#ga9688be94926effba99b609a6ae749a80">RCC_CFGR_PPRE2_DIVx</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a></td></tr>
<tr class="separator:ga9688be94926effba99b609a6ae749a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc72f2260d82a7237304bb68b38c93d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___macros.html#ga6bc72f2260d82a7237304bb68b38c93d">RCC_CFGR_HPRE_DIVx</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td></tr>
<tr class="separator:ga6bc72f2260d82a7237304bb68b38c93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986ca3ebbab896e25976e7d8516c1e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___macros.html#ga986ca3ebbab896e25976e7d8516c1e70">RCC_CFGR_PPRE1_DIVx</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></td></tr>
<tr class="separator:ga986ca3ebbab896e25976e7d8516c1e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9688be94926effba99b609a6ae749a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___macros.html#ga9688be94926effba99b609a6ae749a80">RCC_CFGR_PPRE2_DIVx</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a></td></tr>
<tr class="separator:ga9688be94926effba99b609a6ae749a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc72f2260d82a7237304bb68b38c93d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___macros.html#ga6bc72f2260d82a7237304bb68b38c93d">RCC_CFGR_HPRE_DIVx</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td></tr>
<tr class="separator:ga6bc72f2260d82a7237304bb68b38c93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986ca3ebbab896e25976e7d8516c1e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___macros.html#ga986ca3ebbab896e25976e7d8516c1e70">RCC_CFGR_PPRE1_DIVx</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></td></tr>
<tr class="separator:ga986ca3ebbab896e25976e7d8516c1e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9688be94926effba99b609a6ae749a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_m32_f4xx___system___private___macros.html#ga9688be94926effba99b609a6ae749a80">RCC_CFGR_PPRE2_DIVx</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a></td></tr>
<tr class="separator:ga9688be94926effba99b609a6ae749a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga6bc72f2260d82a7237304bb68b38c93d" name="ga6bc72f2260d82a7237304bb68b38c93d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bc72f2260d82a7237304bb68b38c93d">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIVx <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIVx&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="system__stm32f4xx__hse_8c_source.html#l00364">364</a> of file <a class="el" href="system__stm32f4xx__hse_8c_source.html">system_stm32f4xx_hse.c</a>.</p>

</div>
</div>
<a id="ga6bc72f2260d82a7237304bb68b38c93d" name="ga6bc72f2260d82a7237304bb68b38c93d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bc72f2260d82a7237304bb68b38c93d">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIVx <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIVx&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="system__stm32f4xx__hsi_8c_source.html#l00364">364</a> of file <a class="el" href="system__stm32f4xx__hsi_8c_source.html">system_stm32f4xx_hsi.c</a>.</p>

</div>
</div>
<a id="ga6bc72f2260d82a7237304bb68b38c93d" name="ga6bc72f2260d82a7237304bb68b38c93d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bc72f2260d82a7237304bb68b38c93d">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIVx <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIVx&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="system__stm32f4xx__pll__hse_8c_source.html#l00433">433</a> of file <a class="el" href="system__stm32f4xx__pll__hse_8c_source.html">system_stm32f4xx_pll_hse.c</a>.</p>

</div>
</div>
<a id="ga6bc72f2260d82a7237304bb68b38c93d" name="ga6bc72f2260d82a7237304bb68b38c93d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bc72f2260d82a7237304bb68b38c93d">&#9670;&nbsp;</a></span>RCC_CFGR_HPRE_DIVx <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_HPRE_DIVx&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="system__stm32f4xx__pll__hsi_8c_source.html#l00418">418</a> of file <a class="el" href="system__stm32f4xx__pll__hsi_8c_source.html">system_stm32f4xx_pll_hsi.c</a>.</p>

</div>
</div>
<a id="ga986ca3ebbab896e25976e7d8516c1e70" name="ga986ca3ebbab896e25976e7d8516c1e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga986ca3ebbab896e25976e7d8516c1e70">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_DIVx <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIVx&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="system__stm32f4xx__hse_8c_source.html#l00369">369</a> of file <a class="el" href="system__stm32f4xx__hse_8c_source.html">system_stm32f4xx_hse.c</a>.</p>

</div>
</div>
<a id="ga986ca3ebbab896e25976e7d8516c1e70" name="ga986ca3ebbab896e25976e7d8516c1e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga986ca3ebbab896e25976e7d8516c1e70">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_DIVx <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIVx&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="system__stm32f4xx__hsi_8c_source.html#l00369">369</a> of file <a class="el" href="system__stm32f4xx__hsi_8c_source.html">system_stm32f4xx_hsi.c</a>.</p>

</div>
</div>
<a id="ga986ca3ebbab896e25976e7d8516c1e70" name="ga986ca3ebbab896e25976e7d8516c1e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga986ca3ebbab896e25976e7d8516c1e70">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_DIVx <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIVx&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="system__stm32f4xx__pll__hse_8c_source.html#l00438">438</a> of file <a class="el" href="system__stm32f4xx__pll__hse_8c_source.html">system_stm32f4xx_pll_hse.c</a>.</p>

</div>
</div>
<a id="ga986ca3ebbab896e25976e7d8516c1e70" name="ga986ca3ebbab896e25976e7d8516c1e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga986ca3ebbab896e25976e7d8516c1e70">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE1_DIVx <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE1_DIVx&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="system__stm32f4xx__pll__hsi_8c_source.html#l00423">423</a> of file <a class="el" href="system__stm32f4xx__pll__hsi_8c_source.html">system_stm32f4xx_pll_hsi.c</a>.</p>

</div>
</div>
<a id="ga9688be94926effba99b609a6ae749a80" name="ga9688be94926effba99b609a6ae749a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9688be94926effba99b609a6ae749a80">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_DIVx <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIVx&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="system__stm32f4xx__hse_8c_source.html#l00374">374</a> of file <a class="el" href="system__stm32f4xx__hse_8c_source.html">system_stm32f4xx_hse.c</a>.</p>

</div>
</div>
<a id="ga9688be94926effba99b609a6ae749a80" name="ga9688be94926effba99b609a6ae749a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9688be94926effba99b609a6ae749a80">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_DIVx <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIVx&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="system__stm32f4xx__hsi_8c_source.html#l00374">374</a> of file <a class="el" href="system__stm32f4xx__hsi_8c_source.html">system_stm32f4xx_hsi.c</a>.</p>

</div>
</div>
<a id="ga9688be94926effba99b609a6ae749a80" name="ga9688be94926effba99b609a6ae749a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9688be94926effba99b609a6ae749a80">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_DIVx <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIVx&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="system__stm32f4xx__pll__hse_8c_source.html#l00443">443</a> of file <a class="el" href="system__stm32f4xx__pll__hse_8c_source.html">system_stm32f4xx_pll_hse.c</a>.</p>

</div>
</div>
<a id="ga9688be94926effba99b609a6ae749a80" name="ga9688be94926effba99b609a6ae749a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9688be94926effba99b609a6ae749a80">&#9670;&nbsp;</a></span>RCC_CFGR_PPRE2_DIVx <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR_PPRE2_DIVx&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="system__stm32f4xx__pll__hsi_8c_source.html#l00428">428</a> of file <a class="el" href="system__stm32f4xx__pll__hsi_8c_source.html">system_stm32f4xx_pll_hsi.c</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
