<html>
<head>
<meta charset="UTF-8">
<title>Vl-loadconfig</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL____VL-LOADCONFIG">Click for Vl-loadconfig in the Full Manual</a></h3>

<p>Options for how to load Verilog modules.</p><p>This is a product type introduced by <a href="FTY____DEFPROD.html">defprod</a>.</p> 
<h5>Fields</h5> 
<dl>
<dt>edition — <a href="VL____VL-EDITION-P.html">vl-edition-p</a>
</dt> 
<dd>Which standard are we implementing, e.g., IEEE Std 
                    1364-2005 (Verilog) or IEEE Std 
                    1800-2012 (SystemVerilog).</dd> 
 
<dt>strictp — <a href="ACL2____BOOLEANP.html">booleanp</a>
</dt> 
<dd>VL normally implements certain extensions of the Verilog 
                    standard like <span class="v">//+VL</span> comments.  Turning on strict mode 
                    will disable these extensions and instruct VL to implement 
                    the standard more strictly.</dd> 
 
<dt>start-files — <a href="ACL2____STRING-LISTP.html">string-listp</a>
</dt> 
<dd>A list of file names (not module names) that you want to 
                    load; <a href="VL____VL-LOAD.html">vl-load</a> begins by trying to read, preprocess, 
                    lex, and parse the contents of these files.</dd> 
 
<dt>start-names — <a href="ACL2____STRING-LISTP.html">string-listp</a>
</dt> 
<dd>Instead of (or in addition to) explicitly providing the 
                    <span class="v">start-files</span>, you can also provide a list of 
                    description names that you want to load (e.g., names of 
                    modules, packages, interfaces, programs, etc.).  <a href="VL____VL-LOAD.html">vl-load</a> will look for these descriptions in the search 
                    path, unless they happen to get loaded while processing the 
                    <span class="v">start-files</span>.</dd> 
 
<dt>search-path — <a href="ACL2____STRING-LISTP.html">string-listp</a>
</dt> 
<dd>A list of directories to search (in order) for descriptions 
                    in <span class="v">start-modnames</span> that were in the <span class="v">start-files</span>, 
                    and for missing modules.  This is similar to "library 
                    directories" in tools like Verilog-XL and NCVerilog.</dd> 
 
<dt>search-exts — <a href="ACL2____STRING-LISTP.html">string-listp</a>
</dt> 
<dd>List of file extensions to search (in order) to find files 
                    in the <span class="v">search-path</span>.  The default is <span class="v">("v")</span>, 
                    meaning that only files like <span class="v">foo.v</span> are considered.</dd> 
 
<dt>include-dirs — <a href="ACL2____STRING-LISTP.html">string-listp</a>
</dt> 
<dd>A list of directories that will be searched (in order) when 
                    <span class="v">`include</span> directives are encountered.  This is similar 
                    to the "include directories" for Verilog-XL.  Any 
                    includes with relative path names are searched for in (1) 
                    the current directory, then (2) these include dirs, in the 
                    specified order.</dd> 
 
<dt>defines — <a href="VL____VL-DEFINES.html">vl-defines</a>
</dt> 
<dd>A list of initial definitions (i.e., <span class="v">`define</span>s) that 
                    will be given to the <a href="VL____PREPROCESSOR.html">preprocessor</a>.  You may want to 
                    see <a href="VL____VL-MAKE-INITIAL-DEFINES.html">vl-make-initial-defines</a>, and you should probably 
                    be aware of the <a href="VL____SCOPE-OF-DEFINES.html">scope-of-defines</a>.</dd> 
 
<dt>plusargs — <a href="ACL2____STRING-LISTP.html">string-listp</a>
</dt> 
<dd>List of plusargs for functions like <span class="v">$test$plusargs</span>. 
                    These should have no leading <span class="v">+</span> characters.  For 
                    instance, using <span class="v">:plusargs (<a href="COMMON-LISP____LIST.html">list</a> "foo" "bar")</span> is 
                    intended to be equivalent to passing <span class="v">+foo +bar</span> to a 
                    Verilog simulator as command-line options.</dd> 
 
<dt>filemapp — <a href="ACL2____BOOLEANP.html">booleanp</a>
</dt> 
<dd>This flag controls whether a <a href="VL____VL-FILEMAP-P.html">vl-filemap-p</a> will be 
                    constructed for the files we have loaded.  You may wish to 
                    turn this off to save some memory.</dd> 
 
<dt>debugp — <a href="ACL2____BOOLEANP.html">booleanp</a>
</dt> 
<dd>Enable high-level loader debugging features that may be 
                    expensive.</dd> 
 
<dt>flush-tries — <a href="ACL2____POSP.html">posp</a>
</dt> 
<dd>How many rounds of <a href="VL____VL-FLUSH-OUT-DESCRIPTIONS.html">vl-flush-out-descriptions</a> are 
                    allowed.</dd> 
 
<dt>mintime — <span class="tt">mintime</span>
</dt> 
<dd>Minimum time threshold for performance messages.</dd> 
 
</dl>
</body>
</html>
