<root><simulation><result_generated_time />2023-05-17 19:49:02<layer><layer_spec />{'B': 1, 'K': 32, 'C': 3, 'OY': 150, 'OX': 150, 'IY': 301, 'IX': 301, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />19440000<total_data_size_element />{'W': 864, 'I': 271803, 'O': 720000}<total_data_reuse />{'W': 22500, 'I': 71.52238937760069, 'O': 27}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'K_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [24, 1, 1], 'I': [90, 1, 1], 'O': [240, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 30)]], [[('C', 3), ('K', 8)], []], [], []]<I />[[[('K', 8)], []], [[('C', 3)], [('OY', 30)]], [], []]<O />[[[('C', 3)], []], [[('K', 8)], [('OY', 30)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 6), ('FX', 3)], [('FY', 3), ('K', 2), ('K', 2), ('OX', 5), ('OX', 5), ('OY', 5)], []]<I />[[('OX', 6), ('FX', 3), ('FY', 3), ('K', 2), ('K', 2)], [('OX', 5), ('OX', 5), ('OY', 5)], []]<O />[[('OX', 6), ('FX', 3), ('FY', 3)], [('K', 2), ('K', 2), ('OX', 5), ('OX', 5), ('OY', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [30.0, 6, 125, 1], 'I': [8.0, 8.82, 1.01, 1.0], 'O': [3.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 6912, 6912], 'I': [312, 2174424, 2174424], 'O': [48, 5760000, 5760000], 'O_partial': [48, 0, 0], 'O_final': [0, 5760000, 5760000]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.61, 0.06, 0.0], 'O': [0.09, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.24, 0.0], 'I': [0.61, 0.24, 0.0], 'O': [0.09, 0.24, 0.0]}<effective_mem_size_bit />{'W': [8, 6912, 6912], 'I': [312, 2174424, 2174424], 'O': [48, 2880000, 5760000], 'O_partial': [48, 0, 0], 'O_final': [0, 2880000, 5760000]}<total_unit_count />{'W': [720, 24, 1, 1], 'I': [720, 90, 1, 1], 'O': [720, 240, 1, 1]}<unique_unit_count />{'W': [24, 24, 1, 1], 'I': [90, 90, 1, 1], 'O': [240, 240, 1, 1]}<duplicate_unit_count />{'W': [30.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[108000, 108000], [108000, 864], [864, 0]]<I />[[2430000, 275415], [275415, 271803], [271803, 0]]<O />[[(5760000, 6480000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(5760000, 6480000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[13500, 13500], [1688, 14], [3, 0]]<I />[[303750, 34427], [4303, 4247], [1062, 0]]<O />[[(720000, 810000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([720000, 810000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />19440000<idle />8208000</mac_count></basic_info><energy><total_energy />42915352.1<mem_energy_breakdown><W />[9.5, 178.9, 4.5]<I />[114.6, 847.6, 1414.1]<O />[567.5, 2229.6, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />42495840.0<idle_MAC />410400.0<total />42906240.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5084<utilization_without_data_loading />0.574<utilization_spatial />0.7031<utilization_temporal_with_data_loading />0.7231<mac_utilize_temporal_without_data_loading />0.8163</mac_array_utilization><latency><latency_cycle_with_data_loading />37339<latency_cycle_without_data_loading />33076<ideal_computing_cycle />27000<data_loading><load_cycle_total />4263<load_cycle_individual />{'W': [2, 14, 0], 'I': [55, 4247, 0]}<load_cycle_combined />{'W': 14, 'I': 4247}</data_loading><mem_stalling><mem_stall_cycle_total />6076<mem_stall_cycle_individual />{'W': [[-26999], [-26982, -25483], [-27000, -27000]], 'I': [[-26999], [-124, 6076], [-27000, -27000]], 'O': [[-27000], [-26500, -16000], [-15750, -24188]]}<mem_stall_cycle_shared />{'W': [[-26999], [-26982, 6076], [0, 0]], 'I': [[-26999], [-124, 6076], [0, 0]], 'O': [[-27000], [-26500, -16000], [-15750, -24188]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 6912, 6912], 'I': [312, 2174424, 2174424], 'O': [48, 5760000, 5760000], 'O_partial': [48, 0, 0], 'O_final': [0, 5760000, 5760000]}<data_size_each_level_total />{'W': [576, 6912, 6912], 'I': [28080, 2174424, 2174424], 'O': [11520, 5760000, 5760000]}<loop_cycles_each_level />{'W': [18, 27000, 27000], 'I': [216, 27000, 27000], 'O': [54, 27000, 27000]}<top_ir_loop_size />{'W': [1, 125, 1], 'I': [36, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.3], [32.0, 0.3], [0.3, 0.3]], 'I': [[8.0, 1.4], [130.0, 80.5], [80.5, 80.5]], 'O': [[8.0, 0.9], [213.3, 213.3], [213.3, 213.3]]}<req_inst_mem_bw />{'W': [[8.0, 1.3], [32.0, 32.0], [32.0, 0.3]], 'I': [[8.0, 52.0], [4680.0, 80.5], [80.5, 80.5]], 'O': [[8.0, 8.0], [1920.0, 213.3], [213.3, 213.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.3], [32.0, 0.3], [0.3, 0]], 'I': [[8.0, 52.0], [4680.0, 80.5], [80.5, 0]], 'O': [[8.0, 0.9], [213.3, 213.3], [213.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.3], [4925.3, 294.1], [80.8, 213.3]], 'I': [[8.0, 52.0], [4925.3, 294.1], [80.8, 213.3]], 'O': [[8.0, 0.9], [4925.3, 294.1], [80.8, 213.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 27000], [18, 18, 1500], [27000, 27000, 1]], 'I': [[1, 1, 27000], [6, 216, 125], [27000, 27000, 1]], 'O': [[1, 1, 27000], [54, 54, 500], [27000, 27000, 1]]}<trans_time_real />{'W': [[0, 1, 27000], [[0, 18, 1500], [1, 18, 1500]], [[14, 27000, 1], [3, 27000, 1]]], 'I': [[0, 1, 27000], [[5, 216, 125], [55, 216, 125]], [[4247, 27000, 1], [1062, 27000, 1]]], 'O': [[0, 1, 27000], [[1, 54, 500], [22, 54, 500]], [[11250, 27000, 1], [2812, 27000, 1]]]}<single_stall_cycle />{'W': [[-1], [-18, -17], [-26986, -26997]], 'I': [[-1], [-1, 49], [-22753, -25938]], 'O': [[-1], [-53, -32], [-15750, -24188]]}<single_stall_count />{'W': [26999, 1499, 0], 'I': [26999, 124, 0], 'O': [27000, 500, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}, 1: {'W': [1499, 0], 'I': [744, 0], 'O': [11000, 11250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-27000, -27000], [-15750, -27000]], 1: [[-24757, -27000], [-16000, -15750]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>