library ieee;
use ieee.std_logic_1164.all;
entity cordich is
  generic (
    n: integer := 16;
    stages: integer := 16
  );
  port (
    W: in std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n downto 0);
    X, Y: in std_logic_vector (n + 1 downto 0);
    G: out std_logic_vector (stages + 1 * n + 3 + stages + 1 * stages / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n + 1 downto 0)
  );
end cordich;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n6198_o : std_logic;
  signal n6199_o : std_logic;
  signal n6200_o : std_logic;
  signal n6201_o : std_logic;
  signal n6202_o : std_logic;
  signal n6203_o : std_logic;
  signal n6204_o : std_logic;
  signal n6205_o : std_logic;
  signal n6206_o : std_logic;
  signal n6207_o : std_logic_vector (2 downto 0);
begin
  o <= n6207_o;
  -- vhdl_source/peres.vhdl:13:17
  n6198_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n6199_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n6200_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n6201_o <= n6199_o xor n6200_o;
  -- vhdl_source/peres.vhdl:15:17
  n6202_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n6203_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n6204_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n6205_o <= n6203_o and n6204_o;
  -- vhdl_source/peres.vhdl:15:21
  n6206_o <= n6202_o xor n6205_o;
  n6207_o <= n6198_o & n6201_o & n6206_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_in_place_18;

architecture rtl of add_in_place_18 is
  signal s1_a : std_logic_vector (17 downto 0);
  signal s1_b : std_logic_vector (17 downto 0);
  signal s2_mid : std_logic_vector (17 downto 0);
  signal s2_a : std_logic_vector (17 downto 0);
  signal s2_b : std_logic_vector (17 downto 0);
  signal s3_mid : std_logic_vector (17 downto 0);
  signal s3_a : std_logic_vector (17 downto 0);
  signal s3_b : std_logic_vector (17 downto 0);
  signal s4_mid : std_logic_vector (17 downto 0);
  signal s4_a : std_logic_vector (17 downto 0);
  signal s4_b : std_logic_vector (17 downto 0);
  signal s5_mid : std_logic_vector (17 downto 0);
  signal s5_a : std_logic_vector (17 downto 0);
  signal s5_b : std_logic_vector (17 downto 0);
  signal s6_a : std_logic_vector (17 downto 0);
  signal s6_b : std_logic_vector (17 downto 0);
  signal n5259_o : std_logic;
  signal n5260_o : std_logic;
  signal n5261_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n5262 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5265_o : std_logic;
  signal n5266_o : std_logic;
  signal n5267_o : std_logic;
  signal n5268_o : std_logic;
  signal n5269_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n5270 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5273_o : std_logic;
  signal n5274_o : std_logic;
  signal n5275_o : std_logic;
  signal n5276_o : std_logic;
  signal n5277_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n5278 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5281_o : std_logic;
  signal n5282_o : std_logic;
  signal n5283_o : std_logic;
  signal n5284_o : std_logic;
  signal n5285_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n5286 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5289_o : std_logic;
  signal n5290_o : std_logic;
  signal n5291_o : std_logic;
  signal n5292_o : std_logic;
  signal n5293_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n5294 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5297_o : std_logic;
  signal n5298_o : std_logic;
  signal n5299_o : std_logic;
  signal n5300_o : std_logic;
  signal n5301_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n5302 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5305_o : std_logic;
  signal n5306_o : std_logic;
  signal n5307_o : std_logic;
  signal n5308_o : std_logic;
  signal n5309_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n5310 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5313_o : std_logic;
  signal n5314_o : std_logic;
  signal n5315_o : std_logic;
  signal n5316_o : std_logic;
  signal n5317_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n5318 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5321_o : std_logic;
  signal n5322_o : std_logic;
  signal n5323_o : std_logic;
  signal n5324_o : std_logic;
  signal n5325_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n5326 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5329_o : std_logic;
  signal n5330_o : std_logic;
  signal n5331_o : std_logic;
  signal n5332_o : std_logic;
  signal n5333_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n5334 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5337_o : std_logic;
  signal n5338_o : std_logic;
  signal n5339_o : std_logic;
  signal n5340_o : std_logic;
  signal n5341_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n5342 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5345_o : std_logic;
  signal n5346_o : std_logic;
  signal n5347_o : std_logic;
  signal n5348_o : std_logic;
  signal n5349_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n5350 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5353_o : std_logic;
  signal n5354_o : std_logic;
  signal n5355_o : std_logic;
  signal n5356_o : std_logic;
  signal n5357_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n5358 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5361_o : std_logic;
  signal n5362_o : std_logic;
  signal n5363_o : std_logic;
  signal n5364_o : std_logic;
  signal n5365_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n5366 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5369_o : std_logic;
  signal n5370_o : std_logic;
  signal n5371_o : std_logic;
  signal n5372_o : std_logic;
  signal n5373_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n5374 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5377_o : std_logic;
  signal n5378_o : std_logic;
  signal n5379_o : std_logic;
  signal n5380_o : std_logic;
  signal n5381_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n5382 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5385_o : std_logic;
  signal n5386_o : std_logic;
  signal n5387_o : std_logic;
  signal n5388_o : std_logic;
  signal n5389_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_n5390 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n5393_o : std_logic;
  signal n5394_o : std_logic;
  signal n5395_o : std_logic;
  signal n5396_o : std_logic;
  signal n5397_o : std_logic;
  signal n5398_o : std_logic;
  signal n5399_o : std_logic;
  signal n5400_o : std_logic;
  signal n5401_o : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_n5402 : std_logic_vector (1 downto 0);
  signal gen2_n17_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5405_o : std_logic;
  signal n5406_o : std_logic;
  signal n5407_o : std_logic;
  signal n5408_o : std_logic;
  signal n5409_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n5410 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5413_o : std_logic;
  signal n5414_o : std_logic;
  signal n5415_o : std_logic;
  signal n5416_o : std_logic;
  signal n5417_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n5418 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5421_o : std_logic;
  signal n5422_o : std_logic;
  signal n5423_o : std_logic;
  signal n5424_o : std_logic;
  signal n5425_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n5426 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5429_o : std_logic;
  signal n5430_o : std_logic;
  signal n5431_o : std_logic;
  signal n5432_o : std_logic;
  signal n5433_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n5434 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5437_o : std_logic;
  signal n5438_o : std_logic;
  signal n5439_o : std_logic;
  signal n5440_o : std_logic;
  signal n5441_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n5442 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5445_o : std_logic;
  signal n5446_o : std_logic;
  signal n5447_o : std_logic;
  signal n5448_o : std_logic;
  signal n5449_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n5450 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5453_o : std_logic;
  signal n5454_o : std_logic;
  signal n5455_o : std_logic;
  signal n5456_o : std_logic;
  signal n5457_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n5458 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5461_o : std_logic;
  signal n5462_o : std_logic;
  signal n5463_o : std_logic;
  signal n5464_o : std_logic;
  signal n5465_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n5466 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5469_o : std_logic;
  signal n5470_o : std_logic;
  signal n5471_o : std_logic;
  signal n5472_o : std_logic;
  signal n5473_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n5474 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5477_o : std_logic;
  signal n5478_o : std_logic;
  signal n5479_o : std_logic;
  signal n5480_o : std_logic;
  signal n5481_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n5482 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5485_o : std_logic;
  signal n5486_o : std_logic;
  signal n5487_o : std_logic;
  signal n5488_o : std_logic;
  signal n5489_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n5490 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5493_o : std_logic;
  signal n5494_o : std_logic;
  signal n5495_o : std_logic;
  signal n5496_o : std_logic;
  signal n5497_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n5498 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5501_o : std_logic;
  signal n5502_o : std_logic;
  signal n5503_o : std_logic;
  signal n5504_o : std_logic;
  signal n5505_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n5506 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5509_o : std_logic;
  signal n5510_o : std_logic;
  signal n5511_o : std_logic;
  signal n5512_o : std_logic;
  signal n5513_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n5514 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5517_o : std_logic;
  signal n5518_o : std_logic;
  signal n5519_o : std_logic;
  signal n5520_o : std_logic;
  signal n5521_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n5522 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n5525_o : std_logic;
  signal n5526_o : std_logic;
  signal n5527_o : std_logic_vector (1 downto 0);
  signal n5528_o : std_logic;
  signal n5529_o : std_logic;
  signal n5530_o : std_logic;
  signal n5531_o : std_logic_vector (1 downto 0);
  signal n5532_o : std_logic;
  signal n5533_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n5534 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5537_o : std_logic;
  signal n5538_o : std_logic;
  signal n5539_o : std_logic;
  signal n5540_o : std_logic;
  signal n5541_o : std_logic;
  signal n5542_o : std_logic_vector (1 downto 0);
  signal n5543_o : std_logic;
  signal n5544_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n5545 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5548_o : std_logic;
  signal n5549_o : std_logic;
  signal n5550_o : std_logic;
  signal n5551_o : std_logic;
  signal n5552_o : std_logic;
  signal n5553_o : std_logic_vector (1 downto 0);
  signal n5554_o : std_logic;
  signal n5555_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n5556 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5559_o : std_logic;
  signal n5560_o : std_logic;
  signal n5561_o : std_logic;
  signal n5562_o : std_logic;
  signal n5563_o : std_logic;
  signal n5564_o : std_logic_vector (1 downto 0);
  signal n5565_o : std_logic;
  signal n5566_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n5567 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5570_o : std_logic;
  signal n5571_o : std_logic;
  signal n5572_o : std_logic;
  signal n5573_o : std_logic;
  signal n5574_o : std_logic;
  signal n5575_o : std_logic_vector (1 downto 0);
  signal n5576_o : std_logic;
  signal n5577_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n5578 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5581_o : std_logic;
  signal n5582_o : std_logic;
  signal n5583_o : std_logic;
  signal n5584_o : std_logic;
  signal n5585_o : std_logic;
  signal n5586_o : std_logic_vector (1 downto 0);
  signal n5587_o : std_logic;
  signal n5588_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n5589 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5592_o : std_logic;
  signal n5593_o : std_logic;
  signal n5594_o : std_logic;
  signal n5595_o : std_logic;
  signal n5596_o : std_logic;
  signal n5597_o : std_logic_vector (1 downto 0);
  signal n5598_o : std_logic;
  signal n5599_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n5600 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5603_o : std_logic;
  signal n5604_o : std_logic;
  signal n5605_o : std_logic;
  signal n5606_o : std_logic;
  signal n5607_o : std_logic;
  signal n5608_o : std_logic_vector (1 downto 0);
  signal n5609_o : std_logic;
  signal n5610_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n5611 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5614_o : std_logic;
  signal n5615_o : std_logic;
  signal n5616_o : std_logic;
  signal n5617_o : std_logic;
  signal n5618_o : std_logic;
  signal n5619_o : std_logic_vector (1 downto 0);
  signal n5620_o : std_logic;
  signal n5621_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n5622 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5625_o : std_logic;
  signal n5626_o : std_logic;
  signal n5627_o : std_logic;
  signal n5628_o : std_logic;
  signal n5629_o : std_logic;
  signal n5630_o : std_logic_vector (1 downto 0);
  signal n5631_o : std_logic;
  signal n5632_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n5633 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5636_o : std_logic;
  signal n5637_o : std_logic;
  signal n5638_o : std_logic;
  signal n5639_o : std_logic;
  signal n5640_o : std_logic;
  signal n5641_o : std_logic_vector (1 downto 0);
  signal n5642_o : std_logic;
  signal n5643_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n5644 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5647_o : std_logic;
  signal n5648_o : std_logic;
  signal n5649_o : std_logic;
  signal n5650_o : std_logic;
  signal n5651_o : std_logic;
  signal n5652_o : std_logic_vector (1 downto 0);
  signal n5653_o : std_logic;
  signal n5654_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n5655 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5658_o : std_logic;
  signal n5659_o : std_logic;
  signal n5660_o : std_logic;
  signal n5661_o : std_logic;
  signal n5662_o : std_logic;
  signal n5663_o : std_logic_vector (1 downto 0);
  signal n5664_o : std_logic;
  signal n5665_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n5666 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5669_o : std_logic;
  signal n5670_o : std_logic;
  signal n5671_o : std_logic;
  signal n5672_o : std_logic;
  signal n5673_o : std_logic;
  signal n5674_o : std_logic_vector (1 downto 0);
  signal n5675_o : std_logic;
  signal n5676_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n5677 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5680_o : std_logic;
  signal n5681_o : std_logic;
  signal n5682_o : std_logic;
  signal n5683_o : std_logic;
  signal n5684_o : std_logic;
  signal n5685_o : std_logic_vector (1 downto 0);
  signal n5686_o : std_logic;
  signal n5687_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n5688 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5691_o : std_logic;
  signal n5692_o : std_logic;
  signal n5693_o : std_logic;
  signal n5694_o : std_logic;
  signal n5695_o : std_logic;
  signal n5696_o : std_logic_vector (1 downto 0);
  signal n5697_o : std_logic;
  signal n5698_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n5699 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5702_o : std_logic;
  signal n5703_o : std_logic;
  signal n5704_o : std_logic;
  signal n5705_o : std_logic;
  signal n5706_o : std_logic;
  signal n5707_o : std_logic_vector (1 downto 0);
  signal n5708_o : std_logic;
  signal n5709_o : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_n5710 : std_logic_vector (2 downto 0);
  signal gen3_n17_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n5713_o : std_logic;
  signal n5714_o : std_logic;
  signal n5715_o : std_logic;
  signal n5716_o : std_logic;
  signal n5717_o : std_logic;
  signal n5718_o : std_logic;
  signal n5719_o : std_logic;
  signal n5720_o : std_logic_vector (1 downto 0);
  signal cnot_4_n5721 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n5724_o : std_logic;
  signal n5725_o : std_logic;
  signal n5726_o : std_logic;
  signal n5727_o : std_logic;
  signal n5728_o : std_logic_vector (1 downto 0);
  signal n5729_o : std_logic;
  signal n5730_o : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_n5731 : std_logic_vector (2 downto 0);
  signal gen4_n16_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5734_o : std_logic;
  signal n5735_o : std_logic;
  signal n5736_o : std_logic;
  signal n5737_o : std_logic;
  signal n5738_o : std_logic;
  signal n5739_o : std_logic_vector (1 downto 0);
  signal n5740_o : std_logic;
  signal n5741_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n5742 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5745_o : std_logic;
  signal n5746_o : std_logic;
  signal n5747_o : std_logic;
  signal n5748_o : std_logic;
  signal n5749_o : std_logic;
  signal n5750_o : std_logic_vector (1 downto 0);
  signal n5751_o : std_logic;
  signal n5752_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n5753 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5756_o : std_logic;
  signal n5757_o : std_logic;
  signal n5758_o : std_logic;
  signal n5759_o : std_logic;
  signal n5760_o : std_logic;
  signal n5761_o : std_logic_vector (1 downto 0);
  signal n5762_o : std_logic;
  signal n5763_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n5764 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5767_o : std_logic;
  signal n5768_o : std_logic;
  signal n5769_o : std_logic;
  signal n5770_o : std_logic;
  signal n5771_o : std_logic;
  signal n5772_o : std_logic_vector (1 downto 0);
  signal n5773_o : std_logic;
  signal n5774_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n5775 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5778_o : std_logic;
  signal n5779_o : std_logic;
  signal n5780_o : std_logic;
  signal n5781_o : std_logic;
  signal n5782_o : std_logic;
  signal n5783_o : std_logic_vector (1 downto 0);
  signal n5784_o : std_logic;
  signal n5785_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n5786 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5789_o : std_logic;
  signal n5790_o : std_logic;
  signal n5791_o : std_logic;
  signal n5792_o : std_logic;
  signal n5793_o : std_logic;
  signal n5794_o : std_logic_vector (1 downto 0);
  signal n5795_o : std_logic;
  signal n5796_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n5797 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5800_o : std_logic;
  signal n5801_o : std_logic;
  signal n5802_o : std_logic;
  signal n5803_o : std_logic;
  signal n5804_o : std_logic;
  signal n5805_o : std_logic_vector (1 downto 0);
  signal n5806_o : std_logic;
  signal n5807_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n5808 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5811_o : std_logic;
  signal n5812_o : std_logic;
  signal n5813_o : std_logic;
  signal n5814_o : std_logic;
  signal n5815_o : std_logic;
  signal n5816_o : std_logic_vector (1 downto 0);
  signal n5817_o : std_logic;
  signal n5818_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n5819 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5822_o : std_logic;
  signal n5823_o : std_logic;
  signal n5824_o : std_logic;
  signal n5825_o : std_logic;
  signal n5826_o : std_logic;
  signal n5827_o : std_logic_vector (1 downto 0);
  signal n5828_o : std_logic;
  signal n5829_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n5830 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5833_o : std_logic;
  signal n5834_o : std_logic;
  signal n5835_o : std_logic;
  signal n5836_o : std_logic;
  signal n5837_o : std_logic;
  signal n5838_o : std_logic_vector (1 downto 0);
  signal n5839_o : std_logic;
  signal n5840_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n5841 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5844_o : std_logic;
  signal n5845_o : std_logic;
  signal n5846_o : std_logic;
  signal n5847_o : std_logic;
  signal n5848_o : std_logic;
  signal n5849_o : std_logic_vector (1 downto 0);
  signal n5850_o : std_logic;
  signal n5851_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n5852 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5855_o : std_logic;
  signal n5856_o : std_logic;
  signal n5857_o : std_logic;
  signal n5858_o : std_logic;
  signal n5859_o : std_logic;
  signal n5860_o : std_logic_vector (1 downto 0);
  signal n5861_o : std_logic;
  signal n5862_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n5863 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5866_o : std_logic;
  signal n5867_o : std_logic;
  signal n5868_o : std_logic;
  signal n5869_o : std_logic;
  signal n5870_o : std_logic;
  signal n5871_o : std_logic_vector (1 downto 0);
  signal n5872_o : std_logic;
  signal n5873_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n5874 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5877_o : std_logic;
  signal n5878_o : std_logic;
  signal n5879_o : std_logic;
  signal n5880_o : std_logic;
  signal n5881_o : std_logic;
  signal n5882_o : std_logic_vector (1 downto 0);
  signal n5883_o : std_logic;
  signal n5884_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n5885 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5888_o : std_logic;
  signal n5889_o : std_logic;
  signal n5890_o : std_logic;
  signal n5891_o : std_logic;
  signal n5892_o : std_logic;
  signal n5893_o : std_logic_vector (1 downto 0);
  signal n5894_o : std_logic;
  signal n5895_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n5896 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5899_o : std_logic;
  signal n5900_o : std_logic;
  signal n5901_o : std_logic;
  signal n5902_o : std_logic;
  signal n5903_o : std_logic;
  signal n5904_o : std_logic_vector (1 downto 0);
  signal n5905_o : std_logic;
  signal n5906_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n5907 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n5910_o : std_logic;
  signal n5911_o : std_logic;
  signal n5912_o : std_logic;
  signal n5913_o : std_logic;
  signal n5914_o : std_logic_vector (1 downto 0);
  signal n5915_o : std_logic;
  signal n5916_o : std_logic;
  signal n5917_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n5918 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5921_o : std_logic;
  signal n5922_o : std_logic;
  signal n5923_o : std_logic;
  signal n5924_o : std_logic;
  signal n5925_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n5926 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5929_o : std_logic;
  signal n5930_o : std_logic;
  signal n5931_o : std_logic;
  signal n5932_o : std_logic;
  signal n5933_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n5934 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5937_o : std_logic;
  signal n5938_o : std_logic;
  signal n5939_o : std_logic;
  signal n5940_o : std_logic;
  signal n5941_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n5942 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5945_o : std_logic;
  signal n5946_o : std_logic;
  signal n5947_o : std_logic;
  signal n5948_o : std_logic;
  signal n5949_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n5950 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5953_o : std_logic;
  signal n5954_o : std_logic;
  signal n5955_o : std_logic;
  signal n5956_o : std_logic;
  signal n5957_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n5958 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5961_o : std_logic;
  signal n5962_o : std_logic;
  signal n5963_o : std_logic;
  signal n5964_o : std_logic;
  signal n5965_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n5966 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5969_o : std_logic;
  signal n5970_o : std_logic;
  signal n5971_o : std_logic;
  signal n5972_o : std_logic;
  signal n5973_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n5974 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5977_o : std_logic;
  signal n5978_o : std_logic;
  signal n5979_o : std_logic;
  signal n5980_o : std_logic;
  signal n5981_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n5982 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5985_o : std_logic;
  signal n5986_o : std_logic;
  signal n5987_o : std_logic;
  signal n5988_o : std_logic;
  signal n5989_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n5990 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n5993_o : std_logic;
  signal n5994_o : std_logic;
  signal n5995_o : std_logic;
  signal n5996_o : std_logic;
  signal n5997_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n5998 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n6001_o : std_logic;
  signal n6002_o : std_logic;
  signal n6003_o : std_logic;
  signal n6004_o : std_logic;
  signal n6005_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n6006 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n6009_o : std_logic;
  signal n6010_o : std_logic;
  signal n6011_o : std_logic;
  signal n6012_o : std_logic;
  signal n6013_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n6014 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n6017_o : std_logic;
  signal n6018_o : std_logic;
  signal n6019_o : std_logic;
  signal n6020_o : std_logic;
  signal n6021_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n6022 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n6025_o : std_logic;
  signal n6026_o : std_logic;
  signal n6027_o : std_logic;
  signal n6028_o : std_logic;
  signal n6029_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n6030 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n6033_o : std_logic;
  signal n6034_o : std_logic;
  signal n6035_o : std_logic;
  signal n6036_o : std_logic;
  signal n6037_o : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_n6038 : std_logic_vector (1 downto 0);
  signal gen5_n16_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n6041_o : std_logic;
  signal n6042_o : std_logic;
  signal n6043_o : std_logic;
  signal n6044_o : std_logic;
  signal n6045_o : std_logic;
  signal n6046_o : std_logic;
  signal n6047_o : std_logic;
  signal n6048_o : std_logic;
  signal n6049_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n6050 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6053_o : std_logic;
  signal n6054_o : std_logic;
  signal n6055_o : std_logic;
  signal n6056_o : std_logic;
  signal n6057_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n6058 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6061_o : std_logic;
  signal n6062_o : std_logic;
  signal n6063_o : std_logic;
  signal n6064_o : std_logic;
  signal n6065_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n6066 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6069_o : std_logic;
  signal n6070_o : std_logic;
  signal n6071_o : std_logic;
  signal n6072_o : std_logic;
  signal n6073_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n6074 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6077_o : std_logic;
  signal n6078_o : std_logic;
  signal n6079_o : std_logic;
  signal n6080_o : std_logic;
  signal n6081_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n6082 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6085_o : std_logic;
  signal n6086_o : std_logic;
  signal n6087_o : std_logic;
  signal n6088_o : std_logic;
  signal n6089_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n6090 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6093_o : std_logic;
  signal n6094_o : std_logic;
  signal n6095_o : std_logic;
  signal n6096_o : std_logic;
  signal n6097_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n6098 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6101_o : std_logic;
  signal n6102_o : std_logic;
  signal n6103_o : std_logic;
  signal n6104_o : std_logic;
  signal n6105_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n6106 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6109_o : std_logic;
  signal n6110_o : std_logic;
  signal n6111_o : std_logic;
  signal n6112_o : std_logic;
  signal n6113_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n6114 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6117_o : std_logic;
  signal n6118_o : std_logic;
  signal n6119_o : std_logic;
  signal n6120_o : std_logic;
  signal n6121_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n6122 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6125_o : std_logic;
  signal n6126_o : std_logic;
  signal n6127_o : std_logic;
  signal n6128_o : std_logic;
  signal n6129_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n6130 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6133_o : std_logic;
  signal n6134_o : std_logic;
  signal n6135_o : std_logic;
  signal n6136_o : std_logic;
  signal n6137_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n6138 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6141_o : std_logic;
  signal n6142_o : std_logic;
  signal n6143_o : std_logic;
  signal n6144_o : std_logic;
  signal n6145_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n6146 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6149_o : std_logic;
  signal n6150_o : std_logic;
  signal n6151_o : std_logic;
  signal n6152_o : std_logic;
  signal n6153_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n6154 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6157_o : std_logic;
  signal n6158_o : std_logic;
  signal n6159_o : std_logic;
  signal n6160_o : std_logic;
  signal n6161_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n6162 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6165_o : std_logic;
  signal n6166_o : std_logic;
  signal n6167_o : std_logic;
  signal n6168_o : std_logic;
  signal n6169_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n6170 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6173_o : std_logic;
  signal n6174_o : std_logic;
  signal n6175_o : std_logic;
  signal n6176_o : std_logic;
  signal n6177_o : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_n6178 : std_logic_vector (1 downto 0);
  signal gen6_n17_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n6181_o : std_logic;
  signal n6182_o : std_logic;
  signal n6183_o : std_logic_vector (17 downto 0);
  signal n6184_o : std_logic_vector (17 downto 0);
  signal n6185_o : std_logic_vector (17 downto 0);
  signal n6186_o : std_logic_vector (17 downto 0);
  signal n6187_o : std_logic_vector (17 downto 0);
  signal n6188_o : std_logic_vector (17 downto 0);
  signal n6189_o : std_logic_vector (17 downto 0);
  signal n6190_o : std_logic_vector (17 downto 0);
  signal n6191_o : std_logic_vector (17 downto 0);
  signal n6192_o : std_logic_vector (17 downto 0);
  signal n6193_o : std_logic_vector (17 downto 0);
  signal n6194_o : std_logic_vector (17 downto 0);
  signal n6195_o : std_logic_vector (17 downto 0);
  signal n6196_o : std_logic_vector (17 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n6183_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n6184_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n6185_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n6186_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n6187_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n6188_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n6189_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n6190_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n6191_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n6192_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n6193_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n6194_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n6195_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n6196_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n5259_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5260_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5261_o <= n5259_o & n5260_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n5262 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n5261_o,
    o => gen1_n1_cnot1_j_o);
  n5265_o <= gen1_n1_cnot1_j_n5262 (1);
  n5266_o <= gen1_n1_cnot1_j_n5262 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5267_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5268_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5269_o <= n5267_o & n5268_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n5270 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n5269_o,
    o => gen1_n2_cnot1_j_o);
  n5273_o <= gen1_n2_cnot1_j_n5270 (1);
  n5274_o <= gen1_n2_cnot1_j_n5270 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5275_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5276_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5277_o <= n5275_o & n5276_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n5278 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n5277_o,
    o => gen1_n3_cnot1_j_o);
  n5281_o <= gen1_n3_cnot1_j_n5278 (1);
  n5282_o <= gen1_n3_cnot1_j_n5278 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5283_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5284_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5285_o <= n5283_o & n5284_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n5286 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n5285_o,
    o => gen1_n4_cnot1_j_o);
  n5289_o <= gen1_n4_cnot1_j_n5286 (1);
  n5290_o <= gen1_n4_cnot1_j_n5286 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5291_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5292_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5293_o <= n5291_o & n5292_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n5294 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n5293_o,
    o => gen1_n5_cnot1_j_o);
  n5297_o <= gen1_n5_cnot1_j_n5294 (1);
  n5298_o <= gen1_n5_cnot1_j_n5294 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5299_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5300_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5301_o <= n5299_o & n5300_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n5302 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n5301_o,
    o => gen1_n6_cnot1_j_o);
  n5305_o <= gen1_n6_cnot1_j_n5302 (1);
  n5306_o <= gen1_n6_cnot1_j_n5302 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5307_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5308_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5309_o <= n5307_o & n5308_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n5310 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n5309_o,
    o => gen1_n7_cnot1_j_o);
  n5313_o <= gen1_n7_cnot1_j_n5310 (1);
  n5314_o <= gen1_n7_cnot1_j_n5310 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5315_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5316_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5317_o <= n5315_o & n5316_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n5318 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n5317_o,
    o => gen1_n8_cnot1_j_o);
  n5321_o <= gen1_n8_cnot1_j_n5318 (1);
  n5322_o <= gen1_n8_cnot1_j_n5318 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5323_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5324_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5325_o <= n5323_o & n5324_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n5326 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n5325_o,
    o => gen1_n9_cnot1_j_o);
  n5329_o <= gen1_n9_cnot1_j_n5326 (1);
  n5330_o <= gen1_n9_cnot1_j_n5326 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5331_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5332_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5333_o <= n5331_o & n5332_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n5334 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n5333_o,
    o => gen1_n10_cnot1_j_o);
  n5337_o <= gen1_n10_cnot1_j_n5334 (1);
  n5338_o <= gen1_n10_cnot1_j_n5334 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5339_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5340_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5341_o <= n5339_o & n5340_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n5342 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n5341_o,
    o => gen1_n11_cnot1_j_o);
  n5345_o <= gen1_n11_cnot1_j_n5342 (1);
  n5346_o <= gen1_n11_cnot1_j_n5342 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5347_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5348_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5349_o <= n5347_o & n5348_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n5350 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n5349_o,
    o => gen1_n12_cnot1_j_o);
  n5353_o <= gen1_n12_cnot1_j_n5350 (1);
  n5354_o <= gen1_n12_cnot1_j_n5350 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5355_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5356_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5357_o <= n5355_o & n5356_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n5358 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n5357_o,
    o => gen1_n13_cnot1_j_o);
  n5361_o <= gen1_n13_cnot1_j_n5358 (1);
  n5362_o <= gen1_n13_cnot1_j_n5358 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5363_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5364_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5365_o <= n5363_o & n5364_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n5366 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n5365_o,
    o => gen1_n14_cnot1_j_o);
  n5369_o <= gen1_n14_cnot1_j_n5366 (1);
  n5370_o <= gen1_n14_cnot1_j_n5366 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5371_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5372_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5373_o <= n5371_o & n5372_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n5374 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n5373_o,
    o => gen1_n15_cnot1_j_o);
  n5377_o <= gen1_n15_cnot1_j_n5374 (1);
  n5378_o <= gen1_n15_cnot1_j_n5374 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5379_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5380_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5381_o <= n5379_o & n5380_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n5382 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n5381_o,
    o => gen1_n16_cnot1_j_o);
  n5385_o <= gen1_n16_cnot1_j_n5382 (1);
  n5386_o <= gen1_n16_cnot1_j_n5382 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n5387_o <= a (17);
  -- vhdl_source/add_in_place.vhdl:90:54
  n5388_o <= b (17);
  -- vhdl_source/add_in_place.vhdl:90:51
  n5389_o <= n5387_o & n5388_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n17_cnot1_j_n5390 <= gen1_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n17_cnot1_j : entity work.cnot port map (
    i => n5389_o,
    o => gen1_n17_cnot1_j_o);
  n5393_o <= gen1_n17_cnot1_j_n5390 (1);
  n5394_o <= gen1_n17_cnot1_j_n5390 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n5395_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n5396_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n5397_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n5398_o <= s1_a (17);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5399_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5400_o <= s2_mid (17);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5401_o <= n5399_o & n5400_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n17_cnot2_j_n5402 <= gen2_n17_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n17_cnot2_j : entity work.cnot port map (
    i => n5401_o,
    o => gen2_n17_cnot2_j_o);
  n5405_o <= gen2_n17_cnot2_j_n5402 (1);
  n5406_o <= gen2_n17_cnot2_j_n5402 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5407_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5408_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5409_o <= n5407_o & n5408_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n5410 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n5409_o,
    o => gen2_n16_cnot2_j_o);
  n5413_o <= gen2_n16_cnot2_j_n5410 (1);
  n5414_o <= gen2_n16_cnot2_j_n5410 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5415_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5416_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5417_o <= n5415_o & n5416_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n5418 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n5417_o,
    o => gen2_n15_cnot2_j_o);
  n5421_o <= gen2_n15_cnot2_j_n5418 (1);
  n5422_o <= gen2_n15_cnot2_j_n5418 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5423_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5424_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5425_o <= n5423_o & n5424_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n5426 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n5425_o,
    o => gen2_n14_cnot2_j_o);
  n5429_o <= gen2_n14_cnot2_j_n5426 (1);
  n5430_o <= gen2_n14_cnot2_j_n5426 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5431_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5432_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5433_o <= n5431_o & n5432_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n5434 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n5433_o,
    o => gen2_n13_cnot2_j_o);
  n5437_o <= gen2_n13_cnot2_j_n5434 (1);
  n5438_o <= gen2_n13_cnot2_j_n5434 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5439_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5440_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5441_o <= n5439_o & n5440_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n5442 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n5441_o,
    o => gen2_n12_cnot2_j_o);
  n5445_o <= gen2_n12_cnot2_j_n5442 (1);
  n5446_o <= gen2_n12_cnot2_j_n5442 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5447_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5448_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5449_o <= n5447_o & n5448_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n5450 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n5449_o,
    o => gen2_n11_cnot2_j_o);
  n5453_o <= gen2_n11_cnot2_j_n5450 (1);
  n5454_o <= gen2_n11_cnot2_j_n5450 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5455_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5456_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5457_o <= n5455_o & n5456_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n5458 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n5457_o,
    o => gen2_n10_cnot2_j_o);
  n5461_o <= gen2_n10_cnot2_j_n5458 (1);
  n5462_o <= gen2_n10_cnot2_j_n5458 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5463_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5464_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5465_o <= n5463_o & n5464_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n5466 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n5465_o,
    o => gen2_n9_cnot2_j_o);
  n5469_o <= gen2_n9_cnot2_j_n5466 (1);
  n5470_o <= gen2_n9_cnot2_j_n5466 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5471_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5472_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5473_o <= n5471_o & n5472_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n5474 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n5473_o,
    o => gen2_n8_cnot2_j_o);
  n5477_o <= gen2_n8_cnot2_j_n5474 (1);
  n5478_o <= gen2_n8_cnot2_j_n5474 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5479_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5480_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5481_o <= n5479_o & n5480_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n5482 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n5481_o,
    o => gen2_n7_cnot2_j_o);
  n5485_o <= gen2_n7_cnot2_j_n5482 (1);
  n5486_o <= gen2_n7_cnot2_j_n5482 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5487_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5488_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5489_o <= n5487_o & n5488_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n5490 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n5489_o,
    o => gen2_n6_cnot2_j_o);
  n5493_o <= gen2_n6_cnot2_j_n5490 (1);
  n5494_o <= gen2_n6_cnot2_j_n5490 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5495_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5496_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5497_o <= n5495_o & n5496_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n5498 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n5497_o,
    o => gen2_n5_cnot2_j_o);
  n5501_o <= gen2_n5_cnot2_j_n5498 (1);
  n5502_o <= gen2_n5_cnot2_j_n5498 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5503_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5504_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5505_o <= n5503_o & n5504_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n5506 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n5505_o,
    o => gen2_n4_cnot2_j_o);
  n5509_o <= gen2_n4_cnot2_j_n5506 (1);
  n5510_o <= gen2_n4_cnot2_j_n5506 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5511_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5512_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5513_o <= n5511_o & n5512_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n5514 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n5513_o,
    o => gen2_n3_cnot2_j_o);
  n5517_o <= gen2_n3_cnot2_j_n5514 (1);
  n5518_o <= gen2_n3_cnot2_j_n5514 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n5519_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n5520_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n5521_o <= n5519_o & n5520_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n5522 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n5521_o,
    o => gen2_n2_cnot2_j_o);
  n5525_o <= gen2_n2_cnot2_j_n5522 (1);
  n5526_o <= gen2_n2_cnot2_j_n5522 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n5527_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n5528_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5529_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5530_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5531_o <= n5529_o & n5530_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5532_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5533_o <= n5531_o & n5532_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n5534 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n5533_o,
    o => gen3_n1_ccnot3_j_o);
  n5537_o <= gen3_n1_ccnot3_j_n5534 (2);
  n5538_o <= gen3_n1_ccnot3_j_n5534 (1);
  n5539_o <= gen3_n1_ccnot3_j_n5534 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5540_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5541_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5542_o <= n5540_o & n5541_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5543_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5544_o <= n5542_o & n5543_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n5545 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n5544_o,
    o => gen3_n2_ccnot3_j_o);
  n5548_o <= gen3_n2_ccnot3_j_n5545 (2);
  n5549_o <= gen3_n2_ccnot3_j_n5545 (1);
  n5550_o <= gen3_n2_ccnot3_j_n5545 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5551_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5552_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5553_o <= n5551_o & n5552_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5554_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5555_o <= n5553_o & n5554_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n5556 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n5555_o,
    o => gen3_n3_ccnot3_j_o);
  n5559_o <= gen3_n3_ccnot3_j_n5556 (2);
  n5560_o <= gen3_n3_ccnot3_j_n5556 (1);
  n5561_o <= gen3_n3_ccnot3_j_n5556 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5562_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5563_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5564_o <= n5562_o & n5563_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5565_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5566_o <= n5564_o & n5565_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n5567 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n5566_o,
    o => gen3_n4_ccnot3_j_o);
  n5570_o <= gen3_n4_ccnot3_j_n5567 (2);
  n5571_o <= gen3_n4_ccnot3_j_n5567 (1);
  n5572_o <= gen3_n4_ccnot3_j_n5567 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5573_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5574_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5575_o <= n5573_o & n5574_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5576_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5577_o <= n5575_o & n5576_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n5578 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n5577_o,
    o => gen3_n5_ccnot3_j_o);
  n5581_o <= gen3_n5_ccnot3_j_n5578 (2);
  n5582_o <= gen3_n5_ccnot3_j_n5578 (1);
  n5583_o <= gen3_n5_ccnot3_j_n5578 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5584_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5585_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5586_o <= n5584_o & n5585_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5587_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5588_o <= n5586_o & n5587_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n5589 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n5588_o,
    o => gen3_n6_ccnot3_j_o);
  n5592_o <= gen3_n6_ccnot3_j_n5589 (2);
  n5593_o <= gen3_n6_ccnot3_j_n5589 (1);
  n5594_o <= gen3_n6_ccnot3_j_n5589 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5595_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5596_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5597_o <= n5595_o & n5596_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5598_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5599_o <= n5597_o & n5598_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n5600 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n5599_o,
    o => gen3_n7_ccnot3_j_o);
  n5603_o <= gen3_n7_ccnot3_j_n5600 (2);
  n5604_o <= gen3_n7_ccnot3_j_n5600 (1);
  n5605_o <= gen3_n7_ccnot3_j_n5600 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5606_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5607_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5608_o <= n5606_o & n5607_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5609_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5610_o <= n5608_o & n5609_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n5611 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n5610_o,
    o => gen3_n8_ccnot3_j_o);
  n5614_o <= gen3_n8_ccnot3_j_n5611 (2);
  n5615_o <= gen3_n8_ccnot3_j_n5611 (1);
  n5616_o <= gen3_n8_ccnot3_j_n5611 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5617_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5618_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5619_o <= n5617_o & n5618_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5620_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5621_o <= n5619_o & n5620_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n5622 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n5621_o,
    o => gen3_n9_ccnot3_j_o);
  n5625_o <= gen3_n9_ccnot3_j_n5622 (2);
  n5626_o <= gen3_n9_ccnot3_j_n5622 (1);
  n5627_o <= gen3_n9_ccnot3_j_n5622 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5628_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5629_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5630_o <= n5628_o & n5629_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5631_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5632_o <= n5630_o & n5631_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n5633 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n5632_o,
    o => gen3_n10_ccnot3_j_o);
  n5636_o <= gen3_n10_ccnot3_j_n5633 (2);
  n5637_o <= gen3_n10_ccnot3_j_n5633 (1);
  n5638_o <= gen3_n10_ccnot3_j_n5633 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5639_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5640_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5641_o <= n5639_o & n5640_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5642_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5643_o <= n5641_o & n5642_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n5644 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n5643_o,
    o => gen3_n11_ccnot3_j_o);
  n5647_o <= gen3_n11_ccnot3_j_n5644 (2);
  n5648_o <= gen3_n11_ccnot3_j_n5644 (1);
  n5649_o <= gen3_n11_ccnot3_j_n5644 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5650_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5651_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5652_o <= n5650_o & n5651_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5653_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5654_o <= n5652_o & n5653_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n5655 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n5654_o,
    o => gen3_n12_ccnot3_j_o);
  n5658_o <= gen3_n12_ccnot3_j_n5655 (2);
  n5659_o <= gen3_n12_ccnot3_j_n5655 (1);
  n5660_o <= gen3_n12_ccnot3_j_n5655 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5661_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5662_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5663_o <= n5661_o & n5662_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5664_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5665_o <= n5663_o & n5664_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n5666 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n5665_o,
    o => gen3_n13_ccnot3_j_o);
  n5669_o <= gen3_n13_ccnot3_j_n5666 (2);
  n5670_o <= gen3_n13_ccnot3_j_n5666 (1);
  n5671_o <= gen3_n13_ccnot3_j_n5666 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5672_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5673_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5674_o <= n5672_o & n5673_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5675_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5676_o <= n5674_o & n5675_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n5677 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n5676_o,
    o => gen3_n14_ccnot3_j_o);
  n5680_o <= gen3_n14_ccnot3_j_n5677 (2);
  n5681_o <= gen3_n14_ccnot3_j_n5677 (1);
  n5682_o <= gen3_n14_ccnot3_j_n5677 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5683_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5684_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5685_o <= n5683_o & n5684_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5686_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5687_o <= n5685_o & n5686_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n5688 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n5687_o,
    o => gen3_n15_ccnot3_j_o);
  n5691_o <= gen3_n15_ccnot3_j_n5688 (2);
  n5692_o <= gen3_n15_ccnot3_j_n5688 (1);
  n5693_o <= gen3_n15_ccnot3_j_n5688 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5694_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5695_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5696_o <= n5694_o & n5695_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5697_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5698_o <= n5696_o & n5697_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n5699 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n5698_o,
    o => gen3_n16_ccnot3_j_o);
  n5702_o <= gen3_n16_ccnot3_j_n5699 (2);
  n5703_o <= gen3_n16_ccnot3_j_n5699 (1);
  n5704_o <= gen3_n16_ccnot3_j_n5699 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n5705_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:110:66
  n5706_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:110:58
  n5707_o <= n5705_o & n5706_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n5708_o <= s2_a (17);
  -- vhdl_source/add_in_place.vhdl:110:72
  n5709_o <= n5707_o & n5708_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n17_ccnot3_j_n5710 <= gen3_n17_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n17_ccnot3_j : entity work.ccnot port map (
    i => n5709_o,
    o => gen3_n17_ccnot3_j_o);
  n5713_o <= gen3_n17_ccnot3_j_n5710 (2);
  n5714_o <= gen3_n17_ccnot3_j_n5710 (1);
  n5715_o <= gen3_n17_ccnot3_j_n5710 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n5716_o <= s3_mid (17);
  -- vhdl_source/add_in_place.vhdl:116:25
  n5717_o <= s2_b (17);
  -- vhdl_source/add_in_place.vhdl:119:41
  n5718_o <= s3_a (17);
  -- vhdl_source/add_in_place.vhdl:119:53
  n5719_o <= s3_b (17);
  -- vhdl_source/add_in_place.vhdl:119:47
  n5720_o <= n5718_o & n5719_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n5721 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n5720_o,
    o => cnot_4_o);
  n5724_o <= cnot_4_n5721 (1);
  n5725_o <= cnot_4_n5721 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5726_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5727_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5728_o <= n5726_o & n5727_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5729_o <= s4_mid (17);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5730_o <= n5728_o & n5729_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n16_peres4_j_n5731 <= gen4_n16_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n16_peres4_j : entity work.peres port map (
    i => n5730_o,
    o => gen4_n16_peres4_j_o);
  n5734_o <= gen4_n16_peres4_j_n5731 (2);
  n5735_o <= gen4_n16_peres4_j_n5731 (1);
  n5736_o <= gen4_n16_peres4_j_n5731 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5737_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5738_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5739_o <= n5737_o & n5738_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5740_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5741_o <= n5739_o & n5740_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n5742 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n5741_o,
    o => gen4_n15_peres4_j_o);
  n5745_o <= gen4_n15_peres4_j_n5742 (2);
  n5746_o <= gen4_n15_peres4_j_n5742 (1);
  n5747_o <= gen4_n15_peres4_j_n5742 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5748_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5749_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5750_o <= n5748_o & n5749_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5751_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5752_o <= n5750_o & n5751_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n5753 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n5752_o,
    o => gen4_n14_peres4_j_o);
  n5756_o <= gen4_n14_peres4_j_n5753 (2);
  n5757_o <= gen4_n14_peres4_j_n5753 (1);
  n5758_o <= gen4_n14_peres4_j_n5753 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5759_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5760_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5761_o <= n5759_o & n5760_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5762_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5763_o <= n5761_o & n5762_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n5764 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n5763_o,
    o => gen4_n13_peres4_j_o);
  n5767_o <= gen4_n13_peres4_j_n5764 (2);
  n5768_o <= gen4_n13_peres4_j_n5764 (1);
  n5769_o <= gen4_n13_peres4_j_n5764 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5770_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5771_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5772_o <= n5770_o & n5771_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5773_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5774_o <= n5772_o & n5773_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n5775 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n5774_o,
    o => gen4_n12_peres4_j_o);
  n5778_o <= gen4_n12_peres4_j_n5775 (2);
  n5779_o <= gen4_n12_peres4_j_n5775 (1);
  n5780_o <= gen4_n12_peres4_j_n5775 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5781_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5782_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5783_o <= n5781_o & n5782_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5784_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5785_o <= n5783_o & n5784_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n5786 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n5785_o,
    o => gen4_n11_peres4_j_o);
  n5789_o <= gen4_n11_peres4_j_n5786 (2);
  n5790_o <= gen4_n11_peres4_j_n5786 (1);
  n5791_o <= gen4_n11_peres4_j_n5786 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5792_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5793_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5794_o <= n5792_o & n5793_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5795_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5796_o <= n5794_o & n5795_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n5797 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n5796_o,
    o => gen4_n10_peres4_j_o);
  n5800_o <= gen4_n10_peres4_j_n5797 (2);
  n5801_o <= gen4_n10_peres4_j_n5797 (1);
  n5802_o <= gen4_n10_peres4_j_n5797 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5803_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5804_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5805_o <= n5803_o & n5804_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5806_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5807_o <= n5805_o & n5806_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n5808 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n5807_o,
    o => gen4_n9_peres4_j_o);
  n5811_o <= gen4_n9_peres4_j_n5808 (2);
  n5812_o <= gen4_n9_peres4_j_n5808 (1);
  n5813_o <= gen4_n9_peres4_j_n5808 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5814_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5815_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5816_o <= n5814_o & n5815_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5817_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5818_o <= n5816_o & n5817_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n5819 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n5818_o,
    o => gen4_n8_peres4_j_o);
  n5822_o <= gen4_n8_peres4_j_n5819 (2);
  n5823_o <= gen4_n8_peres4_j_n5819 (1);
  n5824_o <= gen4_n8_peres4_j_n5819 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5825_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5826_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5827_o <= n5825_o & n5826_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5828_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5829_o <= n5827_o & n5828_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n5830 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n5829_o,
    o => gen4_n7_peres4_j_o);
  n5833_o <= gen4_n7_peres4_j_n5830 (2);
  n5834_o <= gen4_n7_peres4_j_n5830 (1);
  n5835_o <= gen4_n7_peres4_j_n5830 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5836_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5837_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5838_o <= n5836_o & n5837_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5839_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5840_o <= n5838_o & n5839_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n5841 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n5840_o,
    o => gen4_n6_peres4_j_o);
  n5844_o <= gen4_n6_peres4_j_n5841 (2);
  n5845_o <= gen4_n6_peres4_j_n5841 (1);
  n5846_o <= gen4_n6_peres4_j_n5841 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5847_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5848_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5849_o <= n5847_o & n5848_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5850_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5851_o <= n5849_o & n5850_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n5852 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n5851_o,
    o => gen4_n5_peres4_j_o);
  n5855_o <= gen4_n5_peres4_j_n5852 (2);
  n5856_o <= gen4_n5_peres4_j_n5852 (1);
  n5857_o <= gen4_n5_peres4_j_n5852 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5858_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5859_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5860_o <= n5858_o & n5859_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5861_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5862_o <= n5860_o & n5861_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n5863 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n5862_o,
    o => gen4_n4_peres4_j_o);
  n5866_o <= gen4_n4_peres4_j_n5863 (2);
  n5867_o <= gen4_n4_peres4_j_n5863 (1);
  n5868_o <= gen4_n4_peres4_j_n5863 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5869_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5870_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5871_o <= n5869_o & n5870_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5872_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5873_o <= n5871_o & n5872_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n5874 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n5873_o,
    o => gen4_n3_peres4_j_o);
  n5877_o <= gen4_n3_peres4_j_n5874 (2);
  n5878_o <= gen4_n3_peres4_j_n5874 (1);
  n5879_o <= gen4_n3_peres4_j_n5874 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5880_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5881_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5882_o <= n5880_o & n5881_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5883_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5884_o <= n5882_o & n5883_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n5885 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n5884_o,
    o => gen4_n2_peres4_j_o);
  n5888_o <= gen4_n2_peres4_j_n5885 (2);
  n5889_o <= gen4_n2_peres4_j_n5885 (1);
  n5890_o <= gen4_n2_peres4_j_n5885 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5891_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5892_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5893_o <= n5891_o & n5892_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5894_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5895_o <= n5893_o & n5894_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n5896 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n5895_o,
    o => gen4_n1_peres4_j_o);
  n5899_o <= gen4_n1_peres4_j_n5896 (2);
  n5900_o <= gen4_n1_peres4_j_n5896 (1);
  n5901_o <= gen4_n1_peres4_j_n5896 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n5902_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n5903_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n5904_o <= n5902_o & n5903_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n5905_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n5906_o <= n5904_o & n5905_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n5907 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n5906_o,
    o => gen4_n0_peres4_j_o);
  n5910_o <= gen4_n0_peres4_j_n5907 (2);
  n5911_o <= gen4_n0_peres4_j_n5907 (1);
  n5912_o <= gen4_n0_peres4_j_n5907 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n5913_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n5914_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5915_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5916_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5917_o <= n5915_o & n5916_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n5918 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n5917_o,
    o => gen5_n1_cnot5_j_o);
  n5921_o <= gen5_n1_cnot5_j_n5918 (1);
  n5922_o <= gen5_n1_cnot5_j_n5918 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5923_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5924_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5925_o <= n5923_o & n5924_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n5926 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n5925_o,
    o => gen5_n2_cnot5_j_o);
  n5929_o <= gen5_n2_cnot5_j_n5926 (1);
  n5930_o <= gen5_n2_cnot5_j_n5926 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5931_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5932_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5933_o <= n5931_o & n5932_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n5934 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n5933_o,
    o => gen5_n3_cnot5_j_o);
  n5937_o <= gen5_n3_cnot5_j_n5934 (1);
  n5938_o <= gen5_n3_cnot5_j_n5934 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5939_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5940_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5941_o <= n5939_o & n5940_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n5942 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n5941_o,
    o => gen5_n4_cnot5_j_o);
  n5945_o <= gen5_n4_cnot5_j_n5942 (1);
  n5946_o <= gen5_n4_cnot5_j_n5942 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5947_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5948_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5949_o <= n5947_o & n5948_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n5950 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n5949_o,
    o => gen5_n5_cnot5_j_o);
  n5953_o <= gen5_n5_cnot5_j_n5950 (1);
  n5954_o <= gen5_n5_cnot5_j_n5950 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5955_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5956_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5957_o <= n5955_o & n5956_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n5958 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n5957_o,
    o => gen5_n6_cnot5_j_o);
  n5961_o <= gen5_n6_cnot5_j_n5958 (1);
  n5962_o <= gen5_n6_cnot5_j_n5958 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5963_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5964_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5965_o <= n5963_o & n5964_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n5966 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n5965_o,
    o => gen5_n7_cnot5_j_o);
  n5969_o <= gen5_n7_cnot5_j_n5966 (1);
  n5970_o <= gen5_n7_cnot5_j_n5966 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5971_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5972_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5973_o <= n5971_o & n5972_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n5974 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n5973_o,
    o => gen5_n8_cnot5_j_o);
  n5977_o <= gen5_n8_cnot5_j_n5974 (1);
  n5978_o <= gen5_n8_cnot5_j_n5974 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5979_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5980_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5981_o <= n5979_o & n5980_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n5982 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n5981_o,
    o => gen5_n9_cnot5_j_o);
  n5985_o <= gen5_n9_cnot5_j_n5982 (1);
  n5986_o <= gen5_n9_cnot5_j_n5982 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5987_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5988_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5989_o <= n5987_o & n5988_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n5990 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n5989_o,
    o => gen5_n10_cnot5_j_o);
  n5993_o <= gen5_n10_cnot5_j_n5990 (1);
  n5994_o <= gen5_n10_cnot5_j_n5990 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n5995_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n5996_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n5997_o <= n5995_o & n5996_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n5998 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n5997_o,
    o => gen5_n11_cnot5_j_o);
  n6001_o <= gen5_n11_cnot5_j_n5998 (1);
  n6002_o <= gen5_n11_cnot5_j_n5998 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n6003_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n6004_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n6005_o <= n6003_o & n6004_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n6006 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n6005_o,
    o => gen5_n12_cnot5_j_o);
  n6009_o <= gen5_n12_cnot5_j_n6006 (1);
  n6010_o <= gen5_n12_cnot5_j_n6006 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n6011_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n6012_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n6013_o <= n6011_o & n6012_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n6014 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n6013_o,
    o => gen5_n13_cnot5_j_o);
  n6017_o <= gen5_n13_cnot5_j_n6014 (1);
  n6018_o <= gen5_n13_cnot5_j_n6014 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n6019_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n6020_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n6021_o <= n6019_o & n6020_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n6022 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n6021_o,
    o => gen5_n14_cnot5_j_o);
  n6025_o <= gen5_n14_cnot5_j_n6022 (1);
  n6026_o <= gen5_n14_cnot5_j_n6022 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n6027_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n6028_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n6029_o <= n6027_o & n6028_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n6030 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n6029_o,
    o => gen5_n15_cnot5_j_o);
  n6033_o <= gen5_n15_cnot5_j_n6030 (1);
  n6034_o <= gen5_n15_cnot5_j_n6030 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n6035_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:133:62
  n6036_o <= s4_a (17);
  -- vhdl_source/add_in_place.vhdl:133:56
  n6037_o <= n6035_o & n6036_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n16_cnot5_j_n6038 <= gen5_n16_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n16_cnot5_j : entity work.cnot port map (
    i => n6037_o,
    o => gen5_n16_cnot5_j_o);
  n6041_o <= gen5_n16_cnot5_j_n6038 (1);
  n6042_o <= gen5_n16_cnot5_j_n6038 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n6043_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n6044_o <= s5_mid (17);
  -- vhdl_source/add_in_place.vhdl:142:23
  n6045_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n6046_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6047_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6048_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6049_o <= n6047_o & n6048_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n6050 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n6049_o,
    o => gen6_n1_cnot1_j_o);
  n6053_o <= gen6_n1_cnot1_j_n6050 (1);
  n6054_o <= gen6_n1_cnot1_j_n6050 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6055_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6056_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6057_o <= n6055_o & n6056_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n6058 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n6057_o,
    o => gen6_n2_cnot1_j_o);
  n6061_o <= gen6_n2_cnot1_j_n6058 (1);
  n6062_o <= gen6_n2_cnot1_j_n6058 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6063_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6064_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6065_o <= n6063_o & n6064_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n6066 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n6065_o,
    o => gen6_n3_cnot1_j_o);
  n6069_o <= gen6_n3_cnot1_j_n6066 (1);
  n6070_o <= gen6_n3_cnot1_j_n6066 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6071_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6072_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6073_o <= n6071_o & n6072_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n6074 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n6073_o,
    o => gen6_n4_cnot1_j_o);
  n6077_o <= gen6_n4_cnot1_j_n6074 (1);
  n6078_o <= gen6_n4_cnot1_j_n6074 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6079_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6080_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6081_o <= n6079_o & n6080_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n6082 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n6081_o,
    o => gen6_n5_cnot1_j_o);
  n6085_o <= gen6_n5_cnot1_j_n6082 (1);
  n6086_o <= gen6_n5_cnot1_j_n6082 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6087_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6088_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6089_o <= n6087_o & n6088_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n6090 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n6089_o,
    o => gen6_n6_cnot1_j_o);
  n6093_o <= gen6_n6_cnot1_j_n6090 (1);
  n6094_o <= gen6_n6_cnot1_j_n6090 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6095_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6096_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6097_o <= n6095_o & n6096_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n6098 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n6097_o,
    o => gen6_n7_cnot1_j_o);
  n6101_o <= gen6_n7_cnot1_j_n6098 (1);
  n6102_o <= gen6_n7_cnot1_j_n6098 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6103_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6104_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6105_o <= n6103_o & n6104_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n6106 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n6105_o,
    o => gen6_n8_cnot1_j_o);
  n6109_o <= gen6_n8_cnot1_j_n6106 (1);
  n6110_o <= gen6_n8_cnot1_j_n6106 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6111_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6112_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6113_o <= n6111_o & n6112_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n6114 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n6113_o,
    o => gen6_n9_cnot1_j_o);
  n6117_o <= gen6_n9_cnot1_j_n6114 (1);
  n6118_o <= gen6_n9_cnot1_j_n6114 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6119_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6120_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6121_o <= n6119_o & n6120_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n6122 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n6121_o,
    o => gen6_n10_cnot1_j_o);
  n6125_o <= gen6_n10_cnot1_j_n6122 (1);
  n6126_o <= gen6_n10_cnot1_j_n6122 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6127_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6128_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6129_o <= n6127_o & n6128_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n6130 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n6129_o,
    o => gen6_n11_cnot1_j_o);
  n6133_o <= gen6_n11_cnot1_j_n6130 (1);
  n6134_o <= gen6_n11_cnot1_j_n6130 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6135_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6136_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6137_o <= n6135_o & n6136_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n6138 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n6137_o,
    o => gen6_n12_cnot1_j_o);
  n6141_o <= gen6_n12_cnot1_j_n6138 (1);
  n6142_o <= gen6_n12_cnot1_j_n6138 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6143_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6144_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6145_o <= n6143_o & n6144_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n6146 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n6145_o,
    o => gen6_n13_cnot1_j_o);
  n6149_o <= gen6_n13_cnot1_j_n6146 (1);
  n6150_o <= gen6_n13_cnot1_j_n6146 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6151_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6152_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6153_o <= n6151_o & n6152_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n6154 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n6153_o,
    o => gen6_n14_cnot1_j_o);
  n6157_o <= gen6_n14_cnot1_j_n6154 (1);
  n6158_o <= gen6_n14_cnot1_j_n6154 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6159_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6160_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6161_o <= n6159_o & n6160_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n6162 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n6161_o,
    o => gen6_n15_cnot1_j_o);
  n6165_o <= gen6_n15_cnot1_j_n6162 (1);
  n6166_o <= gen6_n15_cnot1_j_n6162 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6167_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6168_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6169_o <= n6167_o & n6168_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n6170 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n6169_o,
    o => gen6_n16_cnot1_j_o);
  n6173_o <= gen6_n16_cnot1_j_n6170 (1);
  n6174_o <= gen6_n16_cnot1_j_n6170 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n6175_o <= s5_a (17);
  -- vhdl_source/add_in_place.vhdl:146:60
  n6176_o <= s5_b (17);
  -- vhdl_source/add_in_place.vhdl:146:54
  n6177_o <= n6175_o & n6176_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n17_cnot1_j_n6178 <= gen6_n17_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n17_cnot1_j : entity work.cnot port map (
    i => n6177_o,
    o => gen6_n17_cnot1_j_o);
  n6181_o <= gen6_n17_cnot1_j_n6178 (1);
  n6182_o <= gen6_n17_cnot1_j_n6178 (0);
  n6183_o <= n5393_o & n5385_o & n5377_o & n5369_o & n5361_o & n5353_o & n5345_o & n5337_o & n5329_o & n5321_o & n5313_o & n5305_o & n5297_o & n5289_o & n5281_o & n5273_o & n5265_o & n5395_o;
  n6184_o <= n5394_o & n5386_o & n5378_o & n5370_o & n5362_o & n5354_o & n5346_o & n5338_o & n5330_o & n5322_o & n5314_o & n5306_o & n5298_o & n5290_o & n5282_o & n5274_o & n5266_o & n5396_o;
  n6185_o <= n5398_o & n5405_o & n5413_o & n5421_o & n5429_o & n5437_o & n5445_o & n5453_o & n5461_o & n5469_o & n5477_o & n5485_o & n5493_o & n5501_o & n5509_o & n5517_o & n5525_o & n5397_o;
  n6186_o <= n5406_o & n5414_o & n5422_o & n5430_o & n5438_o & n5446_o & n5454_o & n5462_o & n5470_o & n5478_o & n5486_o & n5494_o & n5502_o & n5510_o & n5518_o & n5526_o & n5527_o;
  n6187_o <= n5715_o & n5704_o & n5693_o & n5682_o & n5671_o & n5660_o & n5649_o & n5638_o & n5627_o & n5616_o & n5605_o & n5594_o & n5583_o & n5572_o & n5561_o & n5550_o & n5539_o & n5528_o;
  n6188_o <= n5716_o & n5714_o & n5703_o & n5692_o & n5681_o & n5670_o & n5659_o & n5648_o & n5637_o & n5626_o & n5615_o & n5604_o & n5593_o & n5582_o & n5571_o & n5560_o & n5549_o & n5538_o;
  n6189_o <= n5717_o & n5713_o & n5702_o & n5691_o & n5680_o & n5669_o & n5658_o & n5647_o & n5636_o & n5625_o & n5614_o & n5603_o & n5592_o & n5581_o & n5570_o & n5559_o & n5548_o & n5537_o;
  n6190_o <= n5724_o & n5734_o & n5745_o & n5756_o & n5767_o & n5778_o & n5789_o & n5800_o & n5811_o & n5822_o & n5833_o & n5844_o & n5855_o & n5866_o & n5877_o & n5888_o & n5899_o & n5910_o;
  n6191_o <= n5736_o & n5747_o & n5758_o & n5769_o & n5780_o & n5791_o & n5802_o & n5813_o & n5824_o & n5835_o & n5846_o & n5857_o & n5868_o & n5879_o & n5890_o & n5901_o & n5912_o & n5913_o;
  n6192_o <= n5725_o & n5735_o & n5746_o & n5757_o & n5768_o & n5779_o & n5790_o & n5801_o & n5812_o & n5823_o & n5834_o & n5845_o & n5856_o & n5867_o & n5878_o & n5889_o & n5900_o & n5911_o;
  n6193_o <= n6042_o & n6034_o & n6026_o & n6018_o & n6010_o & n6002_o & n5994_o & n5986_o & n5978_o & n5970_o & n5962_o & n5954_o & n5946_o & n5938_o & n5930_o & n5922_o & n5914_o;
  n6194_o <= n6044_o & n6041_o & n6033_o & n6025_o & n6017_o & n6009_o & n6001_o & n5993_o & n5985_o & n5977_o & n5969_o & n5961_o & n5953_o & n5945_o & n5937_o & n5929_o & n5921_o & n6043_o;
  n6195_o <= n6181_o & n6173_o & n6165_o & n6157_o & n6149_o & n6141_o & n6133_o & n6125_o & n6117_o & n6109_o & n6101_o & n6093_o & n6085_o & n6077_o & n6069_o & n6061_o & n6053_o & n6045_o;
  n6196_o <= n6182_o & n6174_o & n6166_o & n6158_o & n6150_o & n6142_o & n6134_o & n6126_o & n6118_o & n6110_o & n6102_o & n6094_o & n6086_o & n6078_o & n6070_o & n6062_o & n6054_o & n6046_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n5250_o : std_logic_vector (1 downto 0);
  signal n5251_o : std_logic;
  signal n5252_o : std_logic;
  signal n5253_o : std_logic;
  signal n5254_o : std_logic;
  signal n5255_o : std_logic;
  signal n5256_o : std_logic_vector (2 downto 0);
begin
  o <= n5256_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n5250_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n5251_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n5252_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n5253_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n5254_o <= n5252_o and n5253_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n5255_o <= n5251_o xor n5254_o;
  n5256_o <= n5250_o & n5255_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n5244_o : std_logic;
  signal n5245_o : std_logic;
  signal n5246_o : std_logic;
  signal n5247_o : std_logic;
  signal n5248_o : std_logic_vector (1 downto 0);
begin
  o <= n5248_o;
  -- vhdl_source/cnot.vhdl:24:17
  n5244_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n5245_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n5246_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n5247_o <= n5245_o xor n5246_o;
  n5248_o <= n5244_o & n5247_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_14 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_14;

architecture rtl of angleh_lookup_17_14 is
  signal n5224_o : std_logic;
  signal n5225_o : std_logic;
  signal n5226_o : std_logic;
  signal n5227_o : std_logic;
  signal n5228_o : std_logic;
  signal n5229_o : std_logic;
  signal n5230_o : std_logic;
  signal n5231_o : std_logic;
  signal n5232_o : std_logic;
  signal n5233_o : std_logic;
  signal n5234_o : std_logic;
  signal n5235_o : std_logic;
  signal n5236_o : std_logic;
  signal n5237_o : std_logic;
  signal n5238_o : std_logic;
  signal n5239_o : std_logic;
  signal n5240_o : std_logic;
  signal n5241_o : std_logic;
  signal n5242_o : std_logic_vector (16 downto 0);
begin
  o <= n5242_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5224_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5225_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5226_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5227_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5228_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5229_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5230_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5231_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5232_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5233_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5234_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5235_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5236_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5237_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n5238_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n5239_o <= not n5238_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5240_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5241_o <= i (0);
  n5242_o <= n5224_o & n5225_o & n5226_o & n5227_o & n5228_o & n5229_o & n5230_o & n5231_o & n5232_o & n5233_o & n5234_o & n5235_o & n5236_o & n5237_o & n5239_o & n5240_o & n5241_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_14 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (13 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (13 downto 0));
end entity cnot_reg_14;

architecture rtl of cnot_reg_14 is
  signal ctrl_prop : std_logic_vector (14 downto 0);
  signal n5108_o : std_logic;
  signal n5109_o : std_logic;
  signal n5110_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n5111 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n5114_o : std_logic;
  signal n5115_o : std_logic;
  signal n5116_o : std_logic;
  signal n5117_o : std_logic;
  signal n5118_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n5119 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n5122_o : std_logic;
  signal n5123_o : std_logic;
  signal n5124_o : std_logic;
  signal n5125_o : std_logic;
  signal n5126_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n5127 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n5130_o : std_logic;
  signal n5131_o : std_logic;
  signal n5132_o : std_logic;
  signal n5133_o : std_logic;
  signal n5134_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n5135 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n5138_o : std_logic;
  signal n5139_o : std_logic;
  signal n5140_o : std_logic;
  signal n5141_o : std_logic;
  signal n5142_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n5143 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n5146_o : std_logic;
  signal n5147_o : std_logic;
  signal n5148_o : std_logic;
  signal n5149_o : std_logic;
  signal n5150_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n5151 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n5154_o : std_logic;
  signal n5155_o : std_logic;
  signal n5156_o : std_logic;
  signal n5157_o : std_logic;
  signal n5158_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n5159 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n5162_o : std_logic;
  signal n5163_o : std_logic;
  signal n5164_o : std_logic;
  signal n5165_o : std_logic;
  signal n5166_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n5167 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n5170_o : std_logic;
  signal n5171_o : std_logic;
  signal n5172_o : std_logic;
  signal n5173_o : std_logic;
  signal n5174_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n5175 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n5178_o : std_logic;
  signal n5179_o : std_logic;
  signal n5180_o : std_logic;
  signal n5181_o : std_logic;
  signal n5182_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n5183 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n5186_o : std_logic;
  signal n5187_o : std_logic;
  signal n5188_o : std_logic;
  signal n5189_o : std_logic;
  signal n5190_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n5191 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n5194_o : std_logic;
  signal n5195_o : std_logic;
  signal n5196_o : std_logic;
  signal n5197_o : std_logic;
  signal n5198_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n5199 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n5202_o : std_logic;
  signal n5203_o : std_logic;
  signal n5204_o : std_logic;
  signal n5205_o : std_logic;
  signal n5206_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n5207 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n5210_o : std_logic;
  signal n5211_o : std_logic;
  signal n5212_o : std_logic;
  signal n5213_o : std_logic;
  signal n5214_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n5215 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n5218_o : std_logic;
  signal n5219_o : std_logic;
  signal n5220_o : std_logic;
  signal n5221_o : std_logic_vector (13 downto 0);
  signal n5222_o : std_logic_vector (14 downto 0);
begin
  ctrl_out <= n5220_o;
  o <= n5221_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n5222_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5108_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5109_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5110_o <= n5108_o & n5109_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n5111 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n5110_o,
    o => gen1_n0_cnot0_o);
  n5114_o <= gen1_n0_cnot0_n5111 (1);
  n5115_o <= gen1_n0_cnot0_n5111 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5116_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5117_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5118_o <= n5116_o & n5117_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n5119 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n5118_o,
    o => gen1_n1_cnot0_o);
  n5122_o <= gen1_n1_cnot0_n5119 (1);
  n5123_o <= gen1_n1_cnot0_n5119 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5124_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5125_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5126_o <= n5124_o & n5125_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n5127 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n5126_o,
    o => gen1_n2_cnot0_o);
  n5130_o <= gen1_n2_cnot0_n5127 (1);
  n5131_o <= gen1_n2_cnot0_n5127 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5132_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5133_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5134_o <= n5132_o & n5133_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n5135 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n5134_o,
    o => gen1_n3_cnot0_o);
  n5138_o <= gen1_n3_cnot0_n5135 (1);
  n5139_o <= gen1_n3_cnot0_n5135 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5140_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5141_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5142_o <= n5140_o & n5141_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n5143 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n5142_o,
    o => gen1_n4_cnot0_o);
  n5146_o <= gen1_n4_cnot0_n5143 (1);
  n5147_o <= gen1_n4_cnot0_n5143 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5148_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5149_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5150_o <= n5148_o & n5149_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n5151 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n5150_o,
    o => gen1_n5_cnot0_o);
  n5154_o <= gen1_n5_cnot0_n5151 (1);
  n5155_o <= gen1_n5_cnot0_n5151 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5156_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5157_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5158_o <= n5156_o & n5157_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n5159 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n5158_o,
    o => gen1_n6_cnot0_o);
  n5162_o <= gen1_n6_cnot0_n5159 (1);
  n5163_o <= gen1_n6_cnot0_n5159 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5164_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5165_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5166_o <= n5164_o & n5165_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n5167 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n5166_o,
    o => gen1_n7_cnot0_o);
  n5170_o <= gen1_n7_cnot0_n5167 (1);
  n5171_o <= gen1_n7_cnot0_n5167 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5172_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5173_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5174_o <= n5172_o & n5173_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n5175 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n5174_o,
    o => gen1_n8_cnot0_o);
  n5178_o <= gen1_n8_cnot0_n5175 (1);
  n5179_o <= gen1_n8_cnot0_n5175 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5180_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5181_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5182_o <= n5180_o & n5181_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n5183 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n5182_o,
    o => gen1_n9_cnot0_o);
  n5186_o <= gen1_n9_cnot0_n5183 (1);
  n5187_o <= gen1_n9_cnot0_n5183 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5188_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5189_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5190_o <= n5188_o & n5189_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n5191 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n5190_o,
    o => gen1_n10_cnot0_o);
  n5194_o <= gen1_n10_cnot0_n5191 (1);
  n5195_o <= gen1_n10_cnot0_n5191 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5196_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5197_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5198_o <= n5196_o & n5197_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n5199 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n5198_o,
    o => gen1_n11_cnot0_o);
  n5202_o <= gen1_n11_cnot0_n5199 (1);
  n5203_o <= gen1_n11_cnot0_n5199 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5204_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5205_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5206_o <= n5204_o & n5205_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n5207 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n5206_o,
    o => gen1_n12_cnot0_o);
  n5210_o <= gen1_n12_cnot0_n5207 (1);
  n5211_o <= gen1_n12_cnot0_n5207 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5212_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5213_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5214_o <= n5212_o & n5213_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n5215 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n5214_o,
    o => gen1_n13_cnot0_o);
  n5218_o <= gen1_n13_cnot0_n5215 (1);
  n5219_o <= gen1_n13_cnot0_n5215 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n5220_o <= ctrl_prop (14);
  n5221_o <= n5219_o & n5211_o & n5203_o & n5195_o & n5187_o & n5179_o & n5171_o & n5163_o & n5155_o & n5147_o & n5139_o & n5131_o & n5123_o & n5115_o;
  n5222_o <= n5218_o & n5210_o & n5202_o & n5194_o & n5186_o & n5178_o & n5170_o & n5162_o & n5154_o & n5146_o & n5138_o & n5130_o & n5122_o & n5114_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_13 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_13;

architecture rtl of angleh_lookup_17_13 is
  signal n5087_o : std_logic;
  signal n5088_o : std_logic;
  signal n5089_o : std_logic;
  signal n5090_o : std_logic;
  signal n5091_o : std_logic;
  signal n5092_o : std_logic;
  signal n5093_o : std_logic;
  signal n5094_o : std_logic;
  signal n5095_o : std_logic;
  signal n5096_o : std_logic;
  signal n5097_o : std_logic;
  signal n5098_o : std_logic;
  signal n5099_o : std_logic;
  signal n5100_o : std_logic;
  signal n5101_o : std_logic;
  signal n5102_o : std_logic;
  signal n5103_o : std_logic;
  signal n5104_o : std_logic;
  signal n5105_o : std_logic_vector (16 downto 0);
begin
  o <= n5105_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5087_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5088_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5089_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5090_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5091_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5092_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5093_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5094_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5095_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5096_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5097_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5098_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5099_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n5100_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n5101_o <= not n5100_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5102_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5103_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n5104_o <= i (0);
  n5105_o <= n5087_o & n5088_o & n5089_o & n5090_o & n5091_o & n5092_o & n5093_o & n5094_o & n5095_o & n5096_o & n5097_o & n5098_o & n5099_o & n5101_o & n5102_o & n5103_o & n5104_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_13 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (12 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (12 downto 0));
end entity cnot_reg_13;

architecture rtl of cnot_reg_13 is
  signal ctrl_prop : std_logic_vector (13 downto 0);
  signal n4979_o : std_logic;
  signal n4980_o : std_logic;
  signal n4981_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4982 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4985_o : std_logic;
  signal n4986_o : std_logic;
  signal n4987_o : std_logic;
  signal n4988_o : std_logic;
  signal n4989_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4990 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4993_o : std_logic;
  signal n4994_o : std_logic;
  signal n4995_o : std_logic;
  signal n4996_o : std_logic;
  signal n4997_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4998 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n5001_o : std_logic;
  signal n5002_o : std_logic;
  signal n5003_o : std_logic;
  signal n5004_o : std_logic;
  signal n5005_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n5006 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n5009_o : std_logic;
  signal n5010_o : std_logic;
  signal n5011_o : std_logic;
  signal n5012_o : std_logic;
  signal n5013_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n5014 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n5017_o : std_logic;
  signal n5018_o : std_logic;
  signal n5019_o : std_logic;
  signal n5020_o : std_logic;
  signal n5021_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n5022 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n5025_o : std_logic;
  signal n5026_o : std_logic;
  signal n5027_o : std_logic;
  signal n5028_o : std_logic;
  signal n5029_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n5030 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n5033_o : std_logic;
  signal n5034_o : std_logic;
  signal n5035_o : std_logic;
  signal n5036_o : std_logic;
  signal n5037_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n5038 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n5041_o : std_logic;
  signal n5042_o : std_logic;
  signal n5043_o : std_logic;
  signal n5044_o : std_logic;
  signal n5045_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n5046 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n5049_o : std_logic;
  signal n5050_o : std_logic;
  signal n5051_o : std_logic;
  signal n5052_o : std_logic;
  signal n5053_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n5054 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n5057_o : std_logic;
  signal n5058_o : std_logic;
  signal n5059_o : std_logic;
  signal n5060_o : std_logic;
  signal n5061_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n5062 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n5065_o : std_logic;
  signal n5066_o : std_logic;
  signal n5067_o : std_logic;
  signal n5068_o : std_logic;
  signal n5069_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n5070 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n5073_o : std_logic;
  signal n5074_o : std_logic;
  signal n5075_o : std_logic;
  signal n5076_o : std_logic;
  signal n5077_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n5078 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n5081_o : std_logic;
  signal n5082_o : std_logic;
  signal n5083_o : std_logic;
  signal n5084_o : std_logic_vector (12 downto 0);
  signal n5085_o : std_logic_vector (13 downto 0);
begin
  ctrl_out <= n5083_o;
  o <= n5084_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n5085_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4979_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4980_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4981_o <= n4979_o & n4980_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4982 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4981_o,
    o => gen1_n0_cnot0_o);
  n4985_o <= gen1_n0_cnot0_n4982 (1);
  n4986_o <= gen1_n0_cnot0_n4982 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4987_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4988_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4989_o <= n4987_o & n4988_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4990 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4989_o,
    o => gen1_n1_cnot0_o);
  n4993_o <= gen1_n1_cnot0_n4990 (1);
  n4994_o <= gen1_n1_cnot0_n4990 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4995_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4996_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4997_o <= n4995_o & n4996_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4998 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4997_o,
    o => gen1_n2_cnot0_o);
  n5001_o <= gen1_n2_cnot0_n4998 (1);
  n5002_o <= gen1_n2_cnot0_n4998 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5003_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5004_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5005_o <= n5003_o & n5004_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n5006 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n5005_o,
    o => gen1_n3_cnot0_o);
  n5009_o <= gen1_n3_cnot0_n5006 (1);
  n5010_o <= gen1_n3_cnot0_n5006 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5011_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5012_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5013_o <= n5011_o & n5012_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n5014 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n5013_o,
    o => gen1_n4_cnot0_o);
  n5017_o <= gen1_n4_cnot0_n5014 (1);
  n5018_o <= gen1_n4_cnot0_n5014 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5019_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5020_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5021_o <= n5019_o & n5020_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n5022 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n5021_o,
    o => gen1_n5_cnot0_o);
  n5025_o <= gen1_n5_cnot0_n5022 (1);
  n5026_o <= gen1_n5_cnot0_n5022 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5027_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5028_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5029_o <= n5027_o & n5028_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n5030 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n5029_o,
    o => gen1_n6_cnot0_o);
  n5033_o <= gen1_n6_cnot0_n5030 (1);
  n5034_o <= gen1_n6_cnot0_n5030 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5035_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5036_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5037_o <= n5035_o & n5036_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n5038 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n5037_o,
    o => gen1_n7_cnot0_o);
  n5041_o <= gen1_n7_cnot0_n5038 (1);
  n5042_o <= gen1_n7_cnot0_n5038 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5043_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5044_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5045_o <= n5043_o & n5044_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n5046 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n5045_o,
    o => gen1_n8_cnot0_o);
  n5049_o <= gen1_n8_cnot0_n5046 (1);
  n5050_o <= gen1_n8_cnot0_n5046 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5051_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5052_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5053_o <= n5051_o & n5052_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n5054 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n5053_o,
    o => gen1_n9_cnot0_o);
  n5057_o <= gen1_n9_cnot0_n5054 (1);
  n5058_o <= gen1_n9_cnot0_n5054 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5059_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5060_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5061_o <= n5059_o & n5060_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n5062 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n5061_o,
    o => gen1_n10_cnot0_o);
  n5065_o <= gen1_n10_cnot0_n5062 (1);
  n5066_o <= gen1_n10_cnot0_n5062 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5067_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5068_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5069_o <= n5067_o & n5068_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n5070 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n5069_o,
    o => gen1_n11_cnot0_o);
  n5073_o <= gen1_n11_cnot0_n5070 (1);
  n5074_o <= gen1_n11_cnot0_n5070 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n5075_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n5076_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n5077_o <= n5075_o & n5076_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n5078 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n5077_o,
    o => gen1_n12_cnot0_o);
  n5081_o <= gen1_n12_cnot0_n5078 (1);
  n5082_o <= gen1_n12_cnot0_n5078 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n5083_o <= ctrl_prop (13);
  n5084_o <= n5082_o & n5074_o & n5066_o & n5058_o & n5050_o & n5042_o & n5034_o & n5026_o & n5018_o & n5010_o & n5002_o & n4994_o & n4986_o;
  n5085_o <= n5081_o & n5073_o & n5065_o & n5057_o & n5049_o & n5041_o & n5033_o & n5025_o & n5017_o & n5009_o & n5001_o & n4993_o & n4985_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_12 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_12;

architecture rtl of angleh_lookup_17_12 is
  signal n4958_o : std_logic;
  signal n4959_o : std_logic;
  signal n4960_o : std_logic;
  signal n4961_o : std_logic;
  signal n4962_o : std_logic;
  signal n4963_o : std_logic;
  signal n4964_o : std_logic;
  signal n4965_o : std_logic;
  signal n4966_o : std_logic;
  signal n4967_o : std_logic;
  signal n4968_o : std_logic;
  signal n4969_o : std_logic;
  signal n4970_o : std_logic;
  signal n4971_o : std_logic;
  signal n4972_o : std_logic;
  signal n4973_o : std_logic;
  signal n4974_o : std_logic;
  signal n4975_o : std_logic;
  signal n4976_o : std_logic_vector (16 downto 0);
begin
  o <= n4976_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4958_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4959_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4960_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4961_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4962_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4963_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4964_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4965_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4966_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4967_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4968_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4969_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4970_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4971_o <= not n4970_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4972_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4973_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4974_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4975_o <= i (0);
  n4976_o <= n4958_o & n4959_o & n4960_o & n4961_o & n4962_o & n4963_o & n4964_o & n4965_o & n4966_o & n4967_o & n4968_o & n4969_o & n4971_o & n4972_o & n4973_o & n4974_o & n4975_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_12 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (11 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (11 downto 0));
end entity cnot_reg_12;

architecture rtl of cnot_reg_12 is
  signal ctrl_prop : std_logic_vector (12 downto 0);
  signal n4858_o : std_logic;
  signal n4859_o : std_logic;
  signal n4860_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4861 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4864_o : std_logic;
  signal n4865_o : std_logic;
  signal n4866_o : std_logic;
  signal n4867_o : std_logic;
  signal n4868_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4869 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4872_o : std_logic;
  signal n4873_o : std_logic;
  signal n4874_o : std_logic;
  signal n4875_o : std_logic;
  signal n4876_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4877 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4880_o : std_logic;
  signal n4881_o : std_logic;
  signal n4882_o : std_logic;
  signal n4883_o : std_logic;
  signal n4884_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4885 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4888_o : std_logic;
  signal n4889_o : std_logic;
  signal n4890_o : std_logic;
  signal n4891_o : std_logic;
  signal n4892_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4893 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4896_o : std_logic;
  signal n4897_o : std_logic;
  signal n4898_o : std_logic;
  signal n4899_o : std_logic;
  signal n4900_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4901 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4904_o : std_logic;
  signal n4905_o : std_logic;
  signal n4906_o : std_logic;
  signal n4907_o : std_logic;
  signal n4908_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4909 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4912_o : std_logic;
  signal n4913_o : std_logic;
  signal n4914_o : std_logic;
  signal n4915_o : std_logic;
  signal n4916_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4917 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4920_o : std_logic;
  signal n4921_o : std_logic;
  signal n4922_o : std_logic;
  signal n4923_o : std_logic;
  signal n4924_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4925 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4928_o : std_logic;
  signal n4929_o : std_logic;
  signal n4930_o : std_logic;
  signal n4931_o : std_logic;
  signal n4932_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4933 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4936_o : std_logic;
  signal n4937_o : std_logic;
  signal n4938_o : std_logic;
  signal n4939_o : std_logic;
  signal n4940_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4941 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4944_o : std_logic;
  signal n4945_o : std_logic;
  signal n4946_o : std_logic;
  signal n4947_o : std_logic;
  signal n4948_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n4949 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n4952_o : std_logic;
  signal n4953_o : std_logic;
  signal n4954_o : std_logic;
  signal n4955_o : std_logic_vector (11 downto 0);
  signal n4956_o : std_logic_vector (12 downto 0);
begin
  ctrl_out <= n4954_o;
  o <= n4955_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4956_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4858_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4859_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4860_o <= n4858_o & n4859_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4861 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4860_o,
    o => gen1_n0_cnot0_o);
  n4864_o <= gen1_n0_cnot0_n4861 (1);
  n4865_o <= gen1_n0_cnot0_n4861 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4866_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4867_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4868_o <= n4866_o & n4867_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4869 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4868_o,
    o => gen1_n1_cnot0_o);
  n4872_o <= gen1_n1_cnot0_n4869 (1);
  n4873_o <= gen1_n1_cnot0_n4869 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4874_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4875_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4876_o <= n4874_o & n4875_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4877 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4876_o,
    o => gen1_n2_cnot0_o);
  n4880_o <= gen1_n2_cnot0_n4877 (1);
  n4881_o <= gen1_n2_cnot0_n4877 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4882_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4883_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4884_o <= n4882_o & n4883_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4885 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4884_o,
    o => gen1_n3_cnot0_o);
  n4888_o <= gen1_n3_cnot0_n4885 (1);
  n4889_o <= gen1_n3_cnot0_n4885 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4890_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4891_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4892_o <= n4890_o & n4891_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4893 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4892_o,
    o => gen1_n4_cnot0_o);
  n4896_o <= gen1_n4_cnot0_n4893 (1);
  n4897_o <= gen1_n4_cnot0_n4893 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4898_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4899_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4900_o <= n4898_o & n4899_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4901 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4900_o,
    o => gen1_n5_cnot0_o);
  n4904_o <= gen1_n5_cnot0_n4901 (1);
  n4905_o <= gen1_n5_cnot0_n4901 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4906_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4907_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4908_o <= n4906_o & n4907_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4909 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4908_o,
    o => gen1_n6_cnot0_o);
  n4912_o <= gen1_n6_cnot0_n4909 (1);
  n4913_o <= gen1_n6_cnot0_n4909 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4914_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4915_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4916_o <= n4914_o & n4915_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4917 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4916_o,
    o => gen1_n7_cnot0_o);
  n4920_o <= gen1_n7_cnot0_n4917 (1);
  n4921_o <= gen1_n7_cnot0_n4917 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4922_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4923_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4924_o <= n4922_o & n4923_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4925 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4924_o,
    o => gen1_n8_cnot0_o);
  n4928_o <= gen1_n8_cnot0_n4925 (1);
  n4929_o <= gen1_n8_cnot0_n4925 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4930_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4931_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4932_o <= n4930_o & n4931_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4933 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4932_o,
    o => gen1_n9_cnot0_o);
  n4936_o <= gen1_n9_cnot0_n4933 (1);
  n4937_o <= gen1_n9_cnot0_n4933 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4938_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4939_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4940_o <= n4938_o & n4939_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4941 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4940_o,
    o => gen1_n10_cnot0_o);
  n4944_o <= gen1_n10_cnot0_n4941 (1);
  n4945_o <= gen1_n10_cnot0_n4941 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4946_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4947_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4948_o <= n4946_o & n4947_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n4949 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n4948_o,
    o => gen1_n11_cnot0_o);
  n4952_o <= gen1_n11_cnot0_n4949 (1);
  n4953_o <= gen1_n11_cnot0_n4949 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4954_o <= ctrl_prop (12);
  n4955_o <= n4953_o & n4945_o & n4937_o & n4929_o & n4921_o & n4913_o & n4905_o & n4897_o & n4889_o & n4881_o & n4873_o & n4865_o;
  n4956_o <= n4952_o & n4944_o & n4936_o & n4928_o & n4920_o & n4912_o & n4904_o & n4896_o & n4888_o & n4880_o & n4872_o & n4864_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_11 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_11;

architecture rtl of angleh_lookup_17_11 is
  signal n4837_o : std_logic;
  signal n4838_o : std_logic;
  signal n4839_o : std_logic;
  signal n4840_o : std_logic;
  signal n4841_o : std_logic;
  signal n4842_o : std_logic;
  signal n4843_o : std_logic;
  signal n4844_o : std_logic;
  signal n4845_o : std_logic;
  signal n4846_o : std_logic;
  signal n4847_o : std_logic;
  signal n4848_o : std_logic;
  signal n4849_o : std_logic;
  signal n4850_o : std_logic;
  signal n4851_o : std_logic;
  signal n4852_o : std_logic;
  signal n4853_o : std_logic;
  signal n4854_o : std_logic;
  signal n4855_o : std_logic_vector (16 downto 0);
begin
  o <= n4855_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4837_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4838_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4839_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4840_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4841_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4842_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4843_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4844_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4845_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4846_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4847_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4848_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4849_o <= not n4848_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4850_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4851_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4852_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4853_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4854_o <= i (0);
  n4855_o <= n4837_o & n4838_o & n4839_o & n4840_o & n4841_o & n4842_o & n4843_o & n4844_o & n4845_o & n4846_o & n4847_o & n4849_o & n4850_o & n4851_o & n4852_o & n4853_o & n4854_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_11 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (10 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (10 downto 0));
end entity cnot_reg_11;

architecture rtl of cnot_reg_11 is
  signal ctrl_prop : std_logic_vector (11 downto 0);
  signal n4745_o : std_logic;
  signal n4746_o : std_logic;
  signal n4747_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4748 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4751_o : std_logic;
  signal n4752_o : std_logic;
  signal n4753_o : std_logic;
  signal n4754_o : std_logic;
  signal n4755_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4756 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4759_o : std_logic;
  signal n4760_o : std_logic;
  signal n4761_o : std_logic;
  signal n4762_o : std_logic;
  signal n4763_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4764 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4767_o : std_logic;
  signal n4768_o : std_logic;
  signal n4769_o : std_logic;
  signal n4770_o : std_logic;
  signal n4771_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4772 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4775_o : std_logic;
  signal n4776_o : std_logic;
  signal n4777_o : std_logic;
  signal n4778_o : std_logic;
  signal n4779_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4780 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4783_o : std_logic;
  signal n4784_o : std_logic;
  signal n4785_o : std_logic;
  signal n4786_o : std_logic;
  signal n4787_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4788 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4791_o : std_logic;
  signal n4792_o : std_logic;
  signal n4793_o : std_logic;
  signal n4794_o : std_logic;
  signal n4795_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4796 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4799_o : std_logic;
  signal n4800_o : std_logic;
  signal n4801_o : std_logic;
  signal n4802_o : std_logic;
  signal n4803_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4804 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4807_o : std_logic;
  signal n4808_o : std_logic;
  signal n4809_o : std_logic;
  signal n4810_o : std_logic;
  signal n4811_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4812 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4815_o : std_logic;
  signal n4816_o : std_logic;
  signal n4817_o : std_logic;
  signal n4818_o : std_logic;
  signal n4819_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4820 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4823_o : std_logic;
  signal n4824_o : std_logic;
  signal n4825_o : std_logic;
  signal n4826_o : std_logic;
  signal n4827_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4828 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4831_o : std_logic;
  signal n4832_o : std_logic;
  signal n4833_o : std_logic;
  signal n4834_o : std_logic_vector (10 downto 0);
  signal n4835_o : std_logic_vector (11 downto 0);
begin
  ctrl_out <= n4833_o;
  o <= n4834_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4835_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4745_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4746_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4747_o <= n4745_o & n4746_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4748 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4747_o,
    o => gen1_n0_cnot0_o);
  n4751_o <= gen1_n0_cnot0_n4748 (1);
  n4752_o <= gen1_n0_cnot0_n4748 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4753_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4754_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4755_o <= n4753_o & n4754_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4756 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4755_o,
    o => gen1_n1_cnot0_o);
  n4759_o <= gen1_n1_cnot0_n4756 (1);
  n4760_o <= gen1_n1_cnot0_n4756 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4761_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4762_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4763_o <= n4761_o & n4762_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4764 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4763_o,
    o => gen1_n2_cnot0_o);
  n4767_o <= gen1_n2_cnot0_n4764 (1);
  n4768_o <= gen1_n2_cnot0_n4764 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4769_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4770_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4771_o <= n4769_o & n4770_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4772 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4771_o,
    o => gen1_n3_cnot0_o);
  n4775_o <= gen1_n3_cnot0_n4772 (1);
  n4776_o <= gen1_n3_cnot0_n4772 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4777_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4778_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4779_o <= n4777_o & n4778_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4780 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4779_o,
    o => gen1_n4_cnot0_o);
  n4783_o <= gen1_n4_cnot0_n4780 (1);
  n4784_o <= gen1_n4_cnot0_n4780 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4785_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4786_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4787_o <= n4785_o & n4786_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4788 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4787_o,
    o => gen1_n5_cnot0_o);
  n4791_o <= gen1_n5_cnot0_n4788 (1);
  n4792_o <= gen1_n5_cnot0_n4788 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4793_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4794_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4795_o <= n4793_o & n4794_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4796 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4795_o,
    o => gen1_n6_cnot0_o);
  n4799_o <= gen1_n6_cnot0_n4796 (1);
  n4800_o <= gen1_n6_cnot0_n4796 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4801_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4802_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4803_o <= n4801_o & n4802_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4804 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4803_o,
    o => gen1_n7_cnot0_o);
  n4807_o <= gen1_n7_cnot0_n4804 (1);
  n4808_o <= gen1_n7_cnot0_n4804 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4809_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4810_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4811_o <= n4809_o & n4810_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4812 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4811_o,
    o => gen1_n8_cnot0_o);
  n4815_o <= gen1_n8_cnot0_n4812 (1);
  n4816_o <= gen1_n8_cnot0_n4812 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4817_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4818_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4819_o <= n4817_o & n4818_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4820 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4819_o,
    o => gen1_n9_cnot0_o);
  n4823_o <= gen1_n9_cnot0_n4820 (1);
  n4824_o <= gen1_n9_cnot0_n4820 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4825_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4826_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4827_o <= n4825_o & n4826_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4828 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n4827_o,
    o => gen1_n10_cnot0_o);
  n4831_o <= gen1_n10_cnot0_n4828 (1);
  n4832_o <= gen1_n10_cnot0_n4828 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4833_o <= ctrl_prop (11);
  n4834_o <= n4832_o & n4824_o & n4816_o & n4808_o & n4800_o & n4792_o & n4784_o & n4776_o & n4768_o & n4760_o & n4752_o;
  n4835_o <= n4831_o & n4823_o & n4815_o & n4807_o & n4799_o & n4791_o & n4783_o & n4775_o & n4767_o & n4759_o & n4751_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_10 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_10;

architecture rtl of angleh_lookup_17_10 is
  signal n4724_o : std_logic;
  signal n4725_o : std_logic;
  signal n4726_o : std_logic;
  signal n4727_o : std_logic;
  signal n4728_o : std_logic;
  signal n4729_o : std_logic;
  signal n4730_o : std_logic;
  signal n4731_o : std_logic;
  signal n4732_o : std_logic;
  signal n4733_o : std_logic;
  signal n4734_o : std_logic;
  signal n4735_o : std_logic;
  signal n4736_o : std_logic;
  signal n4737_o : std_logic;
  signal n4738_o : std_logic;
  signal n4739_o : std_logic;
  signal n4740_o : std_logic;
  signal n4741_o : std_logic;
  signal n4742_o : std_logic_vector (16 downto 0);
begin
  o <= n4742_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4724_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4725_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4726_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4727_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4728_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4729_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4730_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4731_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4732_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4733_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4734_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4735_o <= not n4734_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4736_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4737_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4738_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4739_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4740_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4741_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n4742_o <= n4724_o & n4725_o & n4726_o & n4727_o & n4728_o & n4729_o & n4730_o & n4731_o & n4732_o & n4733_o & n4735_o & n4736_o & n4737_o & n4738_o & n4739_o & n4740_o & n4741_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_10 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (9 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (9 downto 0));
end entity cnot_reg_10;

architecture rtl of cnot_reg_10 is
  signal ctrl_prop : std_logic_vector (10 downto 0);
  signal n4640_o : std_logic;
  signal n4641_o : std_logic;
  signal n4642_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4643 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4646_o : std_logic;
  signal n4647_o : std_logic;
  signal n4648_o : std_logic;
  signal n4649_o : std_logic;
  signal n4650_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4651 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4654_o : std_logic;
  signal n4655_o : std_logic;
  signal n4656_o : std_logic;
  signal n4657_o : std_logic;
  signal n4658_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4659 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4662_o : std_logic;
  signal n4663_o : std_logic;
  signal n4664_o : std_logic;
  signal n4665_o : std_logic;
  signal n4666_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4667 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4670_o : std_logic;
  signal n4671_o : std_logic;
  signal n4672_o : std_logic;
  signal n4673_o : std_logic;
  signal n4674_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4675 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4678_o : std_logic;
  signal n4679_o : std_logic;
  signal n4680_o : std_logic;
  signal n4681_o : std_logic;
  signal n4682_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4683 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4686_o : std_logic;
  signal n4687_o : std_logic;
  signal n4688_o : std_logic;
  signal n4689_o : std_logic;
  signal n4690_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4691 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4694_o : std_logic;
  signal n4695_o : std_logic;
  signal n4696_o : std_logic;
  signal n4697_o : std_logic;
  signal n4698_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4699 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4702_o : std_logic;
  signal n4703_o : std_logic;
  signal n4704_o : std_logic;
  signal n4705_o : std_logic;
  signal n4706_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4707 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4710_o : std_logic;
  signal n4711_o : std_logic;
  signal n4712_o : std_logic;
  signal n4713_o : std_logic;
  signal n4714_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n4715 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n4718_o : std_logic;
  signal n4719_o : std_logic;
  signal n4720_o : std_logic;
  signal n4721_o : std_logic_vector (9 downto 0);
  signal n4722_o : std_logic_vector (10 downto 0);
begin
  ctrl_out <= n4720_o;
  o <= n4721_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4722_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4640_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4641_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4642_o <= n4640_o & n4641_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4643 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4642_o,
    o => gen1_n0_cnot0_o);
  n4646_o <= gen1_n0_cnot0_n4643 (1);
  n4647_o <= gen1_n0_cnot0_n4643 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4648_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4649_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4650_o <= n4648_o & n4649_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4651 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4650_o,
    o => gen1_n1_cnot0_o);
  n4654_o <= gen1_n1_cnot0_n4651 (1);
  n4655_o <= gen1_n1_cnot0_n4651 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4656_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4657_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4658_o <= n4656_o & n4657_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4659 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4658_o,
    o => gen1_n2_cnot0_o);
  n4662_o <= gen1_n2_cnot0_n4659 (1);
  n4663_o <= gen1_n2_cnot0_n4659 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4664_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4665_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4666_o <= n4664_o & n4665_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4667 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4666_o,
    o => gen1_n3_cnot0_o);
  n4670_o <= gen1_n3_cnot0_n4667 (1);
  n4671_o <= gen1_n3_cnot0_n4667 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4672_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4673_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4674_o <= n4672_o & n4673_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4675 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4674_o,
    o => gen1_n4_cnot0_o);
  n4678_o <= gen1_n4_cnot0_n4675 (1);
  n4679_o <= gen1_n4_cnot0_n4675 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4680_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4681_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4682_o <= n4680_o & n4681_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4683 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4682_o,
    o => gen1_n5_cnot0_o);
  n4686_o <= gen1_n5_cnot0_n4683 (1);
  n4687_o <= gen1_n5_cnot0_n4683 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4688_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4689_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4690_o <= n4688_o & n4689_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4691 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4690_o,
    o => gen1_n6_cnot0_o);
  n4694_o <= gen1_n6_cnot0_n4691 (1);
  n4695_o <= gen1_n6_cnot0_n4691 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4696_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4697_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4698_o <= n4696_o & n4697_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4699 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4698_o,
    o => gen1_n7_cnot0_o);
  n4702_o <= gen1_n7_cnot0_n4699 (1);
  n4703_o <= gen1_n7_cnot0_n4699 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4704_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4705_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4706_o <= n4704_o & n4705_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4707 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4706_o,
    o => gen1_n8_cnot0_o);
  n4710_o <= gen1_n8_cnot0_n4707 (1);
  n4711_o <= gen1_n8_cnot0_n4707 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4712_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4713_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4714_o <= n4712_o & n4713_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n4715 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n4714_o,
    o => gen1_n9_cnot0_o);
  n4718_o <= gen1_n9_cnot0_n4715 (1);
  n4719_o <= gen1_n9_cnot0_n4715 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4720_o <= ctrl_prop (10);
  n4721_o <= n4719_o & n4711_o & n4703_o & n4695_o & n4687_o & n4679_o & n4671_o & n4663_o & n4655_o & n4647_o;
  n4722_o <= n4718_o & n4710_o & n4702_o & n4694_o & n4686_o & n4678_o & n4670_o & n4662_o & n4654_o & n4646_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_9 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_9;

architecture rtl of angleh_lookup_17_9 is
  signal n4619_o : std_logic;
  signal n4620_o : std_logic;
  signal n4621_o : std_logic;
  signal n4622_o : std_logic;
  signal n4623_o : std_logic;
  signal n4624_o : std_logic;
  signal n4625_o : std_logic;
  signal n4626_o : std_logic;
  signal n4627_o : std_logic;
  signal n4628_o : std_logic;
  signal n4629_o : std_logic;
  signal n4630_o : std_logic;
  signal n4631_o : std_logic;
  signal n4632_o : std_logic;
  signal n4633_o : std_logic;
  signal n4634_o : std_logic;
  signal n4635_o : std_logic;
  signal n4636_o : std_logic;
  signal n4637_o : std_logic_vector (16 downto 0);
begin
  o <= n4637_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4619_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4620_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4621_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4622_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4623_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4624_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4625_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4626_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4627_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4628_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4629_o <= not n4628_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4630_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4631_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4632_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4633_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4634_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4635_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4636_o <= i (0);
  n4637_o <= n4619_o & n4620_o & n4621_o & n4622_o & n4623_o & n4624_o & n4625_o & n4626_o & n4627_o & n4629_o & n4630_o & n4631_o & n4632_o & n4633_o & n4634_o & n4635_o & n4636_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n4543_o : std_logic;
  signal n4544_o : std_logic;
  signal n4545_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4546 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4549_o : std_logic;
  signal n4550_o : std_logic;
  signal n4551_o : std_logic;
  signal n4552_o : std_logic;
  signal n4553_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4554 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4557_o : std_logic;
  signal n4558_o : std_logic;
  signal n4559_o : std_logic;
  signal n4560_o : std_logic;
  signal n4561_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4562 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4565_o : std_logic;
  signal n4566_o : std_logic;
  signal n4567_o : std_logic;
  signal n4568_o : std_logic;
  signal n4569_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4570 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4573_o : std_logic;
  signal n4574_o : std_logic;
  signal n4575_o : std_logic;
  signal n4576_o : std_logic;
  signal n4577_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4578 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4581_o : std_logic;
  signal n4582_o : std_logic;
  signal n4583_o : std_logic;
  signal n4584_o : std_logic;
  signal n4585_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4586 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4589_o : std_logic;
  signal n4590_o : std_logic;
  signal n4591_o : std_logic;
  signal n4592_o : std_logic;
  signal n4593_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4594 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4597_o : std_logic;
  signal n4598_o : std_logic;
  signal n4599_o : std_logic;
  signal n4600_o : std_logic;
  signal n4601_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4602 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4605_o : std_logic;
  signal n4606_o : std_logic;
  signal n4607_o : std_logic;
  signal n4608_o : std_logic;
  signal n4609_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n4610 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n4613_o : std_logic;
  signal n4614_o : std_logic;
  signal n4615_o : std_logic;
  signal n4616_o : std_logic_vector (8 downto 0);
  signal n4617_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n4615_o;
  o <= n4616_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4617_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4543_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4544_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4545_o <= n4543_o & n4544_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4546 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4545_o,
    o => gen1_n0_cnot0_o);
  n4549_o <= gen1_n0_cnot0_n4546 (1);
  n4550_o <= gen1_n0_cnot0_n4546 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4551_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4552_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4553_o <= n4551_o & n4552_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4554 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4553_o,
    o => gen1_n1_cnot0_o);
  n4557_o <= gen1_n1_cnot0_n4554 (1);
  n4558_o <= gen1_n1_cnot0_n4554 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4559_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4560_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4561_o <= n4559_o & n4560_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4562 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4561_o,
    o => gen1_n2_cnot0_o);
  n4565_o <= gen1_n2_cnot0_n4562 (1);
  n4566_o <= gen1_n2_cnot0_n4562 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4567_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4568_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4569_o <= n4567_o & n4568_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4570 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4569_o,
    o => gen1_n3_cnot0_o);
  n4573_o <= gen1_n3_cnot0_n4570 (1);
  n4574_o <= gen1_n3_cnot0_n4570 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4575_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4576_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4577_o <= n4575_o & n4576_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4578 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4577_o,
    o => gen1_n4_cnot0_o);
  n4581_o <= gen1_n4_cnot0_n4578 (1);
  n4582_o <= gen1_n4_cnot0_n4578 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4583_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4584_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4585_o <= n4583_o & n4584_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4586 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4585_o,
    o => gen1_n5_cnot0_o);
  n4589_o <= gen1_n5_cnot0_n4586 (1);
  n4590_o <= gen1_n5_cnot0_n4586 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4591_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4592_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4593_o <= n4591_o & n4592_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4594 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4593_o,
    o => gen1_n6_cnot0_o);
  n4597_o <= gen1_n6_cnot0_n4594 (1);
  n4598_o <= gen1_n6_cnot0_n4594 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4599_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4600_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4601_o <= n4599_o & n4600_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4602 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4601_o,
    o => gen1_n7_cnot0_o);
  n4605_o <= gen1_n7_cnot0_n4602 (1);
  n4606_o <= gen1_n7_cnot0_n4602 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4607_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4608_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4609_o <= n4607_o & n4608_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n4610 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n4609_o,
    o => gen1_n8_cnot0_o);
  n4613_o <= gen1_n8_cnot0_n4610 (1);
  n4614_o <= gen1_n8_cnot0_n4610 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4615_o <= ctrl_prop (9);
  n4616_o <= n4614_o & n4606_o & n4598_o & n4590_o & n4582_o & n4574_o & n4566_o & n4558_o & n4550_o;
  n4617_o <= n4613_o & n4605_o & n4597_o & n4589_o & n4581_o & n4573_o & n4565_o & n4557_o & n4549_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_8 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_8;

architecture rtl of angleh_lookup_17_8 is
  signal n4522_o : std_logic;
  signal n4523_o : std_logic;
  signal n4524_o : std_logic;
  signal n4525_o : std_logic;
  signal n4526_o : std_logic;
  signal n4527_o : std_logic;
  signal n4528_o : std_logic;
  signal n4529_o : std_logic;
  signal n4530_o : std_logic;
  signal n4531_o : std_logic;
  signal n4532_o : std_logic;
  signal n4533_o : std_logic;
  signal n4534_o : std_logic;
  signal n4535_o : std_logic;
  signal n4536_o : std_logic;
  signal n4537_o : std_logic;
  signal n4538_o : std_logic;
  signal n4539_o : std_logic;
  signal n4540_o : std_logic_vector (16 downto 0);
begin
  o <= n4540_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4522_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4523_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4524_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4525_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4526_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4527_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4528_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4529_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4530_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4531_o <= not n4530_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4532_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4533_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4534_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4535_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4536_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4537_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4538_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4539_o <= i (0);
  n4540_o <= n4522_o & n4523_o & n4524_o & n4525_o & n4526_o & n4527_o & n4528_o & n4529_o & n4531_o & n4532_o & n4533_o & n4534_o & n4535_o & n4536_o & n4537_o & n4538_o & n4539_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n4454_o : std_logic;
  signal n4455_o : std_logic;
  signal n4456_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4457 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4460_o : std_logic;
  signal n4461_o : std_logic;
  signal n4462_o : std_logic;
  signal n4463_o : std_logic;
  signal n4464_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4465 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4468_o : std_logic;
  signal n4469_o : std_logic;
  signal n4470_o : std_logic;
  signal n4471_o : std_logic;
  signal n4472_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4473 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4476_o : std_logic;
  signal n4477_o : std_logic;
  signal n4478_o : std_logic;
  signal n4479_o : std_logic;
  signal n4480_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4481 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4484_o : std_logic;
  signal n4485_o : std_logic;
  signal n4486_o : std_logic;
  signal n4487_o : std_logic;
  signal n4488_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4489 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4492_o : std_logic;
  signal n4493_o : std_logic;
  signal n4494_o : std_logic;
  signal n4495_o : std_logic;
  signal n4496_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4497 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4500_o : std_logic;
  signal n4501_o : std_logic;
  signal n4502_o : std_logic;
  signal n4503_o : std_logic;
  signal n4504_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4505 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4508_o : std_logic;
  signal n4509_o : std_logic;
  signal n4510_o : std_logic;
  signal n4511_o : std_logic;
  signal n4512_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n4513 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n4516_o : std_logic;
  signal n4517_o : std_logic;
  signal n4518_o : std_logic;
  signal n4519_o : std_logic_vector (7 downto 0);
  signal n4520_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n4518_o;
  o <= n4519_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4520_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4454_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4455_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4456_o <= n4454_o & n4455_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4457 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4456_o,
    o => gen1_n0_cnot0_o);
  n4460_o <= gen1_n0_cnot0_n4457 (1);
  n4461_o <= gen1_n0_cnot0_n4457 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4462_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4463_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4464_o <= n4462_o & n4463_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4465 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4464_o,
    o => gen1_n1_cnot0_o);
  n4468_o <= gen1_n1_cnot0_n4465 (1);
  n4469_o <= gen1_n1_cnot0_n4465 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4470_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4471_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4472_o <= n4470_o & n4471_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4473 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4472_o,
    o => gen1_n2_cnot0_o);
  n4476_o <= gen1_n2_cnot0_n4473 (1);
  n4477_o <= gen1_n2_cnot0_n4473 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4478_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4479_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4480_o <= n4478_o & n4479_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4481 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4480_o,
    o => gen1_n3_cnot0_o);
  n4484_o <= gen1_n3_cnot0_n4481 (1);
  n4485_o <= gen1_n3_cnot0_n4481 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4486_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4487_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4488_o <= n4486_o & n4487_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4489 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4488_o,
    o => gen1_n4_cnot0_o);
  n4492_o <= gen1_n4_cnot0_n4489 (1);
  n4493_o <= gen1_n4_cnot0_n4489 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4494_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4495_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4496_o <= n4494_o & n4495_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4497 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4496_o,
    o => gen1_n5_cnot0_o);
  n4500_o <= gen1_n5_cnot0_n4497 (1);
  n4501_o <= gen1_n5_cnot0_n4497 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4502_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4503_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4504_o <= n4502_o & n4503_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4505 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4504_o,
    o => gen1_n6_cnot0_o);
  n4508_o <= gen1_n6_cnot0_n4505 (1);
  n4509_o <= gen1_n6_cnot0_n4505 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4510_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4511_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4512_o <= n4510_o & n4511_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n4513 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n4512_o,
    o => gen1_n7_cnot0_o);
  n4516_o <= gen1_n7_cnot0_n4513 (1);
  n4517_o <= gen1_n7_cnot0_n4513 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4518_o <= ctrl_prop (8);
  n4519_o <= n4517_o & n4509_o & n4501_o & n4493_o & n4485_o & n4477_o & n4469_o & n4461_o;
  n4520_o <= n4516_o & n4508_o & n4500_o & n4492_o & n4484_o & n4476_o & n4468_o & n4460_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_7 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_7;

architecture rtl of angleh_lookup_17_7 is
  signal n4433_o : std_logic;
  signal n4434_o : std_logic;
  signal n4435_o : std_logic;
  signal n4436_o : std_logic;
  signal n4437_o : std_logic;
  signal n4438_o : std_logic;
  signal n4439_o : std_logic;
  signal n4440_o : std_logic;
  signal n4441_o : std_logic;
  signal n4442_o : std_logic;
  signal n4443_o : std_logic;
  signal n4444_o : std_logic;
  signal n4445_o : std_logic;
  signal n4446_o : std_logic;
  signal n4447_o : std_logic;
  signal n4448_o : std_logic;
  signal n4449_o : std_logic;
  signal n4450_o : std_logic;
  signal n4451_o : std_logic_vector (16 downto 0);
begin
  o <= n4451_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4433_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4434_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4435_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4436_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4437_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4438_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4439_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4440_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4441_o <= not n4440_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4442_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4443_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4444_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4445_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4446_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4447_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4448_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4449_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4450_o <= i (0);
  n4451_o <= n4433_o & n4434_o & n4435_o & n4436_o & n4437_o & n4438_o & n4439_o & n4441_o & n4442_o & n4443_o & n4444_o & n4445_o & n4446_o & n4447_o & n4448_o & n4449_o & n4450_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n4373_o : std_logic;
  signal n4374_o : std_logic;
  signal n4375_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4376 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4379_o : std_logic;
  signal n4380_o : std_logic;
  signal n4381_o : std_logic;
  signal n4382_o : std_logic;
  signal n4383_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4384 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4387_o : std_logic;
  signal n4388_o : std_logic;
  signal n4389_o : std_logic;
  signal n4390_o : std_logic;
  signal n4391_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4392 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4395_o : std_logic;
  signal n4396_o : std_logic;
  signal n4397_o : std_logic;
  signal n4398_o : std_logic;
  signal n4399_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4400 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4403_o : std_logic;
  signal n4404_o : std_logic;
  signal n4405_o : std_logic;
  signal n4406_o : std_logic;
  signal n4407_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4408 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4411_o : std_logic;
  signal n4412_o : std_logic;
  signal n4413_o : std_logic;
  signal n4414_o : std_logic;
  signal n4415_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4416 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4419_o : std_logic;
  signal n4420_o : std_logic;
  signal n4421_o : std_logic;
  signal n4422_o : std_logic;
  signal n4423_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n4424 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n4427_o : std_logic;
  signal n4428_o : std_logic;
  signal n4429_o : std_logic;
  signal n4430_o : std_logic_vector (6 downto 0);
  signal n4431_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n4429_o;
  o <= n4430_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4431_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4373_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4374_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4375_o <= n4373_o & n4374_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4376 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4375_o,
    o => gen1_n0_cnot0_o);
  n4379_o <= gen1_n0_cnot0_n4376 (1);
  n4380_o <= gen1_n0_cnot0_n4376 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4381_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4382_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4383_o <= n4381_o & n4382_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4384 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4383_o,
    o => gen1_n1_cnot0_o);
  n4387_o <= gen1_n1_cnot0_n4384 (1);
  n4388_o <= gen1_n1_cnot0_n4384 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4389_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4390_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4391_o <= n4389_o & n4390_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4392 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4391_o,
    o => gen1_n2_cnot0_o);
  n4395_o <= gen1_n2_cnot0_n4392 (1);
  n4396_o <= gen1_n2_cnot0_n4392 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4397_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4398_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4399_o <= n4397_o & n4398_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4400 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4399_o,
    o => gen1_n3_cnot0_o);
  n4403_o <= gen1_n3_cnot0_n4400 (1);
  n4404_o <= gen1_n3_cnot0_n4400 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4405_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4406_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4407_o <= n4405_o & n4406_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4408 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4407_o,
    o => gen1_n4_cnot0_o);
  n4411_o <= gen1_n4_cnot0_n4408 (1);
  n4412_o <= gen1_n4_cnot0_n4408 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4413_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4414_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4415_o <= n4413_o & n4414_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4416 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4415_o,
    o => gen1_n5_cnot0_o);
  n4419_o <= gen1_n5_cnot0_n4416 (1);
  n4420_o <= gen1_n5_cnot0_n4416 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4421_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4422_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4423_o <= n4421_o & n4422_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n4424 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n4423_o,
    o => gen1_n6_cnot0_o);
  n4427_o <= gen1_n6_cnot0_n4424 (1);
  n4428_o <= gen1_n6_cnot0_n4424 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4429_o <= ctrl_prop (7);
  n4430_o <= n4428_o & n4420_o & n4412_o & n4404_o & n4396_o & n4388_o & n4380_o;
  n4431_o <= n4427_o & n4419_o & n4411_o & n4403_o & n4395_o & n4387_o & n4379_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_6 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_6;

architecture rtl of angleh_lookup_17_6 is
  signal n4352_o : std_logic;
  signal n4353_o : std_logic;
  signal n4354_o : std_logic;
  signal n4355_o : std_logic;
  signal n4356_o : std_logic;
  signal n4357_o : std_logic;
  signal n4358_o : std_logic;
  signal n4359_o : std_logic;
  signal n4360_o : std_logic;
  signal n4361_o : std_logic;
  signal n4362_o : std_logic;
  signal n4363_o : std_logic;
  signal n4364_o : std_logic;
  signal n4365_o : std_logic;
  signal n4366_o : std_logic;
  signal n4367_o : std_logic;
  signal n4368_o : std_logic;
  signal n4369_o : std_logic;
  signal n4370_o : std_logic_vector (16 downto 0);
begin
  o <= n4370_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4352_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4353_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4354_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4355_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4356_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4357_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4358_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4359_o <= not n4358_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4360_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4361_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4362_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4363_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4364_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4365_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4366_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4367_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4368_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4369_o <= i (0);
  n4370_o <= n4352_o & n4353_o & n4354_o & n4355_o & n4356_o & n4357_o & n4359_o & n4360_o & n4361_o & n4362_o & n4363_o & n4364_o & n4365_o & n4366_o & n4367_o & n4368_o & n4369_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n4300_o : std_logic;
  signal n4301_o : std_logic;
  signal n4302_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4303 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4306_o : std_logic;
  signal n4307_o : std_logic;
  signal n4308_o : std_logic;
  signal n4309_o : std_logic;
  signal n4310_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4311 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4314_o : std_logic;
  signal n4315_o : std_logic;
  signal n4316_o : std_logic;
  signal n4317_o : std_logic;
  signal n4318_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4319 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4322_o : std_logic;
  signal n4323_o : std_logic;
  signal n4324_o : std_logic;
  signal n4325_o : std_logic;
  signal n4326_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4327 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4330_o : std_logic;
  signal n4331_o : std_logic;
  signal n4332_o : std_logic;
  signal n4333_o : std_logic;
  signal n4334_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4335 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4338_o : std_logic;
  signal n4339_o : std_logic;
  signal n4340_o : std_logic;
  signal n4341_o : std_logic;
  signal n4342_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n4343 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n4346_o : std_logic;
  signal n4347_o : std_logic;
  signal n4348_o : std_logic;
  signal n4349_o : std_logic_vector (5 downto 0);
  signal n4350_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n4348_o;
  o <= n4349_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4350_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4300_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4301_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4302_o <= n4300_o & n4301_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4303 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4302_o,
    o => gen1_n0_cnot0_o);
  n4306_o <= gen1_n0_cnot0_n4303 (1);
  n4307_o <= gen1_n0_cnot0_n4303 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4308_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4309_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4310_o <= n4308_o & n4309_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4311 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4310_o,
    o => gen1_n1_cnot0_o);
  n4314_o <= gen1_n1_cnot0_n4311 (1);
  n4315_o <= gen1_n1_cnot0_n4311 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4316_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4317_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4318_o <= n4316_o & n4317_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4319 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4318_o,
    o => gen1_n2_cnot0_o);
  n4322_o <= gen1_n2_cnot0_n4319 (1);
  n4323_o <= gen1_n2_cnot0_n4319 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4324_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4325_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4326_o <= n4324_o & n4325_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4327 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4326_o,
    o => gen1_n3_cnot0_o);
  n4330_o <= gen1_n3_cnot0_n4327 (1);
  n4331_o <= gen1_n3_cnot0_n4327 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4332_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4333_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4334_o <= n4332_o & n4333_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4335 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4334_o,
    o => gen1_n4_cnot0_o);
  n4338_o <= gen1_n4_cnot0_n4335 (1);
  n4339_o <= gen1_n4_cnot0_n4335 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4340_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4341_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4342_o <= n4340_o & n4341_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n4343 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n4342_o,
    o => gen1_n5_cnot0_o);
  n4346_o <= gen1_n5_cnot0_n4343 (1);
  n4347_o <= gen1_n5_cnot0_n4343 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4348_o <= ctrl_prop (6);
  n4349_o <= n4347_o & n4339_o & n4331_o & n4323_o & n4315_o & n4307_o;
  n4350_o <= n4346_o & n4338_o & n4330_o & n4322_o & n4314_o & n4306_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_5 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_5;

architecture rtl of angleh_lookup_17_5 is
  signal n4279_o : std_logic;
  signal n4280_o : std_logic;
  signal n4281_o : std_logic;
  signal n4282_o : std_logic;
  signal n4283_o : std_logic;
  signal n4284_o : std_logic;
  signal n4285_o : std_logic;
  signal n4286_o : std_logic;
  signal n4287_o : std_logic;
  signal n4288_o : std_logic;
  signal n4289_o : std_logic;
  signal n4290_o : std_logic;
  signal n4291_o : std_logic;
  signal n4292_o : std_logic;
  signal n4293_o : std_logic;
  signal n4294_o : std_logic;
  signal n4295_o : std_logic;
  signal n4296_o : std_logic;
  signal n4297_o : std_logic_vector (16 downto 0);
begin
  o <= n4297_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4279_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4280_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4281_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4282_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4283_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4284_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4285_o <= not n4284_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4286_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4287_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4288_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4289_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4290_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4291_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4292_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4293_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4294_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4295_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4296_o <= i (0);
  n4297_o <= n4279_o & n4280_o & n4281_o & n4282_o & n4283_o & n4285_o & n4286_o & n4287_o & n4288_o & n4289_o & n4290_o & n4291_o & n4292_o & n4293_o & n4294_o & n4295_o & n4296_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n4235_o : std_logic;
  signal n4236_o : std_logic;
  signal n4237_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4238 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4241_o : std_logic;
  signal n4242_o : std_logic;
  signal n4243_o : std_logic;
  signal n4244_o : std_logic;
  signal n4245_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4246 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4249_o : std_logic;
  signal n4250_o : std_logic;
  signal n4251_o : std_logic;
  signal n4252_o : std_logic;
  signal n4253_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4254 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4257_o : std_logic;
  signal n4258_o : std_logic;
  signal n4259_o : std_logic;
  signal n4260_o : std_logic;
  signal n4261_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4262 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4265_o : std_logic;
  signal n4266_o : std_logic;
  signal n4267_o : std_logic;
  signal n4268_o : std_logic;
  signal n4269_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n4270 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n4273_o : std_logic;
  signal n4274_o : std_logic;
  signal n4275_o : std_logic;
  signal n4276_o : std_logic_vector (4 downto 0);
  signal n4277_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n4275_o;
  o <= n4276_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4277_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4235_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4236_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4237_o <= n4235_o & n4236_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4238 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4237_o,
    o => gen1_n0_cnot0_o);
  n4241_o <= gen1_n0_cnot0_n4238 (1);
  n4242_o <= gen1_n0_cnot0_n4238 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4243_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4244_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4245_o <= n4243_o & n4244_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4246 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4245_o,
    o => gen1_n1_cnot0_o);
  n4249_o <= gen1_n1_cnot0_n4246 (1);
  n4250_o <= gen1_n1_cnot0_n4246 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4251_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4252_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4253_o <= n4251_o & n4252_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4254 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4253_o,
    o => gen1_n2_cnot0_o);
  n4257_o <= gen1_n2_cnot0_n4254 (1);
  n4258_o <= gen1_n2_cnot0_n4254 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4259_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4260_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4261_o <= n4259_o & n4260_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4262 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4261_o,
    o => gen1_n3_cnot0_o);
  n4265_o <= gen1_n3_cnot0_n4262 (1);
  n4266_o <= gen1_n3_cnot0_n4262 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4267_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4268_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4269_o <= n4267_o & n4268_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n4270 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n4269_o,
    o => gen1_n4_cnot0_o);
  n4273_o <= gen1_n4_cnot0_n4270 (1);
  n4274_o <= gen1_n4_cnot0_n4270 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4275_o <= ctrl_prop (5);
  n4276_o <= n4274_o & n4266_o & n4258_o & n4250_o & n4242_o;
  n4277_o <= n4273_o & n4265_o & n4257_o & n4249_o & n4241_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_4 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_4;

architecture rtl of angleh_lookup_17_4 is
  signal n4212_o : std_logic;
  signal n4213_o : std_logic;
  signal n4214_o : std_logic;
  signal n4215_o : std_logic;
  signal n4216_o : std_logic;
  signal n4217_o : std_logic;
  signal n4218_o : std_logic;
  signal n4219_o : std_logic;
  signal n4220_o : std_logic;
  signal n4221_o : std_logic;
  signal n4222_o : std_logic;
  signal n4223_o : std_logic;
  signal n4224_o : std_logic;
  signal n4225_o : std_logic;
  signal n4226_o : std_logic;
  signal n4227_o : std_logic;
  signal n4228_o : std_logic;
  signal n4229_o : std_logic;
  signal n4230_o : std_logic;
  signal n4231_o : std_logic;
  signal n4232_o : std_logic_vector (16 downto 0);
begin
  o <= n4232_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4212_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4213_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4214_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4215_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4216_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4217_o <= not n4216_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4218_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4219_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4220_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4221_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4222_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4223_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4224_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4225_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4226_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4227_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4228_o <= not n4227_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4229_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4230_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4231_o <= not n4230_o;
  n4232_o <= n4212_o & n4213_o & n4214_o & n4215_o & n4217_o & n4218_o & n4219_o & n4220_o & n4221_o & n4222_o & n4223_o & n4224_o & n4225_o & n4226_o & n4228_o & n4229_o & n4231_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n4176_o : std_logic;
  signal n4177_o : std_logic;
  signal n4178_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4179 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4182_o : std_logic;
  signal n4183_o : std_logic;
  signal n4184_o : std_logic;
  signal n4185_o : std_logic;
  signal n4186_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4187 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4190_o : std_logic;
  signal n4191_o : std_logic;
  signal n4192_o : std_logic;
  signal n4193_o : std_logic;
  signal n4194_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4195 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4198_o : std_logic;
  signal n4199_o : std_logic;
  signal n4200_o : std_logic;
  signal n4201_o : std_logic;
  signal n4202_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n4203 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n4206_o : std_logic;
  signal n4207_o : std_logic;
  signal n4208_o : std_logic;
  signal n4209_o : std_logic_vector (3 downto 0);
  signal n4210_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n4208_o;
  o <= n4209_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4210_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4176_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4177_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4178_o <= n4176_o & n4177_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4179 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4178_o,
    o => gen1_n0_cnot0_o);
  n4182_o <= gen1_n0_cnot0_n4179 (1);
  n4183_o <= gen1_n0_cnot0_n4179 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4184_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4185_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4186_o <= n4184_o & n4185_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4187 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4186_o,
    o => gen1_n1_cnot0_o);
  n4190_o <= gen1_n1_cnot0_n4187 (1);
  n4191_o <= gen1_n1_cnot0_n4187 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4192_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4193_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4194_o <= n4192_o & n4193_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4195 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4194_o,
    o => gen1_n2_cnot0_o);
  n4198_o <= gen1_n2_cnot0_n4195 (1);
  n4199_o <= gen1_n2_cnot0_n4195 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4200_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4201_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4202_o <= n4200_o & n4201_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n4203 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n4202_o,
    o => gen1_n3_cnot0_o);
  n4206_o <= gen1_n3_cnot0_n4203 (1);
  n4207_o <= gen1_n3_cnot0_n4203 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4208_o <= ctrl_prop (4);
  n4209_o <= n4207_o & n4199_o & n4191_o & n4183_o;
  n4210_o <= n4206_o & n4198_o & n4190_o & n4182_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_3 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_3;

architecture rtl of angleh_lookup_17_3 is
  signal n4151_o : std_logic;
  signal n4152_o : std_logic;
  signal n4153_o : std_logic;
  signal n4154_o : std_logic;
  signal n4155_o : std_logic;
  signal n4156_o : std_logic;
  signal n4157_o : std_logic;
  signal n4158_o : std_logic;
  signal n4159_o : std_logic;
  signal n4160_o : std_logic;
  signal n4161_o : std_logic;
  signal n4162_o : std_logic;
  signal n4163_o : std_logic;
  signal n4164_o : std_logic;
  signal n4165_o : std_logic;
  signal n4166_o : std_logic;
  signal n4167_o : std_logic;
  signal n4168_o : std_logic;
  signal n4169_o : std_logic;
  signal n4170_o : std_logic;
  signal n4171_o : std_logic;
  signal n4172_o : std_logic;
  signal n4173_o : std_logic_vector (16 downto 0);
begin
  o <= n4173_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4151_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4152_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4153_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4154_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4155_o <= not n4154_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4156_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4157_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4158_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4159_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4160_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4161_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4162_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4163_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4164_o <= not n4163_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4165_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4166_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4167_o <= not n4166_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4168_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4169_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4170_o <= not n4169_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4171_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4172_o <= not n4171_o;
  n4173_o <= n4151_o & n4152_o & n4153_o & n4155_o & n4156_o & n4157_o & n4158_o & n4159_o & n4160_o & n4161_o & n4162_o & n4164_o & n4165_o & n4167_o & n4168_o & n4170_o & n4172_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n4123_o : std_logic;
  signal n4124_o : std_logic;
  signal n4125_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4126 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4129_o : std_logic;
  signal n4130_o : std_logic;
  signal n4131_o : std_logic;
  signal n4132_o : std_logic;
  signal n4133_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4134 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4137_o : std_logic;
  signal n4138_o : std_logic;
  signal n4139_o : std_logic;
  signal n4140_o : std_logic;
  signal n4141_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n4142 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n4145_o : std_logic;
  signal n4146_o : std_logic;
  signal n4147_o : std_logic;
  signal n4148_o : std_logic_vector (2 downto 0);
  signal n4149_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n4147_o;
  o <= n4148_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4149_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4123_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4124_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4125_o <= n4123_o & n4124_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4126 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4125_o,
    o => gen1_n0_cnot0_o);
  n4129_o <= gen1_n0_cnot0_n4126 (1);
  n4130_o <= gen1_n0_cnot0_n4126 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4131_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4132_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4133_o <= n4131_o & n4132_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4134 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4133_o,
    o => gen1_n1_cnot0_o);
  n4137_o <= gen1_n1_cnot0_n4134 (1);
  n4138_o <= gen1_n1_cnot0_n4134 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4139_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4140_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4141_o <= n4139_o & n4140_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n4142 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n4141_o,
    o => gen1_n2_cnot0_o);
  n4145_o <= gen1_n2_cnot0_n4142 (1);
  n4146_o <= gen1_n2_cnot0_n4142 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4147_o <= ctrl_prop (3);
  n4148_o <= n4146_o & n4138_o & n4130_o;
  n4149_o <= n4145_o & n4137_o & n4129_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_2 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_2;

architecture rtl of angleh_lookup_17_2 is
  signal n4098_o : std_logic;
  signal n4099_o : std_logic;
  signal n4100_o : std_logic;
  signal n4101_o : std_logic;
  signal n4102_o : std_logic;
  signal n4103_o : std_logic;
  signal n4104_o : std_logic;
  signal n4105_o : std_logic;
  signal n4106_o : std_logic;
  signal n4107_o : std_logic;
  signal n4108_o : std_logic;
  signal n4109_o : std_logic;
  signal n4110_o : std_logic;
  signal n4111_o : std_logic;
  signal n4112_o : std_logic;
  signal n4113_o : std_logic;
  signal n4114_o : std_logic;
  signal n4115_o : std_logic;
  signal n4116_o : std_logic;
  signal n4117_o : std_logic;
  signal n4118_o : std_logic;
  signal n4119_o : std_logic;
  signal n4120_o : std_logic_vector (16 downto 0);
begin
  o <= n4120_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4098_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4099_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4100_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4101_o <= not n4100_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4102_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4103_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4104_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4105_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4106_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4107_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4108_o <= not n4107_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4109_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4110_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4111_o <= not n4110_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4112_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4113_o <= not n4112_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4114_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4115_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4116_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4117_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4118_o <= not n4117_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4119_o <= i (0);
  n4120_o <= n4098_o & n4099_o & n4101_o & n4102_o & n4103_o & n4104_o & n4105_o & n4106_o & n4108_o & n4109_o & n4111_o & n4113_o & n4114_o & n4115_o & n4116_o & n4118_o & n4119_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n4078_o : std_logic;
  signal n4079_o : std_logic;
  signal n4080_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n4081 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n4084_o : std_logic;
  signal n4085_o : std_logic;
  signal n4086_o : std_logic;
  signal n4087_o : std_logic;
  signal n4088_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n4089 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n4092_o : std_logic;
  signal n4093_o : std_logic;
  signal n4094_o : std_logic;
  signal n4095_o : std_logic_vector (1 downto 0);
  signal n4096_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n4094_o;
  o <= n4095_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4096_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4078_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4079_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4080_o <= n4078_o & n4079_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n4081 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n4080_o,
    o => gen1_n0_cnot0_o);
  n4084_o <= gen1_n0_cnot0_n4081 (1);
  n4085_o <= gen1_n0_cnot0_n4081 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4086_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4087_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4088_o <= n4086_o & n4087_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n4089 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n4088_o,
    o => gen1_n1_cnot0_o);
  n4092_o <= gen1_n1_cnot0_n4089 (1);
  n4093_o <= gen1_n1_cnot0_n4089 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4094_o <= ctrl_prop (2);
  n4095_o <= n4093_o & n4085_o;
  n4096_o <= n4092_o & n4084_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angleh_lookup_17_1 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity angleh_lookup_17_1;

architecture rtl of angleh_lookup_17_1 is
  signal n4049_o : std_logic;
  signal n4050_o : std_logic;
  signal n4051_o : std_logic;
  signal n4052_o : std_logic;
  signal n4053_o : std_logic;
  signal n4054_o : std_logic;
  signal n4055_o : std_logic;
  signal n4056_o : std_logic;
  signal n4057_o : std_logic;
  signal n4058_o : std_logic;
  signal n4059_o : std_logic;
  signal n4060_o : std_logic;
  signal n4061_o : std_logic;
  signal n4062_o : std_logic;
  signal n4063_o : std_logic;
  signal n4064_o : std_logic;
  signal n4065_o : std_logic;
  signal n4066_o : std_logic;
  signal n4067_o : std_logic;
  signal n4068_o : std_logic;
  signal n4069_o : std_logic;
  signal n4070_o : std_logic;
  signal n4071_o : std_logic;
  signal n4072_o : std_logic;
  signal n4073_o : std_logic;
  signal n4074_o : std_logic;
  signal n4075_o : std_logic_vector (16 downto 0);
begin
  o <= n4075_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4049_o <= i (16);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4050_o <= i (15);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4051_o <= not n4050_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4052_o <= i (14);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4053_o <= i (13);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4054_o <= i (12);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4055_o <= i (11);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4056_o <= not n4055_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4057_o <= i (10);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4058_o <= not n4057_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4059_o <= i (9);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4060_o <= i (8);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4061_o <= i (7);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4062_o <= not n4061_o;
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4063_o <= i (6);
  -- vhdl_source/angleh_lookup.vhdl:42:37
  n4064_o <= i (5);
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4065_o <= i (4);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4066_o <= not n4065_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4067_o <= i (3);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4068_o <= not n4067_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4069_o <= i (2);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4070_o <= not n4069_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4071_o <= i (1);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4072_o <= not n4071_o;
  -- vhdl_source/angleh_lookup.vhdl:40:41
  n4073_o <= i (0);
  -- vhdl_source/angleh_lookup.vhdl:40:36
  n4074_o <= not n4073_o;
  n4075_o <= n4049_o & n4051_o & n4052_o & n4053_o & n4054_o & n4056_o & n4058_o & n4059_o & n4060_o & n4062_o & n4063_o & n4064_o & n4066_o & n4068_o & n4070_o & n4072_o & n4074_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_16 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (15 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (15 downto 0));
end entity cnot_reg_16;

architecture rtl of cnot_reg_16 is
  signal ctrl_prop : std_logic_vector (16 downto 0);
  signal n3917_o : std_logic;
  signal n3918_o : std_logic;
  signal n3919_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3920 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3923_o : std_logic;
  signal n3924_o : std_logic;
  signal n3925_o : std_logic;
  signal n3926_o : std_logic;
  signal n3927_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3928 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3931_o : std_logic;
  signal n3932_o : std_logic;
  signal n3933_o : std_logic;
  signal n3934_o : std_logic;
  signal n3935_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3936 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3939_o : std_logic;
  signal n3940_o : std_logic;
  signal n3941_o : std_logic;
  signal n3942_o : std_logic;
  signal n3943_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3944 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3947_o : std_logic;
  signal n3948_o : std_logic;
  signal n3949_o : std_logic;
  signal n3950_o : std_logic;
  signal n3951_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3952 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3955_o : std_logic;
  signal n3956_o : std_logic;
  signal n3957_o : std_logic;
  signal n3958_o : std_logic;
  signal n3959_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3960 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3963_o : std_logic;
  signal n3964_o : std_logic;
  signal n3965_o : std_logic;
  signal n3966_o : std_logic;
  signal n3967_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3968 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3971_o : std_logic;
  signal n3972_o : std_logic;
  signal n3973_o : std_logic;
  signal n3974_o : std_logic;
  signal n3975_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3976 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3979_o : std_logic;
  signal n3980_o : std_logic;
  signal n3981_o : std_logic;
  signal n3982_o : std_logic;
  signal n3983_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3984 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3987_o : std_logic;
  signal n3988_o : std_logic;
  signal n3989_o : std_logic;
  signal n3990_o : std_logic;
  signal n3991_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3992 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3995_o : std_logic;
  signal n3996_o : std_logic;
  signal n3997_o : std_logic;
  signal n3998_o : std_logic;
  signal n3999_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n4000 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n4003_o : std_logic;
  signal n4004_o : std_logic;
  signal n4005_o : std_logic;
  signal n4006_o : std_logic;
  signal n4007_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n4008 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n4011_o : std_logic;
  signal n4012_o : std_logic;
  signal n4013_o : std_logic;
  signal n4014_o : std_logic;
  signal n4015_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n4016 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n4019_o : std_logic;
  signal n4020_o : std_logic;
  signal n4021_o : std_logic;
  signal n4022_o : std_logic;
  signal n4023_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n4024 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n4027_o : std_logic;
  signal n4028_o : std_logic;
  signal n4029_o : std_logic;
  signal n4030_o : std_logic;
  signal n4031_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n4032 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n4035_o : std_logic;
  signal n4036_o : std_logic;
  signal n4037_o : std_logic;
  signal n4038_o : std_logic;
  signal n4039_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n4040 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n4043_o : std_logic;
  signal n4044_o : std_logic;
  signal n4045_o : std_logic;
  signal n4046_o : std_logic_vector (15 downto 0);
  signal n4047_o : std_logic_vector (16 downto 0);
begin
  ctrl_out <= n4045_o;
  o <= n4046_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n4047_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3917_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3918_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3919_o <= n3917_o & n3918_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3920 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3919_o,
    o => gen1_n0_cnot0_o);
  n3923_o <= gen1_n0_cnot0_n3920 (1);
  n3924_o <= gen1_n0_cnot0_n3920 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3925_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3926_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3927_o <= n3925_o & n3926_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3928 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3927_o,
    o => gen1_n1_cnot0_o);
  n3931_o <= gen1_n1_cnot0_n3928 (1);
  n3932_o <= gen1_n1_cnot0_n3928 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3933_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3934_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3935_o <= n3933_o & n3934_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3936 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3935_o,
    o => gen1_n2_cnot0_o);
  n3939_o <= gen1_n2_cnot0_n3936 (1);
  n3940_o <= gen1_n2_cnot0_n3936 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3941_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3942_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3943_o <= n3941_o & n3942_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3944 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3943_o,
    o => gen1_n3_cnot0_o);
  n3947_o <= gen1_n3_cnot0_n3944 (1);
  n3948_o <= gen1_n3_cnot0_n3944 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3949_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3950_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3951_o <= n3949_o & n3950_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3952 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3951_o,
    o => gen1_n4_cnot0_o);
  n3955_o <= gen1_n4_cnot0_n3952 (1);
  n3956_o <= gen1_n4_cnot0_n3952 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3957_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3958_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3959_o <= n3957_o & n3958_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3960 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3959_o,
    o => gen1_n5_cnot0_o);
  n3963_o <= gen1_n5_cnot0_n3960 (1);
  n3964_o <= gen1_n5_cnot0_n3960 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3965_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3966_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3967_o <= n3965_o & n3966_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3968 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3967_o,
    o => gen1_n6_cnot0_o);
  -- vhdl_source/add_sub_in_place.vhdl:17:16
  n3971_o <= gen1_n6_cnot0_n3968 (1);
  -- vhdl_source/add_in_place.vhdl:29:23
  n3972_o <= gen1_n6_cnot0_n3968 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3973_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3974_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3975_o <= n3973_o & n3974_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3976 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3975_o,
    o => gen1_n7_cnot0_o);
  n3979_o <= gen1_n7_cnot0_n3976 (1);
  n3980_o <= gen1_n7_cnot0_n3976 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3981_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3982_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3983_o <= n3981_o & n3982_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3984 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3983_o,
    o => gen1_n8_cnot0_o);
  n3987_o <= gen1_n8_cnot0_n3984 (1);
  n3988_o <= gen1_n8_cnot0_n3984 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3989_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3990_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3991_o <= n3989_o & n3990_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3992 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3991_o,
    o => gen1_n9_cnot0_o);
  n3995_o <= gen1_n9_cnot0_n3992 (1);
  n3996_o <= gen1_n9_cnot0_n3992 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3997_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3998_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3999_o <= n3997_o & n3998_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n4000 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3999_o,
    o => gen1_n10_cnot0_o);
  n4003_o <= gen1_n10_cnot0_n4000 (1);
  n4004_o <= gen1_n10_cnot0_n4000 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4005_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4006_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4007_o <= n4005_o & n4006_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n4008 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n4007_o,
    o => gen1_n11_cnot0_o);
  n4011_o <= gen1_n11_cnot0_n4008 (1);
  n4012_o <= gen1_n11_cnot0_n4008 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4013_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4014_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4015_o <= n4013_o & n4014_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n4016 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n4015_o,
    o => gen1_n12_cnot0_o);
  n4019_o <= gen1_n12_cnot0_n4016 (1);
  n4020_o <= gen1_n12_cnot0_n4016 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4021_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4022_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4023_o <= n4021_o & n4022_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n4024 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n4023_o,
    o => gen1_n13_cnot0_o);
  n4027_o <= gen1_n13_cnot0_n4024 (1);
  n4028_o <= gen1_n13_cnot0_n4024 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4029_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4030_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4031_o <= n4029_o & n4030_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n4032 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n4031_o,
    o => gen1_n14_cnot0_o);
  n4035_o <= gen1_n14_cnot0_n4032 (1);
  n4036_o <= gen1_n14_cnot0_n4032 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n4037_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n4038_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n4039_o <= n4037_o & n4038_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n4040 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n4039_o,
    o => gen1_n15_cnot0_o);
  n4043_o <= gen1_n15_cnot0_n4040 (1);
  n4044_o <= gen1_n15_cnot0_n4040 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n4045_o <= ctrl_prop (16);
  n4046_o <= n4044_o & n4036_o & n4028_o & n4020_o & n4012_o & n4004_o & n3996_o & n3988_o & n3980_o & n3972_o & n3964_o & n3956_o & n3948_o & n3940_o & n3932_o & n3924_o;
  n4047_o <= n4043_o & n4035_o & n4027_o & n4019_o & n4011_o & n4003_o & n3995_o & n3987_o & n3979_o & n3971_o & n3963_o & n3955_o & n3947_o & n3939_o & n3931_o & n3923_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_17 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (16 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (16 downto 0));
end entity cnot_reg_17;

architecture rtl of cnot_reg_17 is
  signal ctrl_prop : std_logic_vector (17 downto 0);
  signal n3776_o : std_logic;
  signal n3777_o : std_logic;
  signal n3778_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n3779 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n3782_o : std_logic;
  signal n3783_o : std_logic;
  signal n3784_o : std_logic;
  signal n3785_o : std_logic;
  signal n3786_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n3787 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n3790_o : std_logic;
  signal n3791_o : std_logic;
  signal n3792_o : std_logic;
  signal n3793_o : std_logic;
  signal n3794_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n3795 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n3798_o : std_logic;
  signal n3799_o : std_logic;
  signal n3800_o : std_logic;
  signal n3801_o : std_logic;
  signal n3802_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n3803 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n3806_o : std_logic;
  signal n3807_o : std_logic;
  signal n3808_o : std_logic;
  signal n3809_o : std_logic;
  signal n3810_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n3811 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n3814_o : std_logic;
  signal n3815_o : std_logic;
  signal n3816_o : std_logic;
  signal n3817_o : std_logic;
  signal n3818_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n3819 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n3822_o : std_logic;
  signal n3823_o : std_logic;
  signal n3824_o : std_logic;
  signal n3825_o : std_logic;
  signal n3826_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n3827 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n3830_o : std_logic;
  signal n3831_o : std_logic;
  signal n3832_o : std_logic;
  signal n3833_o : std_logic;
  signal n3834_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n3835 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n3838_o : std_logic;
  signal n3839_o : std_logic;
  signal n3840_o : std_logic;
  signal n3841_o : std_logic;
  signal n3842_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n3843 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n3846_o : std_logic;
  signal n3847_o : std_logic;
  signal n3848_o : std_logic;
  signal n3849_o : std_logic;
  signal n3850_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n3851 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n3854_o : std_logic;
  signal n3855_o : std_logic;
  signal n3856_o : std_logic;
  signal n3857_o : std_logic;
  signal n3858_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n3859 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n3862_o : std_logic;
  signal n3863_o : std_logic;
  signal n3864_o : std_logic;
  signal n3865_o : std_logic;
  signal n3866_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n3867 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n3870_o : std_logic;
  signal n3871_o : std_logic;
  signal n3872_o : std_logic;
  signal n3873_o : std_logic;
  signal n3874_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n3875 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n3878_o : std_logic;
  signal n3879_o : std_logic;
  signal n3880_o : std_logic;
  signal n3881_o : std_logic;
  signal n3882_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n3883 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n3886_o : std_logic;
  signal n3887_o : std_logic;
  signal n3888_o : std_logic;
  signal n3889_o : std_logic;
  signal n3890_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n3891 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n3894_o : std_logic;
  signal n3895_o : std_logic;
  signal n3896_o : std_logic;
  signal n3897_o : std_logic;
  signal n3898_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n3899 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n3902_o : std_logic;
  signal n3903_o : std_logic;
  signal n3904_o : std_logic;
  signal n3905_o : std_logic;
  signal n3906_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n3907 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n3910_o : std_logic;
  signal n3911_o : std_logic;
  signal n3912_o : std_logic;
  signal n3913_o : std_logic_vector (16 downto 0);
  signal n3914_o : std_logic_vector (17 downto 0);
begin
  ctrl_out <= n3912_o;
  o <= n3913_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n3914_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3776_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3777_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3778_o <= n3776_o & n3777_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n3779 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n3778_o,
    o => gen1_n0_cnot0_o);
  n3782_o <= gen1_n0_cnot0_n3779 (1);
  n3783_o <= gen1_n0_cnot0_n3779 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3784_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3785_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3786_o <= n3784_o & n3785_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n3787 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n3786_o,
    o => gen1_n1_cnot0_o);
  n3790_o <= gen1_n1_cnot0_n3787 (1);
  n3791_o <= gen1_n1_cnot0_n3787 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3792_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3793_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3794_o <= n3792_o & n3793_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n3795 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n3794_o,
    o => gen1_n2_cnot0_o);
  n3798_o <= gen1_n2_cnot0_n3795 (1);
  n3799_o <= gen1_n2_cnot0_n3795 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3800_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3801_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3802_o <= n3800_o & n3801_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n3803 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n3802_o,
    o => gen1_n3_cnot0_o);
  n3806_o <= gen1_n3_cnot0_n3803 (1);
  n3807_o <= gen1_n3_cnot0_n3803 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3808_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3809_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3810_o <= n3808_o & n3809_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n3811 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n3810_o,
    o => gen1_n4_cnot0_o);
  n3814_o <= gen1_n4_cnot0_n3811 (1);
  n3815_o <= gen1_n4_cnot0_n3811 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3816_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3817_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3818_o <= n3816_o & n3817_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n3819 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n3818_o,
    o => gen1_n5_cnot0_o);
  n3822_o <= gen1_n5_cnot0_n3819 (1);
  n3823_o <= gen1_n5_cnot0_n3819 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3824_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3825_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3826_o <= n3824_o & n3825_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n3827 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n3826_o,
    o => gen1_n6_cnot0_o);
  n3830_o <= gen1_n6_cnot0_n3827 (1);
  n3831_o <= gen1_n6_cnot0_n3827 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3832_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3833_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3834_o <= n3832_o & n3833_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n3835 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n3834_o,
    o => gen1_n7_cnot0_o);
  n3838_o <= gen1_n7_cnot0_n3835 (1);
  n3839_o <= gen1_n7_cnot0_n3835 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3840_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3841_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3842_o <= n3840_o & n3841_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n3843 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n3842_o,
    o => gen1_n8_cnot0_o);
  n3846_o <= gen1_n8_cnot0_n3843 (1);
  n3847_o <= gen1_n8_cnot0_n3843 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3848_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3849_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3850_o <= n3848_o & n3849_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n3851 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n3850_o,
    o => gen1_n9_cnot0_o);
  n3854_o <= gen1_n9_cnot0_n3851 (1);
  n3855_o <= gen1_n9_cnot0_n3851 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3856_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3857_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3858_o <= n3856_o & n3857_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n3859 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n3858_o,
    o => gen1_n10_cnot0_o);
  n3862_o <= gen1_n10_cnot0_n3859 (1);
  n3863_o <= gen1_n10_cnot0_n3859 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3864_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3865_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3866_o <= n3864_o & n3865_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n3867 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n3866_o,
    o => gen1_n11_cnot0_o);
  n3870_o <= gen1_n11_cnot0_n3867 (1);
  n3871_o <= gen1_n11_cnot0_n3867 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3872_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3873_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3874_o <= n3872_o & n3873_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n3875 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n3874_o,
    o => gen1_n12_cnot0_o);
  n3878_o <= gen1_n12_cnot0_n3875 (1);
  n3879_o <= gen1_n12_cnot0_n3875 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3880_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3881_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3882_o <= n3880_o & n3881_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n3883 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n3882_o,
    o => gen1_n13_cnot0_o);
  n3886_o <= gen1_n13_cnot0_n3883 (1);
  n3887_o <= gen1_n13_cnot0_n3883 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3888_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3889_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3890_o <= n3888_o & n3889_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n3891 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n3890_o,
    o => gen1_n14_cnot0_o);
  n3894_o <= gen1_n14_cnot0_n3891 (1);
  n3895_o <= gen1_n14_cnot0_n3891 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3896_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3897_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3898_o <= n3896_o & n3897_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n3899 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n3898_o,
    o => gen1_n15_cnot0_o);
  n3902_o <= gen1_n15_cnot0_n3899 (1);
  n3903_o <= gen1_n15_cnot0_n3899 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n3904_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n3905_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n3906_o <= n3904_o & n3905_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n3907 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n3906_o,
    o => gen1_n16_cnot0_o);
  n3910_o <= gen1_n16_cnot0_n3907 (1);
  n3911_o <= gen1_n16_cnot0_n3907 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n3912_o <= ctrl_prop (17);
  n3913_o <= n3911_o & n3903_o & n3895_o & n3887_o & n3879_o & n3871_o & n3863_o & n3855_o & n3847_o & n3839_o & n3831_o & n3823_o & n3815_o & n3807_o & n3799_o & n3791_o & n3783_o;
  n3914_o <= n3910_o & n3902_o & n3894_o & n3886_o & n3878_o & n3870_o & n3862_o & n3854_o & n3846_o & n3838_o & n3830_o & n3822_o & n3814_o & n3806_o & n3798_o & n3790_o & n3782_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_17 is
  port (
    a : in std_logic_vector (16 downto 0);
    b : in std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    s : out std_logic_vector (16 downto 0));
end entity add_in_place_17;

architecture rtl of add_in_place_17 is
  signal s1_a : std_logic_vector (16 downto 0);
  signal s1_b : std_logic_vector (16 downto 0);
  signal s2_mid : std_logic_vector (16 downto 0);
  signal s2_a : std_logic_vector (16 downto 0);
  signal s2_b : std_logic_vector (16 downto 0);
  signal s3_mid : std_logic_vector (16 downto 0);
  signal s3_a : std_logic_vector (16 downto 0);
  signal s3_b : std_logic_vector (16 downto 0);
  signal s4_mid : std_logic_vector (16 downto 0);
  signal s4_a : std_logic_vector (16 downto 0);
  signal s4_b : std_logic_vector (16 downto 0);
  signal s5_mid : std_logic_vector (16 downto 0);
  signal s5_a : std_logic_vector (16 downto 0);
  signal s5_b : std_logic_vector (16 downto 0);
  signal s6_a : std_logic_vector (16 downto 0);
  signal s6_b : std_logic_vector (16 downto 0);
  signal n2890_o : std_logic;
  signal n2891_o : std_logic;
  signal n2892_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2893 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2896_o : std_logic;
  signal n2897_o : std_logic;
  signal n2898_o : std_logic;
  signal n2899_o : std_logic;
  signal n2900_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2901 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2904_o : std_logic;
  signal n2905_o : std_logic;
  signal n2906_o : std_logic;
  signal n2907_o : std_logic;
  signal n2908_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2909 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2917 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2920_o : std_logic;
  signal n2921_o : std_logic;
  signal n2922_o : std_logic;
  signal n2923_o : std_logic;
  signal n2924_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2925 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2928_o : std_logic;
  signal n2929_o : std_logic;
  signal n2930_o : std_logic;
  signal n2931_o : std_logic;
  signal n2932_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2933 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2936_o : std_logic;
  signal n2937_o : std_logic;
  signal n2938_o : std_logic;
  signal n2939_o : std_logic;
  signal n2940_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2941 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2944_o : std_logic;
  signal n2945_o : std_logic;
  signal n2946_o : std_logic;
  signal n2947_o : std_logic;
  signal n2948_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2949 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2952_o : std_logic;
  signal n2953_o : std_logic;
  signal n2954_o : std_logic;
  signal n2955_o : std_logic;
  signal n2956_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_n2957 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2960_o : std_logic;
  signal n2961_o : std_logic;
  signal n2962_o : std_logic;
  signal n2963_o : std_logic;
  signal n2964_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_n2965 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2968_o : std_logic;
  signal n2969_o : std_logic;
  signal n2970_o : std_logic;
  signal n2971_o : std_logic;
  signal n2972_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_n2973 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2976_o : std_logic;
  signal n2977_o : std_logic;
  signal n2978_o : std_logic;
  signal n2979_o : std_logic;
  signal n2980_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_n2981 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2984_o : std_logic;
  signal n2985_o : std_logic;
  signal n2986_o : std_logic;
  signal n2987_o : std_logic;
  signal n2988_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_n2989 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2992_o : std_logic;
  signal n2993_o : std_logic;
  signal n2994_o : std_logic;
  signal n2995_o : std_logic;
  signal n2996_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_n2997 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3000_o : std_logic;
  signal n3001_o : std_logic;
  signal n3002_o : std_logic;
  signal n3003_o : std_logic;
  signal n3004_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_n3005 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3008_o : std_logic;
  signal n3009_o : std_logic;
  signal n3010_o : std_logic;
  signal n3011_o : std_logic;
  signal n3012_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_n3013 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3016_o : std_logic;
  signal n3017_o : std_logic;
  signal n3018_o : std_logic;
  signal n3019_o : std_logic;
  signal n3020_o : std_logic;
  signal n3021_o : std_logic;
  signal n3022_o : std_logic;
  signal n3023_o : std_logic;
  signal n3024_o : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_n3025 : std_logic_vector (1 downto 0);
  signal gen2_n16_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3028_o : std_logic;
  signal n3029_o : std_logic;
  signal n3030_o : std_logic;
  signal n3031_o : std_logic;
  signal n3032_o : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_n3033 : std_logic_vector (1 downto 0);
  signal gen2_n15_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3036_o : std_logic;
  signal n3037_o : std_logic;
  signal n3038_o : std_logic;
  signal n3039_o : std_logic;
  signal n3040_o : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_n3041 : std_logic_vector (1 downto 0);
  signal gen2_n14_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3044_o : std_logic;
  signal n3045_o : std_logic;
  signal n3046_o : std_logic;
  signal n3047_o : std_logic;
  signal n3048_o : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_n3049 : std_logic_vector (1 downto 0);
  signal gen2_n13_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3052_o : std_logic;
  signal n3053_o : std_logic;
  signal n3054_o : std_logic;
  signal n3055_o : std_logic;
  signal n3056_o : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_n3057 : std_logic_vector (1 downto 0);
  signal gen2_n12_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3060_o : std_logic;
  signal n3061_o : std_logic;
  signal n3062_o : std_logic;
  signal n3063_o : std_logic;
  signal n3064_o : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_n3065 : std_logic_vector (1 downto 0);
  signal gen2_n11_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3068_o : std_logic;
  signal n3069_o : std_logic;
  signal n3070_o : std_logic;
  signal n3071_o : std_logic;
  signal n3072_o : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_n3073 : std_logic_vector (1 downto 0);
  signal gen2_n10_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3076_o : std_logic;
  signal n3077_o : std_logic;
  signal n3078_o : std_logic;
  signal n3079_o : std_logic;
  signal n3080_o : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_n3081 : std_logic_vector (1 downto 0);
  signal gen2_n9_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3084_o : std_logic;
  signal n3085_o : std_logic;
  signal n3086_o : std_logic;
  signal n3087_o : std_logic;
  signal n3088_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n3089 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3092_o : std_logic;
  signal n3093_o : std_logic;
  signal n3094_o : std_logic;
  signal n3095_o : std_logic;
  signal n3096_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n3097 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3100_o : std_logic;
  signal n3101_o : std_logic;
  signal n3102_o : std_logic;
  signal n3103_o : std_logic;
  signal n3104_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n3105 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3108_o : std_logic;
  signal n3109_o : std_logic;
  signal n3110_o : std_logic;
  signal n3111_o : std_logic;
  signal n3112_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n3113 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3116_o : std_logic;
  signal n3117_o : std_logic;
  signal n3118_o : std_logic;
  signal n3119_o : std_logic;
  signal n3120_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n3121 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3124_o : std_logic;
  signal n3125_o : std_logic;
  signal n3126_o : std_logic;
  signal n3127_o : std_logic;
  signal n3128_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n3129 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3132_o : std_logic;
  signal n3133_o : std_logic;
  signal n3134_o : std_logic;
  signal n3135_o : std_logic;
  signal n3136_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n3137 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n3140_o : std_logic;
  signal n3141_o : std_logic;
  signal n3142_o : std_logic_vector (1 downto 0);
  signal n3143_o : std_logic;
  signal n3144_o : std_logic;
  signal n3145_o : std_logic;
  signal n3146_o : std_logic_vector (1 downto 0);
  signal n3147_o : std_logic;
  signal n3148_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n3149 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3152_o : std_logic;
  signal n3153_o : std_logic;
  signal n3154_o : std_logic;
  signal n3155_o : std_logic;
  signal n3156_o : std_logic;
  signal n3157_o : std_logic_vector (1 downto 0);
  signal n3158_o : std_logic;
  signal n3159_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n3160 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3163_o : std_logic;
  signal n3164_o : std_logic;
  signal n3165_o : std_logic;
  signal n3166_o : std_logic;
  signal n3167_o : std_logic;
  signal n3168_o : std_logic_vector (1 downto 0);
  signal n3169_o : std_logic;
  signal n3170_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n3171 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3174_o : std_logic;
  signal n3175_o : std_logic;
  signal n3176_o : std_logic;
  signal n3177_o : std_logic;
  signal n3178_o : std_logic;
  signal n3179_o : std_logic_vector (1 downto 0);
  signal n3180_o : std_logic;
  signal n3181_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n3182 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3185_o : std_logic;
  signal n3186_o : std_logic;
  signal n3187_o : std_logic;
  signal n3188_o : std_logic;
  signal n3189_o : std_logic;
  signal n3190_o : std_logic_vector (1 downto 0);
  signal n3191_o : std_logic;
  signal n3192_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n3193 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3196_o : std_logic;
  signal n3197_o : std_logic;
  signal n3198_o : std_logic;
  signal n3199_o : std_logic;
  signal n3200_o : std_logic;
  signal n3201_o : std_logic_vector (1 downto 0);
  signal n3202_o : std_logic;
  signal n3203_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n3204 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3207_o : std_logic;
  signal n3208_o : std_logic;
  signal n3209_o : std_logic;
  signal n3210_o : std_logic;
  signal n3211_o : std_logic;
  signal n3212_o : std_logic_vector (1 downto 0);
  signal n3213_o : std_logic;
  signal n3214_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n3215 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3218_o : std_logic;
  signal n3219_o : std_logic;
  signal n3220_o : std_logic;
  signal n3221_o : std_logic;
  signal n3222_o : std_logic;
  signal n3223_o : std_logic_vector (1 downto 0);
  signal n3224_o : std_logic;
  signal n3225_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n3226 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3229_o : std_logic;
  signal n3230_o : std_logic;
  signal n3231_o : std_logic;
  signal n3232_o : std_logic;
  signal n3233_o : std_logic;
  signal n3234_o : std_logic_vector (1 downto 0);
  signal n3235_o : std_logic;
  signal n3236_o : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_n3237 : std_logic_vector (2 downto 0);
  signal gen3_n9_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3240_o : std_logic;
  signal n3241_o : std_logic;
  signal n3242_o : std_logic;
  signal n3243_o : std_logic;
  signal n3244_o : std_logic;
  signal n3245_o : std_logic_vector (1 downto 0);
  signal n3246_o : std_logic;
  signal n3247_o : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_n3248 : std_logic_vector (2 downto 0);
  signal gen3_n10_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3251_o : std_logic;
  signal n3252_o : std_logic;
  signal n3253_o : std_logic;
  signal n3254_o : std_logic;
  signal n3255_o : std_logic;
  signal n3256_o : std_logic_vector (1 downto 0);
  signal n3257_o : std_logic;
  signal n3258_o : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_n3259 : std_logic_vector (2 downto 0);
  signal gen3_n11_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3262_o : std_logic;
  signal n3263_o : std_logic;
  signal n3264_o : std_logic;
  signal n3265_o : std_logic;
  signal n3266_o : std_logic;
  signal n3267_o : std_logic_vector (1 downto 0);
  signal n3268_o : std_logic;
  signal n3269_o : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_n3270 : std_logic_vector (2 downto 0);
  signal gen3_n12_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3273_o : std_logic;
  signal n3274_o : std_logic;
  signal n3275_o : std_logic;
  signal n3276_o : std_logic;
  signal n3277_o : std_logic;
  signal n3278_o : std_logic_vector (1 downto 0);
  signal n3279_o : std_logic;
  signal n3280_o : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_n3281 : std_logic_vector (2 downto 0);
  signal gen3_n13_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3284_o : std_logic;
  signal n3285_o : std_logic;
  signal n3286_o : std_logic;
  signal n3287_o : std_logic;
  signal n3288_o : std_logic;
  signal n3289_o : std_logic_vector (1 downto 0);
  signal n3290_o : std_logic;
  signal n3291_o : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_n3292 : std_logic_vector (2 downto 0);
  signal gen3_n14_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3295_o : std_logic;
  signal n3296_o : std_logic;
  signal n3297_o : std_logic;
  signal n3298_o : std_logic;
  signal n3299_o : std_logic;
  signal n3300_o : std_logic_vector (1 downto 0);
  signal n3301_o : std_logic;
  signal n3302_o : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_n3303 : std_logic_vector (2 downto 0);
  signal gen3_n15_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3306_o : std_logic;
  signal n3307_o : std_logic;
  signal n3308_o : std_logic;
  signal n3309_o : std_logic;
  signal n3310_o : std_logic;
  signal n3311_o : std_logic_vector (1 downto 0);
  signal n3312_o : std_logic;
  signal n3313_o : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_n3314 : std_logic_vector (2 downto 0);
  signal gen3_n16_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n3317_o : std_logic;
  signal n3318_o : std_logic;
  signal n3319_o : std_logic;
  signal n3320_o : std_logic;
  signal n3321_o : std_logic;
  signal n3322_o : std_logic;
  signal n3323_o : std_logic;
  signal n3324_o : std_logic_vector (1 downto 0);
  signal cnot_4_n3325 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n3328_o : std_logic;
  signal n3329_o : std_logic;
  signal n3330_o : std_logic;
  signal n3331_o : std_logic;
  signal n3332_o : std_logic_vector (1 downto 0);
  signal n3333_o : std_logic;
  signal n3334_o : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_n3335 : std_logic_vector (2 downto 0);
  signal gen4_n15_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3338_o : std_logic;
  signal n3339_o : std_logic;
  signal n3340_o : std_logic;
  signal n3341_o : std_logic;
  signal n3342_o : std_logic;
  signal n3343_o : std_logic_vector (1 downto 0);
  signal n3344_o : std_logic;
  signal n3345_o : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_n3346 : std_logic_vector (2 downto 0);
  signal gen4_n14_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3349_o : std_logic;
  signal n3350_o : std_logic;
  signal n3351_o : std_logic;
  signal n3352_o : std_logic;
  signal n3353_o : std_logic;
  signal n3354_o : std_logic_vector (1 downto 0);
  signal n3355_o : std_logic;
  signal n3356_o : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_n3357 : std_logic_vector (2 downto 0);
  signal gen4_n13_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3360_o : std_logic;
  signal n3361_o : std_logic;
  signal n3362_o : std_logic;
  signal n3363_o : std_logic;
  signal n3364_o : std_logic;
  signal n3365_o : std_logic_vector (1 downto 0);
  signal n3366_o : std_logic;
  signal n3367_o : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_n3368 : std_logic_vector (2 downto 0);
  signal gen4_n12_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3371_o : std_logic;
  signal n3372_o : std_logic;
  signal n3373_o : std_logic;
  signal n3374_o : std_logic;
  signal n3375_o : std_logic;
  signal n3376_o : std_logic_vector (1 downto 0);
  signal n3377_o : std_logic;
  signal n3378_o : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_n3379 : std_logic_vector (2 downto 0);
  signal gen4_n11_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3382_o : std_logic;
  signal n3383_o : std_logic;
  signal n3384_o : std_logic;
  signal n3385_o : std_logic;
  signal n3386_o : std_logic;
  signal n3387_o : std_logic_vector (1 downto 0);
  signal n3388_o : std_logic;
  signal n3389_o : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_n3390 : std_logic_vector (2 downto 0);
  signal gen4_n10_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3393_o : std_logic;
  signal n3394_o : std_logic;
  signal n3395_o : std_logic;
  signal n3396_o : std_logic;
  signal n3397_o : std_logic;
  signal n3398_o : std_logic_vector (1 downto 0);
  signal n3399_o : std_logic;
  signal n3400_o : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_n3401 : std_logic_vector (2 downto 0);
  signal gen4_n9_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3404_o : std_logic;
  signal n3405_o : std_logic;
  signal n3406_o : std_logic;
  signal n3407_o : std_logic;
  signal n3408_o : std_logic;
  signal n3409_o : std_logic_vector (1 downto 0);
  signal n3410_o : std_logic;
  signal n3411_o : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_n3412 : std_logic_vector (2 downto 0);
  signal gen4_n8_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3415_o : std_logic;
  signal n3416_o : std_logic;
  signal n3417_o : std_logic;
  signal n3418_o : std_logic;
  signal n3419_o : std_logic;
  signal n3420_o : std_logic_vector (1 downto 0);
  signal n3421_o : std_logic;
  signal n3422_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n3423 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3426_o : std_logic;
  signal n3427_o : std_logic;
  signal n3428_o : std_logic;
  signal n3429_o : std_logic;
  signal n3430_o : std_logic;
  signal n3431_o : std_logic_vector (1 downto 0);
  signal n3432_o : std_logic;
  signal n3433_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n3434 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3437_o : std_logic;
  signal n3438_o : std_logic;
  signal n3439_o : std_logic;
  signal n3440_o : std_logic;
  signal n3441_o : std_logic;
  signal n3442_o : std_logic_vector (1 downto 0);
  signal n3443_o : std_logic;
  signal n3444_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n3445 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3448_o : std_logic;
  signal n3449_o : std_logic;
  signal n3450_o : std_logic;
  signal n3451_o : std_logic;
  signal n3452_o : std_logic;
  signal n3453_o : std_logic_vector (1 downto 0);
  signal n3454_o : std_logic;
  signal n3455_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n3456 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3459_o : std_logic;
  signal n3460_o : std_logic;
  signal n3461_o : std_logic;
  signal n3462_o : std_logic;
  signal n3463_o : std_logic;
  signal n3464_o : std_logic_vector (1 downto 0);
  signal n3465_o : std_logic;
  signal n3466_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n3467 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3470_o : std_logic;
  signal n3471_o : std_logic;
  signal n3472_o : std_logic;
  signal n3473_o : std_logic;
  signal n3474_o : std_logic;
  signal n3475_o : std_logic_vector (1 downto 0);
  signal n3476_o : std_logic;
  signal n3477_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n3478 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3481_o : std_logic;
  signal n3482_o : std_logic;
  signal n3483_o : std_logic;
  signal n3484_o : std_logic;
  signal n3485_o : std_logic;
  signal n3486_o : std_logic_vector (1 downto 0);
  signal n3487_o : std_logic;
  signal n3488_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n3489 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3492_o : std_logic;
  signal n3493_o : std_logic;
  signal n3494_o : std_logic;
  signal n3495_o : std_logic;
  signal n3496_o : std_logic;
  signal n3497_o : std_logic_vector (1 downto 0);
  signal n3498_o : std_logic;
  signal n3499_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n3500 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n3503_o : std_logic;
  signal n3504_o : std_logic;
  signal n3505_o : std_logic;
  signal n3506_o : std_logic;
  signal n3507_o : std_logic_vector (1 downto 0);
  signal n3508_o : std_logic;
  signal n3509_o : std_logic;
  signal n3510_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n3511 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3514_o : std_logic;
  signal n3515_o : std_logic;
  signal n3516_o : std_logic;
  signal n3517_o : std_logic;
  signal n3518_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n3519 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3522_o : std_logic;
  signal n3523_o : std_logic;
  signal n3524_o : std_logic;
  signal n3525_o : std_logic;
  signal n3526_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n3527 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3530_o : std_logic;
  signal n3531_o : std_logic;
  signal n3532_o : std_logic;
  signal n3533_o : std_logic;
  signal n3534_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n3535 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3538_o : std_logic;
  signal n3539_o : std_logic;
  signal n3540_o : std_logic;
  signal n3541_o : std_logic;
  signal n3542_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n3543 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3546_o : std_logic;
  signal n3547_o : std_logic;
  signal n3548_o : std_logic;
  signal n3549_o : std_logic;
  signal n3550_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n3551 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3554_o : std_logic;
  signal n3555_o : std_logic;
  signal n3556_o : std_logic;
  signal n3557_o : std_logic;
  signal n3558_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n3559 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3562_o : std_logic;
  signal n3563_o : std_logic;
  signal n3564_o : std_logic;
  signal n3565_o : std_logic;
  signal n3566_o : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_n3567 : std_logic_vector (1 downto 0);
  signal gen5_n8_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3570_o : std_logic;
  signal n3571_o : std_logic;
  signal n3572_o : std_logic;
  signal n3573_o : std_logic;
  signal n3574_o : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_n3575 : std_logic_vector (1 downto 0);
  signal gen5_n9_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3578_o : std_logic;
  signal n3579_o : std_logic;
  signal n3580_o : std_logic;
  signal n3581_o : std_logic;
  signal n3582_o : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_n3583 : std_logic_vector (1 downto 0);
  signal gen5_n10_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3586_o : std_logic;
  signal n3587_o : std_logic;
  signal n3588_o : std_logic;
  signal n3589_o : std_logic;
  signal n3590_o : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_n3591 : std_logic_vector (1 downto 0);
  signal gen5_n11_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3594_o : std_logic;
  signal n3595_o : std_logic;
  signal n3596_o : std_logic;
  signal n3597_o : std_logic;
  signal n3598_o : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_n3599 : std_logic_vector (1 downto 0);
  signal gen5_n12_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3602_o : std_logic;
  signal n3603_o : std_logic;
  signal n3604_o : std_logic;
  signal n3605_o : std_logic;
  signal n3606_o : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_n3607 : std_logic_vector (1 downto 0);
  signal gen5_n13_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3610_o : std_logic;
  signal n3611_o : std_logic;
  signal n3612_o : std_logic;
  signal n3613_o : std_logic;
  signal n3614_o : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_n3615 : std_logic_vector (1 downto 0);
  signal gen5_n14_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3618_o : std_logic;
  signal n3619_o : std_logic;
  signal n3620_o : std_logic;
  signal n3621_o : std_logic;
  signal n3622_o : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_n3623 : std_logic_vector (1 downto 0);
  signal gen5_n15_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n3626_o : std_logic;
  signal n3627_o : std_logic;
  signal n3628_o : std_logic;
  signal n3629_o : std_logic;
  signal n3630_o : std_logic;
  signal n3631_o : std_logic;
  signal n3632_o : std_logic;
  signal n3633_o : std_logic;
  signal n3634_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n3635 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3638_o : std_logic;
  signal n3639_o : std_logic;
  signal n3640_o : std_logic;
  signal n3641_o : std_logic;
  signal n3642_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n3643 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3646_o : std_logic;
  signal n3647_o : std_logic;
  signal n3648_o : std_logic;
  signal n3649_o : std_logic;
  signal n3650_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n3651 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3654_o : std_logic;
  signal n3655_o : std_logic;
  signal n3656_o : std_logic;
  signal n3657_o : std_logic;
  signal n3658_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n3659 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3662_o : std_logic;
  signal n3663_o : std_logic;
  signal n3664_o : std_logic;
  signal n3665_o : std_logic;
  signal n3666_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n3667 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3670_o : std_logic;
  signal n3671_o : std_logic;
  signal n3672_o : std_logic;
  signal n3673_o : std_logic;
  signal n3674_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n3675 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3678_o : std_logic;
  signal n3679_o : std_logic;
  signal n3680_o : std_logic;
  signal n3681_o : std_logic;
  signal n3682_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n3683 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3686_o : std_logic;
  signal n3687_o : std_logic;
  signal n3688_o : std_logic;
  signal n3689_o : std_logic;
  signal n3690_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n3691 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3694_o : std_logic;
  signal n3695_o : std_logic;
  signal n3696_o : std_logic;
  signal n3697_o : std_logic;
  signal n3698_o : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_n3699 : std_logic_vector (1 downto 0);
  signal gen6_n9_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3702_o : std_logic;
  signal n3703_o : std_logic;
  signal n3704_o : std_logic;
  signal n3705_o : std_logic;
  signal n3706_o : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_n3707 : std_logic_vector (1 downto 0);
  signal gen6_n10_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3710_o : std_logic;
  signal n3711_o : std_logic;
  signal n3712_o : std_logic;
  signal n3713_o : std_logic;
  signal n3714_o : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_n3715 : std_logic_vector (1 downto 0);
  signal gen6_n11_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3718_o : std_logic;
  signal n3719_o : std_logic;
  signal n3720_o : std_logic;
  signal n3721_o : std_logic;
  signal n3722_o : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_n3723 : std_logic_vector (1 downto 0);
  signal gen6_n12_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3726_o : std_logic;
  signal n3727_o : std_logic;
  signal n3728_o : std_logic;
  signal n3729_o : std_logic;
  signal n3730_o : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_n3731 : std_logic_vector (1 downto 0);
  signal gen6_n13_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3734_o : std_logic;
  signal n3735_o : std_logic;
  signal n3736_o : std_logic;
  signal n3737_o : std_logic;
  signal n3738_o : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_n3739 : std_logic_vector (1 downto 0);
  signal gen6_n14_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3742_o : std_logic;
  signal n3743_o : std_logic;
  signal n3744_o : std_logic;
  signal n3745_o : std_logic;
  signal n3746_o : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_n3747 : std_logic_vector (1 downto 0);
  signal gen6_n15_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3750_o : std_logic;
  signal n3751_o : std_logic;
  signal n3752_o : std_logic;
  signal n3753_o : std_logic;
  signal n3754_o : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_n3755 : std_logic_vector (1 downto 0);
  signal gen6_n16_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n3758_o : std_logic;
  signal n3759_o : std_logic;
  signal n3760_o : std_logic_vector (16 downto 0);
  signal n3761_o : std_logic_vector (16 downto 0);
  signal n3762_o : std_logic_vector (16 downto 0);
  signal n3763_o : std_logic_vector (16 downto 0);
  signal n3764_o : std_logic_vector (16 downto 0);
  signal n3765_o : std_logic_vector (16 downto 0);
  signal n3766_o : std_logic_vector (16 downto 0);
  signal n3767_o : std_logic_vector (16 downto 0);
  signal n3768_o : std_logic_vector (16 downto 0);
  signal n3769_o : std_logic_vector (16 downto 0);
  signal n3770_o : std_logic_vector (16 downto 0);
  signal n3771_o : std_logic_vector (16 downto 0);
  signal n3772_o : std_logic_vector (16 downto 0);
  signal n3773_o : std_logic_vector (16 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n3760_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n3761_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n3762_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n3763_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n3764_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n3765_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n3766_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n3767_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n3768_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n3769_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n3770_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n3771_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n3772_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n3773_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2890_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2891_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2892_o <= n2890_o & n2891_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2893 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2892_o,
    o => gen1_n1_cnot1_j_o);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n2896_o <= gen1_n1_cnot1_j_n2893 (1);
  -- vhdl_source/cnot_reg.vhdl:14:16
  n2897_o <= gen1_n1_cnot1_j_n2893 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2898_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2899_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2900_o <= n2898_o & n2899_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2901 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2900_o,
    o => gen1_n2_cnot1_j_o);
  n2904_o <= gen1_n2_cnot1_j_n2901 (1);
  n2905_o <= gen1_n2_cnot1_j_n2901 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2906_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2907_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2908_o <= n2906_o & n2907_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2909 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2908_o,
    o => gen1_n3_cnot1_j_o);
  n2912_o <= gen1_n3_cnot1_j_n2909 (1);
  n2913_o <= gen1_n3_cnot1_j_n2909 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2914_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2915_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2916_o <= n2914_o & n2915_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2917 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2916_o,
    o => gen1_n4_cnot1_j_o);
  n2920_o <= gen1_n4_cnot1_j_n2917 (1);
  n2921_o <= gen1_n4_cnot1_j_n2917 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2922_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2923_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2924_o <= n2922_o & n2923_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2925 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2924_o,
    o => gen1_n5_cnot1_j_o);
  n2928_o <= gen1_n5_cnot1_j_n2925 (1);
  n2929_o <= gen1_n5_cnot1_j_n2925 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2930_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2931_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2932_o <= n2930_o & n2931_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2933 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2932_o,
    o => gen1_n6_cnot1_j_o);
  n2936_o <= gen1_n6_cnot1_j_n2933 (1);
  n2937_o <= gen1_n6_cnot1_j_n2933 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2938_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2939_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2940_o <= n2938_o & n2939_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2941 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2940_o,
    o => gen1_n7_cnot1_j_o);
  n2944_o <= gen1_n7_cnot1_j_n2941 (1);
  n2945_o <= gen1_n7_cnot1_j_n2941 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2946_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2947_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2948_o <= n2946_o & n2947_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2949 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2948_o,
    o => gen1_n8_cnot1_j_o);
  n2952_o <= gen1_n8_cnot1_j_n2949 (1);
  n2953_o <= gen1_n8_cnot1_j_n2949 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2954_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2955_o <= b (9);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2956_o <= n2954_o & n2955_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n9_cnot1_j_n2957 <= gen1_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n9_cnot1_j : entity work.cnot port map (
    i => n2956_o,
    o => gen1_n9_cnot1_j_o);
  n2960_o <= gen1_n9_cnot1_j_n2957 (1);
  n2961_o <= gen1_n9_cnot1_j_n2957 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2962_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2963_o <= b (10);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2964_o <= n2962_o & n2963_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n10_cnot1_j_n2965 <= gen1_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n10_cnot1_j : entity work.cnot port map (
    i => n2964_o,
    o => gen1_n10_cnot1_j_o);
  n2968_o <= gen1_n10_cnot1_j_n2965 (1);
  n2969_o <= gen1_n10_cnot1_j_n2965 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2970_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2971_o <= b (11);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2972_o <= n2970_o & n2971_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n11_cnot1_j_n2973 <= gen1_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n11_cnot1_j : entity work.cnot port map (
    i => n2972_o,
    o => gen1_n11_cnot1_j_o);
  n2976_o <= gen1_n11_cnot1_j_n2973 (1);
  n2977_o <= gen1_n11_cnot1_j_n2973 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2978_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2979_o <= b (12);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2980_o <= n2978_o & n2979_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n12_cnot1_j_n2981 <= gen1_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n12_cnot1_j : entity work.cnot port map (
    i => n2980_o,
    o => gen1_n12_cnot1_j_o);
  n2984_o <= gen1_n12_cnot1_j_n2981 (1);
  n2985_o <= gen1_n12_cnot1_j_n2981 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2986_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2987_o <= b (13);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2988_o <= n2986_o & n2987_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n13_cnot1_j_n2989 <= gen1_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n13_cnot1_j : entity work.cnot port map (
    i => n2988_o,
    o => gen1_n13_cnot1_j_o);
  n2992_o <= gen1_n13_cnot1_j_n2989 (1);
  n2993_o <= gen1_n13_cnot1_j_n2989 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2994_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2995_o <= b (14);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2996_o <= n2994_o & n2995_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n14_cnot1_j_n2997 <= gen1_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n14_cnot1_j : entity work.cnot port map (
    i => n2996_o,
    o => gen1_n14_cnot1_j_o);
  n3000_o <= gen1_n14_cnot1_j_n2997 (1);
  n3001_o <= gen1_n14_cnot1_j_n2997 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3002_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3003_o <= b (15);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3004_o <= n3002_o & n3003_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n15_cnot1_j_n3005 <= gen1_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n15_cnot1_j : entity work.cnot port map (
    i => n3004_o,
    o => gen1_n15_cnot1_j_o);
  n3008_o <= gen1_n15_cnot1_j_n3005 (1);
  n3009_o <= gen1_n15_cnot1_j_n3005 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n3010_o <= a (16);
  -- vhdl_source/add_in_place.vhdl:90:54
  n3011_o <= b (16);
  -- vhdl_source/add_in_place.vhdl:90:51
  n3012_o <= n3010_o & n3011_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n16_cnot1_j_n3013 <= gen1_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n16_cnot1_j : entity work.cnot port map (
    i => n3012_o,
    o => gen1_n16_cnot1_j_o);
  n3016_o <= gen1_n16_cnot1_j_n3013 (1);
  n3017_o <= gen1_n16_cnot1_j_n3013 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n3018_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n3019_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n3020_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n3021_o <= s1_a (16);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3022_o <= a (15);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3023_o <= s2_mid (16);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3024_o <= n3022_o & n3023_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n16_cnot2_j_n3025 <= gen2_n16_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n16_cnot2_j : entity work.cnot port map (
    i => n3024_o,
    o => gen2_n16_cnot2_j_o);
  n3028_o <= gen2_n16_cnot2_j_n3025 (1);
  n3029_o <= gen2_n16_cnot2_j_n3025 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3030_o <= a (14);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3031_o <= s2_mid (15);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3032_o <= n3030_o & n3031_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n15_cnot2_j_n3033 <= gen2_n15_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n15_cnot2_j : entity work.cnot port map (
    i => n3032_o,
    o => gen2_n15_cnot2_j_o);
  n3036_o <= gen2_n15_cnot2_j_n3033 (1);
  n3037_o <= gen2_n15_cnot2_j_n3033 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3038_o <= a (13);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3039_o <= s2_mid (14);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3040_o <= n3038_o & n3039_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n14_cnot2_j_n3041 <= gen2_n14_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n14_cnot2_j : entity work.cnot port map (
    i => n3040_o,
    o => gen2_n14_cnot2_j_o);
  n3044_o <= gen2_n14_cnot2_j_n3041 (1);
  n3045_o <= gen2_n14_cnot2_j_n3041 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3046_o <= a (12);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3047_o <= s2_mid (13);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3048_o <= n3046_o & n3047_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n13_cnot2_j_n3049 <= gen2_n13_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n13_cnot2_j : entity work.cnot port map (
    i => n3048_o,
    o => gen2_n13_cnot2_j_o);
  n3052_o <= gen2_n13_cnot2_j_n3049 (1);
  n3053_o <= gen2_n13_cnot2_j_n3049 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3054_o <= a (11);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3055_o <= s2_mid (12);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3056_o <= n3054_o & n3055_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n12_cnot2_j_n3057 <= gen2_n12_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n12_cnot2_j : entity work.cnot port map (
    i => n3056_o,
    o => gen2_n12_cnot2_j_o);
  n3060_o <= gen2_n12_cnot2_j_n3057 (1);
  n3061_o <= gen2_n12_cnot2_j_n3057 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3062_o <= a (10);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3063_o <= s2_mid (11);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3064_o <= n3062_o & n3063_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n11_cnot2_j_n3065 <= gen2_n11_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n11_cnot2_j : entity work.cnot port map (
    i => n3064_o,
    o => gen2_n11_cnot2_j_o);
  n3068_o <= gen2_n11_cnot2_j_n3065 (1);
  n3069_o <= gen2_n11_cnot2_j_n3065 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3070_o <= a (9);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3071_o <= s2_mid (10);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3072_o <= n3070_o & n3071_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n10_cnot2_j_n3073 <= gen2_n10_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n10_cnot2_j : entity work.cnot port map (
    i => n3072_o,
    o => gen2_n10_cnot2_j_o);
  n3076_o <= gen2_n10_cnot2_j_n3073 (1);
  n3077_o <= gen2_n10_cnot2_j_n3073 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3078_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3079_o <= s2_mid (9);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3080_o <= n3078_o & n3079_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n9_cnot2_j_n3081 <= gen2_n9_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n9_cnot2_j : entity work.cnot port map (
    i => n3080_o,
    o => gen2_n9_cnot2_j_o);
  n3084_o <= gen2_n9_cnot2_j_n3081 (1);
  n3085_o <= gen2_n9_cnot2_j_n3081 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3086_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3087_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3088_o <= n3086_o & n3087_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n3089 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n3088_o,
    o => gen2_n8_cnot2_j_o);
  n3092_o <= gen2_n8_cnot2_j_n3089 (1);
  n3093_o <= gen2_n8_cnot2_j_n3089 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3094_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3095_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3096_o <= n3094_o & n3095_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n3097 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n3096_o,
    o => gen2_n7_cnot2_j_o);
  n3100_o <= gen2_n7_cnot2_j_n3097 (1);
  n3101_o <= gen2_n7_cnot2_j_n3097 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3102_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3103_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3104_o <= n3102_o & n3103_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n3105 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n3104_o,
    o => gen2_n6_cnot2_j_o);
  n3108_o <= gen2_n6_cnot2_j_n3105 (1);
  n3109_o <= gen2_n6_cnot2_j_n3105 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3110_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3111_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3112_o <= n3110_o & n3111_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n3113 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n3112_o,
    o => gen2_n5_cnot2_j_o);
  n3116_o <= gen2_n5_cnot2_j_n3113 (1);
  n3117_o <= gen2_n5_cnot2_j_n3113 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3118_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3119_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3120_o <= n3118_o & n3119_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n3121 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n3120_o,
    o => gen2_n4_cnot2_j_o);
  n3124_o <= gen2_n4_cnot2_j_n3121 (1);
  n3125_o <= gen2_n4_cnot2_j_n3121 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3126_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3127_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3128_o <= n3126_o & n3127_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n3129 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n3128_o,
    o => gen2_n3_cnot2_j_o);
  n3132_o <= gen2_n3_cnot2_j_n3129 (1);
  n3133_o <= gen2_n3_cnot2_j_n3129 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n3134_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n3135_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n3136_o <= n3134_o & n3135_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n3137 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n3136_o,
    o => gen2_n2_cnot2_j_o);
  n3140_o <= gen2_n2_cnot2_j_n3137 (1);
  n3141_o <= gen2_n2_cnot2_j_n3137 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n3142_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n3143_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3144_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3145_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3146_o <= n3144_o & n3145_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3147_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3148_o <= n3146_o & n3147_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n3149 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n3148_o,
    o => gen3_n1_ccnot3_j_o);
  n3152_o <= gen3_n1_ccnot3_j_n3149 (2);
  n3153_o <= gen3_n1_ccnot3_j_n3149 (1);
  n3154_o <= gen3_n1_ccnot3_j_n3149 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3155_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3156_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3157_o <= n3155_o & n3156_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3158_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3159_o <= n3157_o & n3158_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n3160 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n3159_o,
    o => gen3_n2_ccnot3_j_o);
  n3163_o <= gen3_n2_ccnot3_j_n3160 (2);
  n3164_o <= gen3_n2_ccnot3_j_n3160 (1);
  n3165_o <= gen3_n2_ccnot3_j_n3160 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3166_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3167_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3168_o <= n3166_o & n3167_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3169_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3170_o <= n3168_o & n3169_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n3171 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n3170_o,
    o => gen3_n3_ccnot3_j_o);
  n3174_o <= gen3_n3_ccnot3_j_n3171 (2);
  n3175_o <= gen3_n3_ccnot3_j_n3171 (1);
  n3176_o <= gen3_n3_ccnot3_j_n3171 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3177_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3178_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3179_o <= n3177_o & n3178_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3180_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3181_o <= n3179_o & n3180_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n3182 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n3181_o,
    o => gen3_n4_ccnot3_j_o);
  n3185_o <= gen3_n4_ccnot3_j_n3182 (2);
  n3186_o <= gen3_n4_ccnot3_j_n3182 (1);
  n3187_o <= gen3_n4_ccnot3_j_n3182 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3188_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3189_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3190_o <= n3188_o & n3189_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3191_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3192_o <= n3190_o & n3191_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n3193 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n3192_o,
    o => gen3_n5_ccnot3_j_o);
  n3196_o <= gen3_n5_ccnot3_j_n3193 (2);
  n3197_o <= gen3_n5_ccnot3_j_n3193 (1);
  n3198_o <= gen3_n5_ccnot3_j_n3193 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3199_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3200_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3201_o <= n3199_o & n3200_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3202_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3203_o <= n3201_o & n3202_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n3204 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n3203_o,
    o => gen3_n6_ccnot3_j_o);
  n3207_o <= gen3_n6_ccnot3_j_n3204 (2);
  n3208_o <= gen3_n6_ccnot3_j_n3204 (1);
  n3209_o <= gen3_n6_ccnot3_j_n3204 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3210_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3211_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3212_o <= n3210_o & n3211_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3213_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3214_o <= n3212_o & n3213_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n3215 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n3214_o,
    o => gen3_n7_ccnot3_j_o);
  n3218_o <= gen3_n7_ccnot3_j_n3215 (2);
  n3219_o <= gen3_n7_ccnot3_j_n3215 (1);
  n3220_o <= gen3_n7_ccnot3_j_n3215 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3221_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3222_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3223_o <= n3221_o & n3222_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3224_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3225_o <= n3223_o & n3224_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n3226 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n3225_o,
    o => gen3_n8_ccnot3_j_o);
  n3229_o <= gen3_n8_ccnot3_j_n3226 (2);
  n3230_o <= gen3_n8_ccnot3_j_n3226 (1);
  n3231_o <= gen3_n8_ccnot3_j_n3226 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3232_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3233_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3234_o <= n3232_o & n3233_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3235_o <= s2_a (9);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3236_o <= n3234_o & n3235_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n9_ccnot3_j_n3237 <= gen3_n9_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n9_ccnot3_j : entity work.ccnot port map (
    i => n3236_o,
    o => gen3_n9_ccnot3_j_o);
  n3240_o <= gen3_n9_ccnot3_j_n3237 (2);
  n3241_o <= gen3_n9_ccnot3_j_n3237 (1);
  n3242_o <= gen3_n9_ccnot3_j_n3237 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3243_o <= s2_b (9);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3244_o <= s3_mid (9);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3245_o <= n3243_o & n3244_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3246_o <= s2_a (10);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3247_o <= n3245_o & n3246_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n10_ccnot3_j_n3248 <= gen3_n10_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n10_ccnot3_j : entity work.ccnot port map (
    i => n3247_o,
    o => gen3_n10_ccnot3_j_o);
  n3251_o <= gen3_n10_ccnot3_j_n3248 (2);
  n3252_o <= gen3_n10_ccnot3_j_n3248 (1);
  n3253_o <= gen3_n10_ccnot3_j_n3248 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3254_o <= s2_b (10);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3255_o <= s3_mid (10);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3256_o <= n3254_o & n3255_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3257_o <= s2_a (11);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3258_o <= n3256_o & n3257_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n11_ccnot3_j_n3259 <= gen3_n11_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n11_ccnot3_j : entity work.ccnot port map (
    i => n3258_o,
    o => gen3_n11_ccnot3_j_o);
  n3262_o <= gen3_n11_ccnot3_j_n3259 (2);
  n3263_o <= gen3_n11_ccnot3_j_n3259 (1);
  n3264_o <= gen3_n11_ccnot3_j_n3259 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3265_o <= s2_b (11);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3266_o <= s3_mid (11);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3267_o <= n3265_o & n3266_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3268_o <= s2_a (12);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3269_o <= n3267_o & n3268_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n12_ccnot3_j_n3270 <= gen3_n12_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n12_ccnot3_j : entity work.ccnot port map (
    i => n3269_o,
    o => gen3_n12_ccnot3_j_o);
  n3273_o <= gen3_n12_ccnot3_j_n3270 (2);
  n3274_o <= gen3_n12_ccnot3_j_n3270 (1);
  n3275_o <= gen3_n12_ccnot3_j_n3270 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3276_o <= s2_b (12);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3277_o <= s3_mid (12);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3278_o <= n3276_o & n3277_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3279_o <= s2_a (13);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3280_o <= n3278_o & n3279_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n13_ccnot3_j_n3281 <= gen3_n13_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n13_ccnot3_j : entity work.ccnot port map (
    i => n3280_o,
    o => gen3_n13_ccnot3_j_o);
  n3284_o <= gen3_n13_ccnot3_j_n3281 (2);
  n3285_o <= gen3_n13_ccnot3_j_n3281 (1);
  n3286_o <= gen3_n13_ccnot3_j_n3281 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3287_o <= s2_b (13);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3288_o <= s3_mid (13);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3289_o <= n3287_o & n3288_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3290_o <= s2_a (14);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3291_o <= n3289_o & n3290_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n14_ccnot3_j_n3292 <= gen3_n14_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n14_ccnot3_j : entity work.ccnot port map (
    i => n3291_o,
    o => gen3_n14_ccnot3_j_o);
  n3295_o <= gen3_n14_ccnot3_j_n3292 (2);
  n3296_o <= gen3_n14_ccnot3_j_n3292 (1);
  n3297_o <= gen3_n14_ccnot3_j_n3292 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3298_o <= s2_b (14);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3299_o <= s3_mid (14);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3300_o <= n3298_o & n3299_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3301_o <= s2_a (15);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3302_o <= n3300_o & n3301_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n15_ccnot3_j_n3303 <= gen3_n15_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n15_ccnot3_j : entity work.ccnot port map (
    i => n3302_o,
    o => gen3_n15_ccnot3_j_o);
  n3306_o <= gen3_n15_ccnot3_j_n3303 (2);
  n3307_o <= gen3_n15_ccnot3_j_n3303 (1);
  n3308_o <= gen3_n15_ccnot3_j_n3303 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n3309_o <= s2_b (15);
  -- vhdl_source/add_in_place.vhdl:110:66
  n3310_o <= s3_mid (15);
  -- vhdl_source/add_in_place.vhdl:110:58
  n3311_o <= n3309_o & n3310_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n3312_o <= s2_a (16);
  -- vhdl_source/add_in_place.vhdl:110:72
  n3313_o <= n3311_o & n3312_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n16_ccnot3_j_n3314 <= gen3_n16_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n16_ccnot3_j : entity work.ccnot port map (
    i => n3313_o,
    o => gen3_n16_ccnot3_j_o);
  n3317_o <= gen3_n16_ccnot3_j_n3314 (2);
  n3318_o <= gen3_n16_ccnot3_j_n3314 (1);
  n3319_o <= gen3_n16_ccnot3_j_n3314 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n3320_o <= s3_mid (16);
  -- vhdl_source/add_in_place.vhdl:116:25
  n3321_o <= s2_b (16);
  -- vhdl_source/add_in_place.vhdl:119:41
  n3322_o <= s3_a (16);
  -- vhdl_source/add_in_place.vhdl:119:53
  n3323_o <= s3_b (16);
  -- vhdl_source/add_in_place.vhdl:119:47
  n3324_o <= n3322_o & n3323_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n3325 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n3324_o,
    o => cnot_4_o);
  n3328_o <= cnot_4_n3325 (1);
  n3329_o <= cnot_4_n3325 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3330_o <= s3_a (15);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3331_o <= s3_b (15);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3332_o <= n3330_o & n3331_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3333_o <= s4_mid (16);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3334_o <= n3332_o & n3333_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n15_peres4_j_n3335 <= gen4_n15_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n15_peres4_j : entity work.peres port map (
    i => n3334_o,
    o => gen4_n15_peres4_j_o);
  n3338_o <= gen4_n15_peres4_j_n3335 (2);
  n3339_o <= gen4_n15_peres4_j_n3335 (1);
  n3340_o <= gen4_n15_peres4_j_n3335 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3341_o <= s3_a (14);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3342_o <= s3_b (14);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3343_o <= n3341_o & n3342_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3344_o <= s4_mid (15);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3345_o <= n3343_o & n3344_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n14_peres4_j_n3346 <= gen4_n14_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n14_peres4_j : entity work.peres port map (
    i => n3345_o,
    o => gen4_n14_peres4_j_o);
  n3349_o <= gen4_n14_peres4_j_n3346 (2);
  n3350_o <= gen4_n14_peres4_j_n3346 (1);
  n3351_o <= gen4_n14_peres4_j_n3346 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3352_o <= s3_a (13);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3353_o <= s3_b (13);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3354_o <= n3352_o & n3353_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3355_o <= s4_mid (14);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3356_o <= n3354_o & n3355_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n13_peres4_j_n3357 <= gen4_n13_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n13_peres4_j : entity work.peres port map (
    i => n3356_o,
    o => gen4_n13_peres4_j_o);
  n3360_o <= gen4_n13_peres4_j_n3357 (2);
  n3361_o <= gen4_n13_peres4_j_n3357 (1);
  n3362_o <= gen4_n13_peres4_j_n3357 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3363_o <= s3_a (12);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3364_o <= s3_b (12);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3365_o <= n3363_o & n3364_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3366_o <= s4_mid (13);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3367_o <= n3365_o & n3366_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n12_peres4_j_n3368 <= gen4_n12_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n12_peres4_j : entity work.peres port map (
    i => n3367_o,
    o => gen4_n12_peres4_j_o);
  n3371_o <= gen4_n12_peres4_j_n3368 (2);
  n3372_o <= gen4_n12_peres4_j_n3368 (1);
  n3373_o <= gen4_n12_peres4_j_n3368 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3374_o <= s3_a (11);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3375_o <= s3_b (11);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3376_o <= n3374_o & n3375_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3377_o <= s4_mid (12);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3378_o <= n3376_o & n3377_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n11_peres4_j_n3379 <= gen4_n11_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n11_peres4_j : entity work.peres port map (
    i => n3378_o,
    o => gen4_n11_peres4_j_o);
  n3382_o <= gen4_n11_peres4_j_n3379 (2);
  n3383_o <= gen4_n11_peres4_j_n3379 (1);
  n3384_o <= gen4_n11_peres4_j_n3379 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3385_o <= s3_a (10);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3386_o <= s3_b (10);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3387_o <= n3385_o & n3386_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3388_o <= s4_mid (11);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3389_o <= n3387_o & n3388_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n10_peres4_j_n3390 <= gen4_n10_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n10_peres4_j : entity work.peres port map (
    i => n3389_o,
    o => gen4_n10_peres4_j_o);
  n3393_o <= gen4_n10_peres4_j_n3390 (2);
  n3394_o <= gen4_n10_peres4_j_n3390 (1);
  n3395_o <= gen4_n10_peres4_j_n3390 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3396_o <= s3_a (9);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3397_o <= s3_b (9);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3398_o <= n3396_o & n3397_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3399_o <= s4_mid (10);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3400_o <= n3398_o & n3399_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n9_peres4_j_n3401 <= gen4_n9_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n9_peres4_j : entity work.peres port map (
    i => n3400_o,
    o => gen4_n9_peres4_j_o);
  n3404_o <= gen4_n9_peres4_j_n3401 (2);
  n3405_o <= gen4_n9_peres4_j_n3401 (1);
  n3406_o <= gen4_n9_peres4_j_n3401 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3407_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3408_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3409_o <= n3407_o & n3408_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3410_o <= s4_mid (9);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3411_o <= n3409_o & n3410_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n8_peres4_j_n3412 <= gen4_n8_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n8_peres4_j : entity work.peres port map (
    i => n3411_o,
    o => gen4_n8_peres4_j_o);
  n3415_o <= gen4_n8_peres4_j_n3412 (2);
  n3416_o <= gen4_n8_peres4_j_n3412 (1);
  n3417_o <= gen4_n8_peres4_j_n3412 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3418_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3419_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3420_o <= n3418_o & n3419_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3421_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3422_o <= n3420_o & n3421_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n3423 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n3422_o,
    o => gen4_n7_peres4_j_o);
  n3426_o <= gen4_n7_peres4_j_n3423 (2);
  n3427_o <= gen4_n7_peres4_j_n3423 (1);
  n3428_o <= gen4_n7_peres4_j_n3423 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3429_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3430_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3431_o <= n3429_o & n3430_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3432_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3433_o <= n3431_o & n3432_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n3434 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n3433_o,
    o => gen4_n6_peres4_j_o);
  n3437_o <= gen4_n6_peres4_j_n3434 (2);
  n3438_o <= gen4_n6_peres4_j_n3434 (1);
  n3439_o <= gen4_n6_peres4_j_n3434 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3440_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3441_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3442_o <= n3440_o & n3441_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3443_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3444_o <= n3442_o & n3443_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n3445 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n3444_o,
    o => gen4_n5_peres4_j_o);
  n3448_o <= gen4_n5_peres4_j_n3445 (2);
  n3449_o <= gen4_n5_peres4_j_n3445 (1);
  n3450_o <= gen4_n5_peres4_j_n3445 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3451_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3452_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3453_o <= n3451_o & n3452_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3454_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3455_o <= n3453_o & n3454_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n3456 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n3455_o,
    o => gen4_n4_peres4_j_o);
  n3459_o <= gen4_n4_peres4_j_n3456 (2);
  n3460_o <= gen4_n4_peres4_j_n3456 (1);
  n3461_o <= gen4_n4_peres4_j_n3456 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3462_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3463_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3464_o <= n3462_o & n3463_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3465_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3466_o <= n3464_o & n3465_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n3467 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n3466_o,
    o => gen4_n3_peres4_j_o);
  n3470_o <= gen4_n3_peres4_j_n3467 (2);
  n3471_o <= gen4_n3_peres4_j_n3467 (1);
  n3472_o <= gen4_n3_peres4_j_n3467 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3473_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3474_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3475_o <= n3473_o & n3474_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3476_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3477_o <= n3475_o & n3476_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n3478 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n3477_o,
    o => gen4_n2_peres4_j_o);
  n3481_o <= gen4_n2_peres4_j_n3478 (2);
  n3482_o <= gen4_n2_peres4_j_n3478 (1);
  n3483_o <= gen4_n2_peres4_j_n3478 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3484_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3485_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3486_o <= n3484_o & n3485_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3487_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3488_o <= n3486_o & n3487_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n3489 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n3488_o,
    o => gen4_n1_peres4_j_o);
  n3492_o <= gen4_n1_peres4_j_n3489 (2);
  n3493_o <= gen4_n1_peres4_j_n3489 (1);
  n3494_o <= gen4_n1_peres4_j_n3489 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n3495_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n3496_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n3497_o <= n3495_o & n3496_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n3498_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n3499_o <= n3497_o & n3498_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n3500 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n3499_o,
    o => gen4_n0_peres4_j_o);
  n3503_o <= gen4_n0_peres4_j_n3500 (2);
  n3504_o <= gen4_n0_peres4_j_n3500 (1);
  n3505_o <= gen4_n0_peres4_j_n3500 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n3506_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n3507_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3508_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3509_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3510_o <= n3508_o & n3509_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n3511 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n3510_o,
    o => gen5_n1_cnot5_j_o);
  n3514_o <= gen5_n1_cnot5_j_n3511 (1);
  n3515_o <= gen5_n1_cnot5_j_n3511 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3516_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3517_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3518_o <= n3516_o & n3517_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n3519 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n3518_o,
    o => gen5_n2_cnot5_j_o);
  n3522_o <= gen5_n2_cnot5_j_n3519 (1);
  n3523_o <= gen5_n2_cnot5_j_n3519 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3524_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3525_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3526_o <= n3524_o & n3525_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n3527 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n3526_o,
    o => gen5_n3_cnot5_j_o);
  n3530_o <= gen5_n3_cnot5_j_n3527 (1);
  n3531_o <= gen5_n3_cnot5_j_n3527 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3532_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3533_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3534_o <= n3532_o & n3533_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n3535 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n3534_o,
    o => gen5_n4_cnot5_j_o);
  n3538_o <= gen5_n4_cnot5_j_n3535 (1);
  n3539_o <= gen5_n4_cnot5_j_n3535 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3540_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3541_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3542_o <= n3540_o & n3541_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n3543 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n3542_o,
    o => gen5_n5_cnot5_j_o);
  n3546_o <= gen5_n5_cnot5_j_n3543 (1);
  n3547_o <= gen5_n5_cnot5_j_n3543 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3548_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3549_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3550_o <= n3548_o & n3549_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n3551 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n3550_o,
    o => gen5_n6_cnot5_j_o);
  n3554_o <= gen5_n6_cnot5_j_n3551 (1);
  n3555_o <= gen5_n6_cnot5_j_n3551 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3556_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3557_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3558_o <= n3556_o & n3557_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n3559 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n3558_o,
    o => gen5_n7_cnot5_j_o);
  n3562_o <= gen5_n7_cnot5_j_n3559 (1);
  n3563_o <= gen5_n7_cnot5_j_n3559 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3564_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3565_o <= s4_a (9);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3566_o <= n3564_o & n3565_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n8_cnot5_j_n3567 <= gen5_n8_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n8_cnot5_j : entity work.cnot port map (
    i => n3566_o,
    o => gen5_n8_cnot5_j_o);
  n3570_o <= gen5_n8_cnot5_j_n3567 (1);
  n3571_o <= gen5_n8_cnot5_j_n3567 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3572_o <= s5_mid (9);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3573_o <= s4_a (10);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3574_o <= n3572_o & n3573_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n9_cnot5_j_n3575 <= gen5_n9_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n9_cnot5_j : entity work.cnot port map (
    i => n3574_o,
    o => gen5_n9_cnot5_j_o);
  n3578_o <= gen5_n9_cnot5_j_n3575 (1);
  n3579_o <= gen5_n9_cnot5_j_n3575 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3580_o <= s5_mid (10);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3581_o <= s4_a (11);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3582_o <= n3580_o & n3581_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n10_cnot5_j_n3583 <= gen5_n10_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n10_cnot5_j : entity work.cnot port map (
    i => n3582_o,
    o => gen5_n10_cnot5_j_o);
  n3586_o <= gen5_n10_cnot5_j_n3583 (1);
  n3587_o <= gen5_n10_cnot5_j_n3583 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3588_o <= s5_mid (11);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3589_o <= s4_a (12);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3590_o <= n3588_o & n3589_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n11_cnot5_j_n3591 <= gen5_n11_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n11_cnot5_j : entity work.cnot port map (
    i => n3590_o,
    o => gen5_n11_cnot5_j_o);
  n3594_o <= gen5_n11_cnot5_j_n3591 (1);
  n3595_o <= gen5_n11_cnot5_j_n3591 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3596_o <= s5_mid (12);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3597_o <= s4_a (13);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3598_o <= n3596_o & n3597_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n12_cnot5_j_n3599 <= gen5_n12_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n12_cnot5_j : entity work.cnot port map (
    i => n3598_o,
    o => gen5_n12_cnot5_j_o);
  n3602_o <= gen5_n12_cnot5_j_n3599 (1);
  n3603_o <= gen5_n12_cnot5_j_n3599 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3604_o <= s5_mid (13);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3605_o <= s4_a (14);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3606_o <= n3604_o & n3605_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n13_cnot5_j_n3607 <= gen5_n13_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n13_cnot5_j : entity work.cnot port map (
    i => n3606_o,
    o => gen5_n13_cnot5_j_o);
  n3610_o <= gen5_n13_cnot5_j_n3607 (1);
  n3611_o <= gen5_n13_cnot5_j_n3607 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3612_o <= s5_mid (14);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3613_o <= s4_a (15);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3614_o <= n3612_o & n3613_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n14_cnot5_j_n3615 <= gen5_n14_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n14_cnot5_j : entity work.cnot port map (
    i => n3614_o,
    o => gen5_n14_cnot5_j_o);
  n3618_o <= gen5_n14_cnot5_j_n3615 (1);
  n3619_o <= gen5_n14_cnot5_j_n3615 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n3620_o <= s5_mid (15);
  -- vhdl_source/add_in_place.vhdl:133:62
  n3621_o <= s4_a (16);
  -- vhdl_source/add_in_place.vhdl:133:56
  n3622_o <= n3620_o & n3621_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n15_cnot5_j_n3623 <= gen5_n15_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n15_cnot5_j : entity work.cnot port map (
    i => n3622_o,
    o => gen5_n15_cnot5_j_o);
  n3626_o <= gen5_n15_cnot5_j_n3623 (1);
  n3627_o <= gen5_n15_cnot5_j_n3623 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n3628_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n3629_o <= s5_mid (16);
  -- vhdl_source/add_in_place.vhdl:142:23
  n3630_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n3631_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3632_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3633_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3634_o <= n3632_o & n3633_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n3635 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n3634_o,
    o => gen6_n1_cnot1_j_o);
  n3638_o <= gen6_n1_cnot1_j_n3635 (1);
  n3639_o <= gen6_n1_cnot1_j_n3635 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3640_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3641_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3642_o <= n3640_o & n3641_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n3643 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n3642_o,
    o => gen6_n2_cnot1_j_o);
  n3646_o <= gen6_n2_cnot1_j_n3643 (1);
  n3647_o <= gen6_n2_cnot1_j_n3643 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3648_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3649_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3650_o <= n3648_o & n3649_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n3651 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n3650_o,
    o => gen6_n3_cnot1_j_o);
  n3654_o <= gen6_n3_cnot1_j_n3651 (1);
  n3655_o <= gen6_n3_cnot1_j_n3651 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3656_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3657_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3658_o <= n3656_o & n3657_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n3659 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n3658_o,
    o => gen6_n4_cnot1_j_o);
  n3662_o <= gen6_n4_cnot1_j_n3659 (1);
  n3663_o <= gen6_n4_cnot1_j_n3659 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3664_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3665_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3666_o <= n3664_o & n3665_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n3667 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n3666_o,
    o => gen6_n5_cnot1_j_o);
  n3670_o <= gen6_n5_cnot1_j_n3667 (1);
  n3671_o <= gen6_n5_cnot1_j_n3667 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3672_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3673_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3674_o <= n3672_o & n3673_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n3675 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n3674_o,
    o => gen6_n6_cnot1_j_o);
  n3678_o <= gen6_n6_cnot1_j_n3675 (1);
  n3679_o <= gen6_n6_cnot1_j_n3675 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3680_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3681_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3682_o <= n3680_o & n3681_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n3683 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n3682_o,
    o => gen6_n7_cnot1_j_o);
  n3686_o <= gen6_n7_cnot1_j_n3683 (1);
  n3687_o <= gen6_n7_cnot1_j_n3683 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3688_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3689_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3690_o <= n3688_o & n3689_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n3691 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n3690_o,
    o => gen6_n8_cnot1_j_o);
  n3694_o <= gen6_n8_cnot1_j_n3691 (1);
  n3695_o <= gen6_n8_cnot1_j_n3691 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3696_o <= s5_a (9);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3697_o <= s5_b (9);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3698_o <= n3696_o & n3697_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n9_cnot1_j_n3699 <= gen6_n9_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n9_cnot1_j : entity work.cnot port map (
    i => n3698_o,
    o => gen6_n9_cnot1_j_o);
  n3702_o <= gen6_n9_cnot1_j_n3699 (1);
  n3703_o <= gen6_n9_cnot1_j_n3699 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3704_o <= s5_a (10);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3705_o <= s5_b (10);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3706_o <= n3704_o & n3705_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n10_cnot1_j_n3707 <= gen6_n10_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n10_cnot1_j : entity work.cnot port map (
    i => n3706_o,
    o => gen6_n10_cnot1_j_o);
  n3710_o <= gen6_n10_cnot1_j_n3707 (1);
  n3711_o <= gen6_n10_cnot1_j_n3707 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3712_o <= s5_a (11);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3713_o <= s5_b (11);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3714_o <= n3712_o & n3713_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n11_cnot1_j_n3715 <= gen6_n11_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n11_cnot1_j : entity work.cnot port map (
    i => n3714_o,
    o => gen6_n11_cnot1_j_o);
  n3718_o <= gen6_n11_cnot1_j_n3715 (1);
  n3719_o <= gen6_n11_cnot1_j_n3715 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3720_o <= s5_a (12);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3721_o <= s5_b (12);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3722_o <= n3720_o & n3721_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n12_cnot1_j_n3723 <= gen6_n12_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n12_cnot1_j : entity work.cnot port map (
    i => n3722_o,
    o => gen6_n12_cnot1_j_o);
  n3726_o <= gen6_n12_cnot1_j_n3723 (1);
  n3727_o <= gen6_n12_cnot1_j_n3723 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3728_o <= s5_a (13);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3729_o <= s5_b (13);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3730_o <= n3728_o & n3729_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n13_cnot1_j_n3731 <= gen6_n13_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n13_cnot1_j : entity work.cnot port map (
    i => n3730_o,
    o => gen6_n13_cnot1_j_o);
  n3734_o <= gen6_n13_cnot1_j_n3731 (1);
  n3735_o <= gen6_n13_cnot1_j_n3731 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3736_o <= s5_a (14);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3737_o <= s5_b (14);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3738_o <= n3736_o & n3737_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n14_cnot1_j_n3739 <= gen6_n14_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n14_cnot1_j : entity work.cnot port map (
    i => n3738_o,
    o => gen6_n14_cnot1_j_o);
  n3742_o <= gen6_n14_cnot1_j_n3739 (1);
  n3743_o <= gen6_n14_cnot1_j_n3739 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3744_o <= s5_a (15);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3745_o <= s5_b (15);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3746_o <= n3744_o & n3745_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n15_cnot1_j_n3747 <= gen6_n15_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n15_cnot1_j : entity work.cnot port map (
    i => n3746_o,
    o => gen6_n15_cnot1_j_o);
  n3750_o <= gen6_n15_cnot1_j_n3747 (1);
  n3751_o <= gen6_n15_cnot1_j_n3747 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n3752_o <= s5_a (16);
  -- vhdl_source/add_in_place.vhdl:146:60
  n3753_o <= s5_b (16);
  -- vhdl_source/add_in_place.vhdl:146:54
  n3754_o <= n3752_o & n3753_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n16_cnot1_j_n3755 <= gen6_n16_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n16_cnot1_j : entity work.cnot port map (
    i => n3754_o,
    o => gen6_n16_cnot1_j_o);
  n3758_o <= gen6_n16_cnot1_j_n3755 (1);
  n3759_o <= gen6_n16_cnot1_j_n3755 (0);
  n3760_o <= n3016_o & n3008_o & n3000_o & n2992_o & n2984_o & n2976_o & n2968_o & n2960_o & n2952_o & n2944_o & n2936_o & n2928_o & n2920_o & n2912_o & n2904_o & n2896_o & n3018_o;
  n3761_o <= n3017_o & n3009_o & n3001_o & n2993_o & n2985_o & n2977_o & n2969_o & n2961_o & n2953_o & n2945_o & n2937_o & n2929_o & n2921_o & n2913_o & n2905_o & n2897_o & n3019_o;
  n3762_o <= n3021_o & n3028_o & n3036_o & n3044_o & n3052_o & n3060_o & n3068_o & n3076_o & n3084_o & n3092_o & n3100_o & n3108_o & n3116_o & n3124_o & n3132_o & n3140_o & n3020_o;
  n3763_o <= n3029_o & n3037_o & n3045_o & n3053_o & n3061_o & n3069_o & n3077_o & n3085_o & n3093_o & n3101_o & n3109_o & n3117_o & n3125_o & n3133_o & n3141_o & n3142_o;
  n3764_o <= n3319_o & n3308_o & n3297_o & n3286_o & n3275_o & n3264_o & n3253_o & n3242_o & n3231_o & n3220_o & n3209_o & n3198_o & n3187_o & n3176_o & n3165_o & n3154_o & n3143_o;
  n3765_o <= n3320_o & n3318_o & n3307_o & n3296_o & n3285_o & n3274_o & n3263_o & n3252_o & n3241_o & n3230_o & n3219_o & n3208_o & n3197_o & n3186_o & n3175_o & n3164_o & n3153_o;
  n3766_o <= n3321_o & n3317_o & n3306_o & n3295_o & n3284_o & n3273_o & n3262_o & n3251_o & n3240_o & n3229_o & n3218_o & n3207_o & n3196_o & n3185_o & n3174_o & n3163_o & n3152_o;
  n3767_o <= n3328_o & n3338_o & n3349_o & n3360_o & n3371_o & n3382_o & n3393_o & n3404_o & n3415_o & n3426_o & n3437_o & n3448_o & n3459_o & n3470_o & n3481_o & n3492_o & n3503_o;
  n3768_o <= n3340_o & n3351_o & n3362_o & n3373_o & n3384_o & n3395_o & n3406_o & n3417_o & n3428_o & n3439_o & n3450_o & n3461_o & n3472_o & n3483_o & n3494_o & n3505_o & n3506_o;
  n3769_o <= n3329_o & n3339_o & n3350_o & n3361_o & n3372_o & n3383_o & n3394_o & n3405_o & n3416_o & n3427_o & n3438_o & n3449_o & n3460_o & n3471_o & n3482_o & n3493_o & n3504_o;
  n3770_o <= n3627_o & n3619_o & n3611_o & n3603_o & n3595_o & n3587_o & n3579_o & n3571_o & n3563_o & n3555_o & n3547_o & n3539_o & n3531_o & n3523_o & n3515_o & n3507_o;
  n3771_o <= n3629_o & n3626_o & n3618_o & n3610_o & n3602_o & n3594_o & n3586_o & n3578_o & n3570_o & n3562_o & n3554_o & n3546_o & n3538_o & n3530_o & n3522_o & n3514_o & n3628_o;
  n3772_o <= n3758_o & n3750_o & n3742_o & n3734_o & n3726_o & n3718_o & n3710_o & n3702_o & n3694_o & n3686_o & n3678_o & n3670_o & n3662_o & n3654_o & n3646_o & n3638_o & n3630_o;
  n3773_o <= n3759_o & n3751_o & n3743_o & n3735_o & n3727_o & n3719_o & n3711_o & n3703_o & n3695_o & n3687_o & n3679_o & n3671_o & n3663_o & n3655_o & n3647_o & n3639_o & n3631_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2879_o : std_logic;
  signal n2880_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2881 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2884_o : std_logic;
  signal n2885_o : std_logic;
  signal n2886_o : std_logic;
  signal n2887_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2886_o;
  o <= n2885_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2887_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2879_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2880_o <= n2879_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2881 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2880_o,
    o => gen1_n0_cnot0_o);
  n2884_o <= gen1_n0_cnot0_n2881 (1);
  n2885_o <= gen1_n0_cnot0_n2881 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2886_o <= ctrl_prop (1);
  n2887_o <= n2884_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_18 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (17 downto 0));
end entity cnot_reg_18;

architecture rtl of cnot_reg_18 is
  signal ctrl_prop : std_logic_vector (18 downto 0);
  signal n2730_o : std_logic;
  signal n2731_o : std_logic;
  signal n2732_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2733 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2736_o : std_logic;
  signal n2737_o : std_logic;
  signal n2738_o : std_logic;
  signal n2739_o : std_logic;
  signal n2740_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2741 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2744_o : std_logic;
  signal n2745_o : std_logic;
  signal n2746_o : std_logic;
  signal n2747_o : std_logic;
  signal n2748_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2749 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2752_o : std_logic;
  signal n2753_o : std_logic;
  signal n2754_o : std_logic;
  signal n2755_o : std_logic;
  signal n2756_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2757 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2760_o : std_logic;
  signal n2761_o : std_logic;
  signal n2762_o : std_logic;
  signal n2763_o : std_logic;
  signal n2764_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2765 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2768_o : std_logic;
  signal n2769_o : std_logic;
  signal n2770_o : std_logic;
  signal n2771_o : std_logic;
  signal n2772_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2773 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic;
  signal n2779_o : std_logic;
  signal n2780_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2781 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic;
  signal n2787_o : std_logic;
  signal n2788_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2789 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic;
  signal n2796_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n2797 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n2800_o : std_logic;
  signal n2801_o : std_logic;
  signal n2802_o : std_logic;
  signal n2803_o : std_logic;
  signal n2804_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_n2805 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot0_o : std_logic_vector (1 downto 0);
  signal n2808_o : std_logic;
  signal n2809_o : std_logic;
  signal n2810_o : std_logic;
  signal n2811_o : std_logic;
  signal n2812_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_n2813 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot0_o : std_logic_vector (1 downto 0);
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic;
  signal n2820_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_n2821 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot0_o : std_logic_vector (1 downto 0);
  signal n2824_o : std_logic;
  signal n2825_o : std_logic;
  signal n2826_o : std_logic;
  signal n2827_o : std_logic;
  signal n2828_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_n2829 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot0_o : std_logic_vector (1 downto 0);
  signal n2832_o : std_logic;
  signal n2833_o : std_logic;
  signal n2834_o : std_logic;
  signal n2835_o : std_logic;
  signal n2836_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_n2837 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot0_o : std_logic_vector (1 downto 0);
  signal n2840_o : std_logic;
  signal n2841_o : std_logic;
  signal n2842_o : std_logic;
  signal n2843_o : std_logic;
  signal n2844_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_n2845 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot0_o : std_logic_vector (1 downto 0);
  signal n2848_o : std_logic;
  signal n2849_o : std_logic;
  signal n2850_o : std_logic;
  signal n2851_o : std_logic;
  signal n2852_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_n2853 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot0_o : std_logic_vector (1 downto 0);
  signal n2856_o : std_logic;
  signal n2857_o : std_logic;
  signal n2858_o : std_logic;
  signal n2859_o : std_logic;
  signal n2860_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_n2861 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot0_o : std_logic_vector (1 downto 0);
  signal n2864_o : std_logic;
  signal n2865_o : std_logic;
  signal n2866_o : std_logic;
  signal n2867_o : std_logic;
  signal n2868_o : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_n2869 : std_logic_vector (1 downto 0);
  signal gen1_n17_cnot0_o : std_logic_vector (1 downto 0);
  signal n2872_o : std_logic;
  signal n2873_o : std_logic;
  signal n2874_o : std_logic;
  signal n2875_o : std_logic_vector (17 downto 0);
  signal n2876_o : std_logic_vector (18 downto 0);
begin
  ctrl_out <= n2874_o;
  o <= n2875_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2876_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2730_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2731_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2732_o <= n2730_o & n2731_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2733 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2732_o,
    o => gen1_n0_cnot0_o);
  n2736_o <= gen1_n0_cnot0_n2733 (1);
  n2737_o <= gen1_n0_cnot0_n2733 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2738_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2739_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2740_o <= n2738_o & n2739_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2741 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2740_o,
    o => gen1_n1_cnot0_o);
  n2744_o <= gen1_n1_cnot0_n2741 (1);
  n2745_o <= gen1_n1_cnot0_n2741 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2746_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2747_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2748_o <= n2746_o & n2747_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2749 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2748_o,
    o => gen1_n2_cnot0_o);
  n2752_o <= gen1_n2_cnot0_n2749 (1);
  n2753_o <= gen1_n2_cnot0_n2749 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2754_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2755_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2756_o <= n2754_o & n2755_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2757 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2756_o,
    o => gen1_n3_cnot0_o);
  n2760_o <= gen1_n3_cnot0_n2757 (1);
  n2761_o <= gen1_n3_cnot0_n2757 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2762_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2763_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2764_o <= n2762_o & n2763_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2765 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2764_o,
    o => gen1_n4_cnot0_o);
  n2768_o <= gen1_n4_cnot0_n2765 (1);
  n2769_o <= gen1_n4_cnot0_n2765 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2770_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2771_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2772_o <= n2770_o & n2771_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2773 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2772_o,
    o => gen1_n5_cnot0_o);
  n2776_o <= gen1_n5_cnot0_n2773 (1);
  n2777_o <= gen1_n5_cnot0_n2773 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2778_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2779_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2780_o <= n2778_o & n2779_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2781 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2780_o,
    o => gen1_n6_cnot0_o);
  n2784_o <= gen1_n6_cnot0_n2781 (1);
  n2785_o <= gen1_n6_cnot0_n2781 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2786_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2787_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2788_o <= n2786_o & n2787_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2789 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2788_o,
    o => gen1_n7_cnot0_o);
  n2792_o <= gen1_n7_cnot0_n2789 (1);
  n2793_o <= gen1_n7_cnot0_n2789 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2794_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2795_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2796_o <= n2794_o & n2795_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n2797 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n2796_o,
    o => gen1_n8_cnot0_o);
  n2800_o <= gen1_n8_cnot0_n2797 (1);
  n2801_o <= gen1_n8_cnot0_n2797 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2802_o <= ctrl_prop (9);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2803_o <= i (9);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2804_o <= n2802_o & n2803_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n9_cnot0_n2805 <= gen1_n9_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n9_cnot0 : entity work.cnot port map (
    i => n2804_o,
    o => gen1_n9_cnot0_o);
  n2808_o <= gen1_n9_cnot0_n2805 (1);
  n2809_o <= gen1_n9_cnot0_n2805 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2810_o <= ctrl_prop (10);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2811_o <= i (10);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2812_o <= n2810_o & n2811_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n10_cnot0_n2813 <= gen1_n10_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n10_cnot0 : entity work.cnot port map (
    i => n2812_o,
    o => gen1_n10_cnot0_o);
  n2816_o <= gen1_n10_cnot0_n2813 (1);
  n2817_o <= gen1_n10_cnot0_n2813 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2818_o <= ctrl_prop (11);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2819_o <= i (11);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2820_o <= n2818_o & n2819_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n11_cnot0_n2821 <= gen1_n11_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n11_cnot0 : entity work.cnot port map (
    i => n2820_o,
    o => gen1_n11_cnot0_o);
  n2824_o <= gen1_n11_cnot0_n2821 (1);
  n2825_o <= gen1_n11_cnot0_n2821 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2826_o <= ctrl_prop (12);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2827_o <= i (12);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2828_o <= n2826_o & n2827_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n12_cnot0_n2829 <= gen1_n12_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n12_cnot0 : entity work.cnot port map (
    i => n2828_o,
    o => gen1_n12_cnot0_o);
  n2832_o <= gen1_n12_cnot0_n2829 (1);
  n2833_o <= gen1_n12_cnot0_n2829 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2834_o <= ctrl_prop (13);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2835_o <= i (13);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2836_o <= n2834_o & n2835_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n13_cnot0_n2837 <= gen1_n13_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n13_cnot0 : entity work.cnot port map (
    i => n2836_o,
    o => gen1_n13_cnot0_o);
  n2840_o <= gen1_n13_cnot0_n2837 (1);
  n2841_o <= gen1_n13_cnot0_n2837 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2842_o <= ctrl_prop (14);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2843_o <= i (14);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2844_o <= n2842_o & n2843_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n14_cnot0_n2845 <= gen1_n14_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n14_cnot0 : entity work.cnot port map (
    i => n2844_o,
    o => gen1_n14_cnot0_o);
  n2848_o <= gen1_n14_cnot0_n2845 (1);
  n2849_o <= gen1_n14_cnot0_n2845 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2850_o <= ctrl_prop (15);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2851_o <= i (15);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2852_o <= n2850_o & n2851_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n15_cnot0_n2853 <= gen1_n15_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n15_cnot0 : entity work.cnot port map (
    i => n2852_o,
    o => gen1_n15_cnot0_o);
  n2856_o <= gen1_n15_cnot0_n2853 (1);
  n2857_o <= gen1_n15_cnot0_n2853 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2858_o <= ctrl_prop (16);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2859_o <= i (16);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2860_o <= n2858_o & n2859_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n16_cnot0_n2861 <= gen1_n16_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n16_cnot0 : entity work.cnot port map (
    i => n2860_o,
    o => gen1_n16_cnot0_o);
  n2864_o <= gen1_n16_cnot0_n2861 (1);
  n2865_o <= gen1_n16_cnot0_n2861 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2866_o <= ctrl_prop (17);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2867_o <= i (17);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2868_o <= n2866_o & n2867_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n17_cnot0_n2869 <= gen1_n17_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n17_cnot0 : entity work.cnot port map (
    i => n2868_o,
    o => gen1_n17_cnot0_o);
  n2872_o <= gen1_n17_cnot0_n2869 (1);
  n2873_o <= gen1_n17_cnot0_n2869 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2874_o <= ctrl_prop (18);
  n2875_o <= n2873_o & n2865_o & n2857_o & n2849_o & n2841_o & n2833_o & n2825_o & n2817_o & n2809_o & n2801_o & n2793_o & n2785_o & n2777_o & n2769_o & n2761_o & n2753_o & n2745_o & n2737_o;
  n2876_o <= n2872_o & n2864_o & n2856_o & n2848_o & n2840_o & n2832_o & n2824_o & n2816_o & n2808_o & n2800_o & n2792_o & n2784_o & n2776_o & n2768_o & n2760_o & n2752_o & n2744_o & n2736_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_18 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_sub_in_place_18;

architecture rtl of add_sub_in_place_18 is
  signal b_cnot : std_logic_vector (17 downto 0);
  signal cnotr_n2716 : std_logic;
  signal cnotr_n2717 : std_logic_vector (17 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (17 downto 0);
  signal add_n2722 : std_logic_vector (17 downto 0);
  signal add_n2723 : std_logic_vector (17 downto 0);
  signal add_a_out : std_logic_vector (17 downto 0);
  signal add_s : std_logic_vector (17 downto 0);
begin
  ctrl_out <= cnotr_n2716;
  a_out <= add_n2722;
  s <= add_n2723;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n2717; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n2716 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n2717 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_18 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n2722 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n2723 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_18 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_18 is
  port (
    a : in std_logic_vector (17 downto 0);
    b : in std_logic_vector (17 downto 0);
    w : in std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (17 downto 0);
    b_out : out std_logic_vector (17 downto 0);
    s : out std_logic_vector (17 downto 0));
end entity add_scratch_18;

architecture rtl of add_scratch_18 is
  signal a_s : std_logic_vector (16 downto 0);
  signal b_s : std_logic_vector (16 downto 0);
  signal s_s : std_logic_vector (16 downto 0);
  signal c_s : std_logic_vector (16 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1915_o : std_logic;
  signal n1916_o : std_logic;
  signal n1917_o : std_logic_vector (1 downto 0);
  signal cnota_n1918 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic_vector (1 downto 0);
  signal cnotb_n1925 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic_vector (1 downto 0);
  signal n1931_o : std_logic;
  signal n1932_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1933 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1936_o : std_logic;
  signal n1937_o : std_logic;
  signal n1938_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic_vector (1 downto 0);
  signal n1942_o : std_logic;
  signal n1943_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1944 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1947_o : std_logic;
  signal n1948_o : std_logic;
  signal n1949_o : std_logic;
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic;
  signal n1953_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1954 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1957_o : std_logic;
  signal n1958_o : std_logic;
  signal n1959_o : std_logic;
  signal n1960_o : std_logic;
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic_vector (1 downto 0);
  signal n1964_o : std_logic;
  signal n1965_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1966 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1969_o : std_logic;
  signal n1970_o : std_logic;
  signal n1971_o : std_logic;
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1976 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1979_o : std_logic;
  signal n1980_o : std_logic;
  signal n1981_o : std_logic;
  signal n1982_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1983_o : std_logic;
  signal n1984_o : std_logic;
  signal n1985_o : std_logic_vector (1 downto 0);
  signal n1986_o : std_logic;
  signal n1987_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1988 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1991_o : std_logic;
  signal n1992_o : std_logic;
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal n1995_o : std_logic;
  signal n1996_o : std_logic;
  signal n1997_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1998 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic;
  signal n2004_o : std_logic;
  signal n2005_o : std_logic;
  signal n2006_o : std_logic;
  signal n2007_o : std_logic_vector (1 downto 0);
  signal n2008_o : std_logic;
  signal n2009_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n2010 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2013_o : std_logic;
  signal n2014_o : std_logic;
  signal n2015_o : std_logic;
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n2020 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n2023_o : std_logic;
  signal n2024_o : std_logic;
  signal n2025_o : std_logic;
  signal n2026_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic_vector (1 downto 0);
  signal n2030_o : std_logic;
  signal n2031_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n2032 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic;
  signal n2040_o : std_logic;
  signal n2041_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n2042 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic;
  signal n2048_o : std_logic;
  signal n2049_o : std_logic;
  signal n2050_o : std_logic;
  signal n2051_o : std_logic_vector (1 downto 0);
  signal n2052_o : std_logic;
  signal n2053_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n2054 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2057_o : std_logic;
  signal n2058_o : std_logic;
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n2064 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic;
  signal n2070_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n2071_o : std_logic;
  signal n2072_o : std_logic;
  signal n2073_o : std_logic_vector (1 downto 0);
  signal n2074_o : std_logic;
  signal n2075_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n2076 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2079_o : std_logic;
  signal n2080_o : std_logic;
  signal n2081_o : std_logic;
  signal n2082_o : std_logic;
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n2086 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n2089_o : std_logic;
  signal n2090_o : std_logic;
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic_vector (1 downto 0);
  signal n2096_o : std_logic;
  signal n2097_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n2098 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic;
  signal n2104_o : std_logic;
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n2108 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n2111_o : std_logic;
  signal n2112_o : std_logic;
  signal n2113_o : std_logic;
  signal n2114_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic_vector (1 downto 0);
  signal n2118_o : std_logic;
  signal n2119_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n2120 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic;
  signal n2128_o : std_logic;
  signal n2129_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n2130 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic;
  signal n2136_o : std_logic;
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic_vector (1 downto 0);
  signal n2140_o : std_logic;
  signal n2141_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n2142 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2145_o : std_logic;
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n2152 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n2155_o : std_logic;
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic_vector (1 downto 0);
  signal n2162_o : std_logic;
  signal n2163_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n2164 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n2174 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n2177_o : std_logic;
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic;
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic_vector (1 downto 0);
  signal n2184_o : std_logic;
  signal n2185_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n2186 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2189_o : std_logic;
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n2196 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal n2205_o : std_logic_vector (1 downto 0);
  signal n2206_o : std_logic;
  signal n2207_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n2208 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2211_o : std_logic;
  signal n2212_o : std_logic;
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n2218 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic;
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic_vector (1 downto 0);
  signal n2228_o : std_logic;
  signal n2229_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n2230 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic;
  signal n2236_o : std_logic;
  signal n2237_o : std_logic;
  signal n2238_o : std_logic;
  signal n2239_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n2240 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic;
  signal n2246_o : std_logic;
  signal gen1_n8_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n8_mid3 : std_logic_vector (3 downto 0);
  signal n2247_o : std_logic;
  signal n2248_o : std_logic;
  signal n2249_o : std_logic_vector (1 downto 0);
  signal n2250_o : std_logic;
  signal n2251_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_n2252 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2255_o : std_logic;
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic;
  signal n2261_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_n2262 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_o : std_logic_vector (1 downto 0);
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic;
  signal n2269_o : std_logic;
  signal n2270_o : std_logic;
  signal n2271_o : std_logic_vector (1 downto 0);
  signal n2272_o : std_logic;
  signal n2273_o : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_n2274 : std_logic_vector (2 downto 0);
  signal gen1_n8_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2277_o : std_logic;
  signal n2278_o : std_logic;
  signal n2279_o : std_logic;
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_n2284 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot2_o : std_logic_vector (1 downto 0);
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal gen1_n9_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n9_mid3 : std_logic_vector (3 downto 0);
  signal n2291_o : std_logic;
  signal n2292_o : std_logic;
  signal n2293_o : std_logic_vector (1 downto 0);
  signal n2294_o : std_logic;
  signal n2295_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_n2296 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2299_o : std_logic;
  signal n2300_o : std_logic;
  signal n2301_o : std_logic;
  signal n2302_o : std_logic;
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_n2306 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot1_o : std_logic_vector (1 downto 0);
  signal n2309_o : std_logic;
  signal n2310_o : std_logic;
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic_vector (1 downto 0);
  signal n2316_o : std_logic;
  signal n2317_o : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_n2318 : std_logic_vector (2 downto 0);
  signal gen1_n9_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic;
  signal n2324_o : std_logic;
  signal n2325_o : std_logic;
  signal n2326_o : std_logic;
  signal n2327_o : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_n2328 : std_logic_vector (1 downto 0);
  signal gen1_n9_cnot2_o : std_logic_vector (1 downto 0);
  signal n2331_o : std_logic;
  signal n2332_o : std_logic;
  signal n2333_o : std_logic;
  signal n2334_o : std_logic;
  signal gen1_n10_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n10_mid3 : std_logic_vector (3 downto 0);
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic_vector (1 downto 0);
  signal n2338_o : std_logic;
  signal n2339_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_n2340 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2343_o : std_logic;
  signal n2344_o : std_logic;
  signal n2345_o : std_logic;
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_n2350 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot1_o : std_logic_vector (1 downto 0);
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic;
  signal n2359_o : std_logic_vector (1 downto 0);
  signal n2360_o : std_logic;
  signal n2361_o : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_n2362 : std_logic_vector (2 downto 0);
  signal gen1_n10_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic;
  signal n2368_o : std_logic;
  signal n2369_o : std_logic;
  signal n2370_o : std_logic;
  signal n2371_o : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_n2372 : std_logic_vector (1 downto 0);
  signal gen1_n10_cnot2_o : std_logic_vector (1 downto 0);
  signal n2375_o : std_logic;
  signal n2376_o : std_logic;
  signal n2377_o : std_logic;
  signal n2378_o : std_logic;
  signal gen1_n11_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n11_mid3 : std_logic_vector (3 downto 0);
  signal n2379_o : std_logic;
  signal n2380_o : std_logic;
  signal n2381_o : std_logic_vector (1 downto 0);
  signal n2382_o : std_logic;
  signal n2383_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_n2384 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2387_o : std_logic;
  signal n2388_o : std_logic;
  signal n2389_o : std_logic;
  signal n2390_o : std_logic;
  signal n2391_o : std_logic;
  signal n2392_o : std_logic;
  signal n2393_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_n2394 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot1_o : std_logic_vector (1 downto 0);
  signal n2397_o : std_logic;
  signal n2398_o : std_logic;
  signal n2399_o : std_logic;
  signal n2400_o : std_logic;
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic_vector (1 downto 0);
  signal n2404_o : std_logic;
  signal n2405_o : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_n2406 : std_logic_vector (2 downto 0);
  signal gen1_n11_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2409_o : std_logic;
  signal n2410_o : std_logic;
  signal n2411_o : std_logic;
  signal n2412_o : std_logic;
  signal n2413_o : std_logic;
  signal n2414_o : std_logic;
  signal n2415_o : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_n2416 : std_logic_vector (1 downto 0);
  signal gen1_n11_cnot2_o : std_logic_vector (1 downto 0);
  signal n2419_o : std_logic;
  signal n2420_o : std_logic;
  signal n2421_o : std_logic;
  signal n2422_o : std_logic;
  signal gen1_n12_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n12_mid3 : std_logic_vector (3 downto 0);
  signal n2423_o : std_logic;
  signal n2424_o : std_logic;
  signal n2425_o : std_logic_vector (1 downto 0);
  signal n2426_o : std_logic;
  signal n2427_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_n2428 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2431_o : std_logic;
  signal n2432_o : std_logic;
  signal n2433_o : std_logic;
  signal n2434_o : std_logic;
  signal n2435_o : std_logic;
  signal n2436_o : std_logic;
  signal n2437_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_n2438 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot1_o : std_logic_vector (1 downto 0);
  signal n2441_o : std_logic;
  signal n2442_o : std_logic;
  signal n2443_o : std_logic;
  signal n2444_o : std_logic;
  signal n2445_o : std_logic;
  signal n2446_o : std_logic;
  signal n2447_o : std_logic_vector (1 downto 0);
  signal n2448_o : std_logic;
  signal n2449_o : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_n2450 : std_logic_vector (2 downto 0);
  signal gen1_n12_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2453_o : std_logic;
  signal n2454_o : std_logic;
  signal n2455_o : std_logic;
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic;
  signal n2459_o : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_n2460 : std_logic_vector (1 downto 0);
  signal gen1_n12_cnot2_o : std_logic_vector (1 downto 0);
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic;
  signal n2466_o : std_logic;
  signal gen1_n13_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n13_mid3 : std_logic_vector (3 downto 0);
  signal n2467_o : std_logic;
  signal n2468_o : std_logic;
  signal n2469_o : std_logic_vector (1 downto 0);
  signal n2470_o : std_logic;
  signal n2471_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_n2472 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2475_o : std_logic;
  signal n2476_o : std_logic;
  signal n2477_o : std_logic;
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_n2482 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot1_o : std_logic_vector (1 downto 0);
  signal n2485_o : std_logic;
  signal n2486_o : std_logic;
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic;
  signal n2490_o : std_logic;
  signal n2491_o : std_logic_vector (1 downto 0);
  signal n2492_o : std_logic;
  signal n2493_o : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_n2494 : std_logic_vector (2 downto 0);
  signal gen1_n13_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2497_o : std_logic;
  signal n2498_o : std_logic;
  signal n2499_o : std_logic;
  signal n2500_o : std_logic;
  signal n2501_o : std_logic;
  signal n2502_o : std_logic;
  signal n2503_o : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_n2504 : std_logic_vector (1 downto 0);
  signal gen1_n13_cnot2_o : std_logic_vector (1 downto 0);
  signal n2507_o : std_logic;
  signal n2508_o : std_logic;
  signal n2509_o : std_logic;
  signal n2510_o : std_logic;
  signal gen1_n14_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n14_mid3 : std_logic_vector (3 downto 0);
  signal n2511_o : std_logic;
  signal n2512_o : std_logic;
  signal n2513_o : std_logic_vector (1 downto 0);
  signal n2514_o : std_logic;
  signal n2515_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_n2516 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2519_o : std_logic;
  signal n2520_o : std_logic;
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_n2526 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot1_o : std_logic_vector (1 downto 0);
  signal n2529_o : std_logic;
  signal n2530_o : std_logic;
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic;
  signal n2535_o : std_logic_vector (1 downto 0);
  signal n2536_o : std_logic;
  signal n2537_o : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_n2538 : std_logic_vector (2 downto 0);
  signal gen1_n14_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2541_o : std_logic;
  signal n2542_o : std_logic;
  signal n2543_o : std_logic;
  signal n2544_o : std_logic;
  signal n2545_o : std_logic;
  signal n2546_o : std_logic;
  signal n2547_o : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_n2548 : std_logic_vector (1 downto 0);
  signal gen1_n14_cnot2_o : std_logic_vector (1 downto 0);
  signal n2551_o : std_logic;
  signal n2552_o : std_logic;
  signal n2553_o : std_logic;
  signal n2554_o : std_logic;
  signal gen1_n15_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n15_mid3 : std_logic_vector (3 downto 0);
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic_vector (1 downto 0);
  signal n2558_o : std_logic;
  signal n2559_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_n2560 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic;
  signal n2567_o : std_logic;
  signal n2568_o : std_logic;
  signal n2569_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_n2570 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot1_o : std_logic_vector (1 downto 0);
  signal n2573_o : std_logic;
  signal n2574_o : std_logic;
  signal n2575_o : std_logic;
  signal n2576_o : std_logic;
  signal n2577_o : std_logic;
  signal n2578_o : std_logic;
  signal n2579_o : std_logic_vector (1 downto 0);
  signal n2580_o : std_logic;
  signal n2581_o : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_n2582 : std_logic_vector (2 downto 0);
  signal gen1_n15_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2585_o : std_logic;
  signal n2586_o : std_logic;
  signal n2587_o : std_logic;
  signal n2588_o : std_logic;
  signal n2589_o : std_logic;
  signal n2590_o : std_logic;
  signal n2591_o : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_n2592 : std_logic_vector (1 downto 0);
  signal gen1_n15_cnot2_o : std_logic_vector (1 downto 0);
  signal n2595_o : std_logic;
  signal n2596_o : std_logic;
  signal n2597_o : std_logic;
  signal n2598_o : std_logic;
  signal gen1_n16_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n16_mid3 : std_logic_vector (3 downto 0);
  signal n2599_o : std_logic;
  signal n2600_o : std_logic;
  signal n2601_o : std_logic_vector (1 downto 0);
  signal n2602_o : std_logic;
  signal n2603_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_n2604 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot1_o : std_logic_vector (2 downto 0);
  signal n2607_o : std_logic;
  signal n2608_o : std_logic;
  signal n2609_o : std_logic;
  signal n2610_o : std_logic;
  signal n2611_o : std_logic;
  signal n2612_o : std_logic;
  signal n2613_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_n2614 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot1_o : std_logic_vector (1 downto 0);
  signal n2617_o : std_logic;
  signal n2618_o : std_logic;
  signal n2619_o : std_logic;
  signal n2620_o : std_logic;
  signal n2621_o : std_logic;
  signal n2622_o : std_logic;
  signal n2623_o : std_logic_vector (1 downto 0);
  signal n2624_o : std_logic;
  signal n2625_o : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_n2626 : std_logic_vector (2 downto 0);
  signal gen1_n16_ccnot2_o : std_logic_vector (2 downto 0);
  signal n2629_o : std_logic;
  signal n2630_o : std_logic;
  signal n2631_o : std_logic;
  signal n2632_o : std_logic;
  signal n2633_o : std_logic;
  signal n2634_o : std_logic;
  signal n2635_o : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_n2636 : std_logic_vector (1 downto 0);
  signal gen1_n16_cnot2_o : std_logic_vector (1 downto 0);
  signal n2639_o : std_logic;
  signal n2640_o : std_logic;
  signal n2641_o : std_logic;
  signal n2642_o : std_logic;
  signal n2643_o : std_logic;
  signal n2644_o : std_logic;
  signal n2645_o : std_logic_vector (1 downto 0);
  signal cnoteb_n2646 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n2649_o : std_logic;
  signal n2650_o : std_logic;
  signal n2651_o : std_logic;
  signal n2652_o : std_logic_vector (1 downto 0);
  signal cnotea_n2653 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n2656_o : std_logic;
  signal n2657_o : std_logic;
  signal n2658_o : std_logic_vector (17 downto 0);
  signal n2659_o : std_logic_vector (17 downto 0);
  signal n2660_o : std_logic_vector (17 downto 0);
  signal n2661_o : std_logic_vector (16 downto 0);
  signal n2662_o : std_logic_vector (16 downto 0);
  signal n2663_o : std_logic_vector (16 downto 0);
  signal n2664_o : std_logic_vector (16 downto 0);
  signal n2665_o : std_logic_vector (3 downto 0);
  signal n2666_o : std_logic_vector (3 downto 0);
  signal n2667_o : std_logic_vector (3 downto 0);
  signal n2668_o : std_logic_vector (3 downto 0);
  signal n2669_o : std_logic_vector (3 downto 0);
  signal n2670_o : std_logic_vector (3 downto 0);
  signal n2671_o : std_logic_vector (3 downto 0);
  signal n2672_o : std_logic_vector (3 downto 0);
  signal n2673_o : std_logic_vector (3 downto 0);
  signal n2674_o : std_logic_vector (3 downto 0);
  signal n2675_o : std_logic_vector (3 downto 0);
  signal n2676_o : std_logic_vector (3 downto 0);
  signal n2677_o : std_logic_vector (3 downto 0);
  signal n2678_o : std_logic_vector (3 downto 0);
  signal n2679_o : std_logic_vector (3 downto 0);
  signal n2680_o : std_logic_vector (3 downto 0);
  signal n2681_o : std_logic_vector (3 downto 0);
  signal n2682_o : std_logic_vector (3 downto 0);
  signal n2683_o : std_logic_vector (3 downto 0);
  signal n2684_o : std_logic_vector (3 downto 0);
  signal n2685_o : std_logic_vector (3 downto 0);
  signal n2686_o : std_logic_vector (3 downto 0);
  signal n2687_o : std_logic_vector (3 downto 0);
  signal n2688_o : std_logic_vector (3 downto 0);
  signal n2689_o : std_logic_vector (3 downto 0);
  signal n2690_o : std_logic_vector (3 downto 0);
  signal n2691_o : std_logic_vector (3 downto 0);
  signal n2692_o : std_logic_vector (3 downto 0);
  signal n2693_o : std_logic_vector (3 downto 0);
  signal n2694_o : std_logic_vector (3 downto 0);
  signal n2695_o : std_logic_vector (3 downto 0);
  signal n2696_o : std_logic_vector (3 downto 0);
  signal n2697_o : std_logic_vector (3 downto 0);
  signal n2698_o : std_logic_vector (3 downto 0);
  signal n2699_o : std_logic_vector (3 downto 0);
  signal n2700_o : std_logic_vector (3 downto 0);
  signal n2701_o : std_logic_vector (3 downto 0);
  signal n2702_o : std_logic_vector (3 downto 0);
  signal n2703_o : std_logic_vector (3 downto 0);
  signal n2704_o : std_logic_vector (3 downto 0);
  signal n2705_o : std_logic_vector (3 downto 0);
  signal n2706_o : std_logic_vector (3 downto 0);
  signal n2707_o : std_logic_vector (3 downto 0);
  signal n2708_o : std_logic_vector (3 downto 0);
  signal n2709_o : std_logic_vector (3 downto 0);
  signal n2710_o : std_logic_vector (3 downto 0);
  signal n2711_o : std_logic_vector (3 downto 0);
  signal n2712_o : std_logic_vector (3 downto 0);
begin
  a_out <= n2658_o;
  b_out <= n2659_o;
  s <= n2660_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n2661_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n2662_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n2663_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n2664_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1921_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1928_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1922_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n2650_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1915_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1916_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1917_o <= n1915_o & n1916_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1918 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1917_o,
    o => cnota_o);
  n1921_o <= cnota_n1918 (1);
  n1922_o <= cnota_n1918 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1923_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1924_o <= n1923_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1925 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1924_o,
    o => cnotb_o);
  n1928_o <= cnotb_n1925 (1);
  n1929_o <= cnotb_n1925 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1930_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1931_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1932_o <= n1930_o & n1931_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1933 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1932_o,
    o => ccnotc_o);
  n1936_o <= ccnotc_n1933 (2);
  n1937_o <= ccnotc_n1933 (1);
  n1938_o <= ccnotc_n1933 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n2665_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n2666_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n2667_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1939_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1940_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1941_o <= n1939_o & n1940_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1942_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1943_o <= n1941_o & n1942_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1944 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1943_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordich_stage.vhdl:14:16
  n1947_o <= gen1_n1_ccnot1_n1944 (2);
  -- vhdl_source/cordich_stage.vhdl:13:16
  n1948_o <= gen1_n1_ccnot1_n1944 (1);
  n1949_o <= gen1_n1_ccnot1_n1944 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1950_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1951_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1952_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1953_o <= n1951_o & n1952_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1954 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1953_o,
    o => gen1_n1_cnot1_o);
  n1957_o <= gen1_n1_cnot1_n1954 (1);
  n1958_o <= gen1_n1_cnot1_n1954 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1959_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1960_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1961_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1962_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1963_o <= n1961_o & n1962_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1964_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1965_o <= n1963_o & n1964_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1966 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1965_o,
    o => gen1_n1_ccnot2_o);
  n1969_o <= gen1_n1_ccnot2_n1966 (2);
  n1970_o <= gen1_n1_ccnot2_n1966 (1);
  n1971_o <= gen1_n1_ccnot2_n1966 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1972_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1973_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1974_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1975_o <= n1973_o & n1974_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1976 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1975_o,
    o => gen1_n1_cnot2_o);
  n1979_o <= gen1_n1_cnot2_n1976 (1);
  n1980_o <= gen1_n1_cnot2_n1976 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1981_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1982_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n2668_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n2669_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n2670_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1983_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1984_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1985_o <= n1983_o & n1984_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1986_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1987_o <= n1985_o & n1986_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1988 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1987_o,
    o => gen1_n2_ccnot1_o);
  n1991_o <= gen1_n2_ccnot1_n1988 (2);
  n1992_o <= gen1_n2_ccnot1_n1988 (1);
  n1993_o <= gen1_n2_ccnot1_n1988 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1994_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1995_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1996_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1997_o <= n1995_o & n1996_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1998 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1997_o,
    o => gen1_n2_cnot1_o);
  n2001_o <= gen1_n2_cnot1_n1998 (1);
  n2002_o <= gen1_n2_cnot1_n1998 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2003_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2004_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2005_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2006_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2007_o <= n2005_o & n2006_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2008_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2009_o <= n2007_o & n2008_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n2010 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n2009_o,
    o => gen1_n2_ccnot2_o);
  n2013_o <= gen1_n2_ccnot2_n2010 (2);
  n2014_o <= gen1_n2_ccnot2_n2010 (1);
  n2015_o <= gen1_n2_ccnot2_n2010 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2016_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2017_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2018_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2019_o <= n2017_o & n2018_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n2020 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n2019_o,
    o => gen1_n2_cnot2_o);
  n2023_o <= gen1_n2_cnot2_n2020 (1);
  n2024_o <= gen1_n2_cnot2_n2020 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2025_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2026_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n2671_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n2672_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n2673_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2027_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2028_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2029_o <= n2027_o & n2028_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2030_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2031_o <= n2029_o & n2030_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n2032 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n2031_o,
    o => gen1_n3_ccnot1_o);
  n2035_o <= gen1_n3_ccnot1_n2032 (2);
  n2036_o <= gen1_n3_ccnot1_n2032 (1);
  n2037_o <= gen1_n3_ccnot1_n2032 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2038_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2039_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2040_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2041_o <= n2039_o & n2040_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n2042 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n2041_o,
    o => gen1_n3_cnot1_o);
  n2045_o <= gen1_n3_cnot1_n2042 (1);
  n2046_o <= gen1_n3_cnot1_n2042 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2047_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2048_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2049_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2050_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2051_o <= n2049_o & n2050_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2052_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2053_o <= n2051_o & n2052_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n2054 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n2053_o,
    o => gen1_n3_ccnot2_o);
  n2057_o <= gen1_n3_ccnot2_n2054 (2);
  n2058_o <= gen1_n3_ccnot2_n2054 (1);
  n2059_o <= gen1_n3_ccnot2_n2054 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2060_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2061_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2062_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2063_o <= n2061_o & n2062_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n2064 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n2063_o,
    o => gen1_n3_cnot2_o);
  n2067_o <= gen1_n3_cnot2_n2064 (1);
  n2068_o <= gen1_n3_cnot2_n2064 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2069_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2070_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n2674_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n2675_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n2676_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2071_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2072_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2073_o <= n2071_o & n2072_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2074_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2075_o <= n2073_o & n2074_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n2076 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n2075_o,
    o => gen1_n4_ccnot1_o);
  n2079_o <= gen1_n4_ccnot1_n2076 (2);
  n2080_o <= gen1_n4_ccnot1_n2076 (1);
  n2081_o <= gen1_n4_ccnot1_n2076 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2082_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2083_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2084_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2085_o <= n2083_o & n2084_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n2086 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n2085_o,
    o => gen1_n4_cnot1_o);
  n2089_o <= gen1_n4_cnot1_n2086 (1);
  n2090_o <= gen1_n4_cnot1_n2086 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2091_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2092_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2093_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2094_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2095_o <= n2093_o & n2094_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2096_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2097_o <= n2095_o & n2096_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n2098 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n2097_o,
    o => gen1_n4_ccnot2_o);
  n2101_o <= gen1_n4_ccnot2_n2098 (2);
  n2102_o <= gen1_n4_ccnot2_n2098 (1);
  n2103_o <= gen1_n4_ccnot2_n2098 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2104_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2105_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2106_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2107_o <= n2105_o & n2106_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n2108 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n2107_o,
    o => gen1_n4_cnot2_o);
  n2111_o <= gen1_n4_cnot2_n2108 (1);
  n2112_o <= gen1_n4_cnot2_n2108 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2113_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2114_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n2677_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n2678_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n2679_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2115_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2116_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2117_o <= n2115_o & n2116_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2118_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2119_o <= n2117_o & n2118_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n2120 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n2119_o,
    o => gen1_n5_ccnot1_o);
  n2123_o <= gen1_n5_ccnot1_n2120 (2);
  n2124_o <= gen1_n5_ccnot1_n2120 (1);
  n2125_o <= gen1_n5_ccnot1_n2120 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2126_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2127_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2128_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2129_o <= n2127_o & n2128_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n2130 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n2129_o,
    o => gen1_n5_cnot1_o);
  n2133_o <= gen1_n5_cnot1_n2130 (1);
  n2134_o <= gen1_n5_cnot1_n2130 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2135_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2136_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2137_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2138_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2139_o <= n2137_o & n2138_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2140_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2141_o <= n2139_o & n2140_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n2142 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n2141_o,
    o => gen1_n5_ccnot2_o);
  n2145_o <= gen1_n5_ccnot2_n2142 (2);
  n2146_o <= gen1_n5_ccnot2_n2142 (1);
  n2147_o <= gen1_n5_ccnot2_n2142 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2148_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2149_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2150_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2151_o <= n2149_o & n2150_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n2152 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n2151_o,
    o => gen1_n5_cnot2_o);
  n2155_o <= gen1_n5_cnot2_n2152 (1);
  n2156_o <= gen1_n5_cnot2_n2152 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2157_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2158_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n2680_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n2681_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n2682_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2159_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2160_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2161_o <= n2159_o & n2160_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2162_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2163_o <= n2161_o & n2162_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n2164 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n2163_o,
    o => gen1_n6_ccnot1_o);
  n2167_o <= gen1_n6_ccnot1_n2164 (2);
  n2168_o <= gen1_n6_ccnot1_n2164 (1);
  n2169_o <= gen1_n6_ccnot1_n2164 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2170_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2171_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2172_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2173_o <= n2171_o & n2172_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n2174 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n2173_o,
    o => gen1_n6_cnot1_o);
  n2177_o <= gen1_n6_cnot1_n2174 (1);
  n2178_o <= gen1_n6_cnot1_n2174 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2179_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2180_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2181_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2182_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2183_o <= n2181_o & n2182_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2184_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2185_o <= n2183_o & n2184_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n2186 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n2185_o,
    o => gen1_n6_ccnot2_o);
  n2189_o <= gen1_n6_ccnot2_n2186 (2);
  n2190_o <= gen1_n6_ccnot2_n2186 (1);
  n2191_o <= gen1_n6_ccnot2_n2186 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2192_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2193_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2194_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2195_o <= n2193_o & n2194_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n2196 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n2195_o,
    o => gen1_n6_cnot2_o);
  n2199_o <= gen1_n6_cnot2_n2196 (1);
  n2200_o <= gen1_n6_cnot2_n2196 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2201_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2202_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n2683_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n2684_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n2685_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2203_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2204_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2205_o <= n2203_o & n2204_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2206_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2207_o <= n2205_o & n2206_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n2208 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n2207_o,
    o => gen1_n7_ccnot1_o);
  n2211_o <= gen1_n7_ccnot1_n2208 (2);
  n2212_o <= gen1_n7_ccnot1_n2208 (1);
  n2213_o <= gen1_n7_ccnot1_n2208 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2214_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2215_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2216_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2217_o <= n2215_o & n2216_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n2218 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n2217_o,
    o => gen1_n7_cnot1_o);
  n2221_o <= gen1_n7_cnot1_n2218 (1);
  n2222_o <= gen1_n7_cnot1_n2218 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2223_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2224_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2225_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2226_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2227_o <= n2225_o & n2226_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2228_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2229_o <= n2227_o & n2228_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n2230 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n2229_o,
    o => gen1_n7_ccnot2_o);
  n2233_o <= gen1_n7_ccnot2_n2230 (2);
  n2234_o <= gen1_n7_ccnot2_n2230 (1);
  n2235_o <= gen1_n7_ccnot2_n2230 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2236_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2237_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2238_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2239_o <= n2237_o & n2238_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n2240 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n2239_o,
    o => gen1_n7_cnot2_o);
  n2243_o <= gen1_n7_cnot2_n2240 (1);
  n2244_o <= gen1_n7_cnot2_n2240 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2245_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2246_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n8_mid1 <= n2686_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n8_mid2 <= n2687_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n8_mid3 <= n2688_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2247_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2248_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2249_o <= n2247_o & n2248_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2250_o <= w (9);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2251_o <= n2249_o & n2250_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n8_ccnot1_n2252 <= gen1_n8_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n8_ccnot1 : entity work.ccnot port map (
    i => n2251_o,
    o => gen1_n8_ccnot1_o);
  n2255_o <= gen1_n8_ccnot1_n2252 (2);
  n2256_o <= gen1_n8_ccnot1_n2252 (1);
  n2257_o <= gen1_n8_ccnot1_n2252 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2258_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2259_o <= gen1_n8_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2260_o <= gen1_n8_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2261_o <= n2259_o & n2260_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n8_cnot1_n2262 <= gen1_n8_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n8_cnot1 : entity work.cnot port map (
    i => n2261_o,
    o => gen1_n8_cnot1_o);
  n2265_o <= gen1_n8_cnot1_n2262 (1);
  n2266_o <= gen1_n8_cnot1_n2262 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2267_o <= gen1_n8_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2268_o <= gen1_n8_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2269_o <= gen1_n8_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2270_o <= gen1_n8_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2271_o <= n2269_o & n2270_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2272_o <= gen1_n8_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2273_o <= n2271_o & n2272_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n8_ccnot2_n2274 <= gen1_n8_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n8_ccnot2 : entity work.ccnot port map (
    i => n2273_o,
    o => gen1_n8_ccnot2_o);
  n2277_o <= gen1_n8_ccnot2_n2274 (2);
  n2278_o <= gen1_n8_ccnot2_n2274 (1);
  n2279_o <= gen1_n8_ccnot2_n2274 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2280_o <= gen1_n8_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2281_o <= gen1_n8_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2282_o <= gen1_n8_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2283_o <= n2281_o & n2282_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n8_cnot2_n2284 <= gen1_n8_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n8_cnot2 : entity work.cnot port map (
    i => n2283_o,
    o => gen1_n8_cnot2_o);
  n2287_o <= gen1_n8_cnot2_n2284 (1);
  n2288_o <= gen1_n8_cnot2_n2284 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2289_o <= gen1_n8_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2290_o <= gen1_n8_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n9_mid1 <= n2689_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n9_mid2 <= n2690_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n9_mid3 <= n2691_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2291_o <= b (9);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2292_o <= c_s (8);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2293_o <= n2291_o & n2292_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2294_o <= w (10);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2295_o <= n2293_o & n2294_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n9_ccnot1_n2296 <= gen1_n9_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n9_ccnot1 : entity work.ccnot port map (
    i => n2295_o,
    o => gen1_n9_ccnot1_o);
  n2299_o <= gen1_n9_ccnot1_n2296 (2);
  n2300_o <= gen1_n9_ccnot1_n2296 (1);
  n2301_o <= gen1_n9_ccnot1_n2296 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2302_o <= a (9);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2303_o <= gen1_n9_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2304_o <= gen1_n9_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2305_o <= n2303_o & n2304_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n9_cnot1_n2306 <= gen1_n9_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n9_cnot1 : entity work.cnot port map (
    i => n2305_o,
    o => gen1_n9_cnot1_o);
  n2309_o <= gen1_n9_cnot1_n2306 (1);
  n2310_o <= gen1_n9_cnot1_n2306 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2311_o <= gen1_n9_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2312_o <= gen1_n9_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2313_o <= gen1_n9_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2314_o <= gen1_n9_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2315_o <= n2313_o & n2314_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2316_o <= gen1_n9_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2317_o <= n2315_o & n2316_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n9_ccnot2_n2318 <= gen1_n9_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n9_ccnot2 : entity work.ccnot port map (
    i => n2317_o,
    o => gen1_n9_ccnot2_o);
  n2321_o <= gen1_n9_ccnot2_n2318 (2);
  n2322_o <= gen1_n9_ccnot2_n2318 (1);
  n2323_o <= gen1_n9_ccnot2_n2318 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2324_o <= gen1_n9_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2325_o <= gen1_n9_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2326_o <= gen1_n9_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2327_o <= n2325_o & n2326_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n9_cnot2_n2328 <= gen1_n9_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n9_cnot2 : entity work.cnot port map (
    i => n2327_o,
    o => gen1_n9_cnot2_o);
  n2331_o <= gen1_n9_cnot2_n2328 (1);
  n2332_o <= gen1_n9_cnot2_n2328 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2333_o <= gen1_n9_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2334_o <= gen1_n9_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n10_mid1 <= n2692_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n10_mid2 <= n2693_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n10_mid3 <= n2694_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2335_o <= b (10);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2336_o <= c_s (9);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2337_o <= n2335_o & n2336_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2338_o <= w (11);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2339_o <= n2337_o & n2338_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n10_ccnot1_n2340 <= gen1_n10_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n10_ccnot1 : entity work.ccnot port map (
    i => n2339_o,
    o => gen1_n10_ccnot1_o);
  n2343_o <= gen1_n10_ccnot1_n2340 (2);
  n2344_o <= gen1_n10_ccnot1_n2340 (1);
  n2345_o <= gen1_n10_ccnot1_n2340 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2346_o <= a (10);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2347_o <= gen1_n10_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2348_o <= gen1_n10_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2349_o <= n2347_o & n2348_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n10_cnot1_n2350 <= gen1_n10_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n10_cnot1 : entity work.cnot port map (
    i => n2349_o,
    o => gen1_n10_cnot1_o);
  n2353_o <= gen1_n10_cnot1_n2350 (1);
  n2354_o <= gen1_n10_cnot1_n2350 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2355_o <= gen1_n10_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2356_o <= gen1_n10_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2357_o <= gen1_n10_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2358_o <= gen1_n10_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2359_o <= n2357_o & n2358_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2360_o <= gen1_n10_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2361_o <= n2359_o & n2360_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n10_ccnot2_n2362 <= gen1_n10_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n10_ccnot2 : entity work.ccnot port map (
    i => n2361_o,
    o => gen1_n10_ccnot2_o);
  n2365_o <= gen1_n10_ccnot2_n2362 (2);
  n2366_o <= gen1_n10_ccnot2_n2362 (1);
  n2367_o <= gen1_n10_ccnot2_n2362 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2368_o <= gen1_n10_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2369_o <= gen1_n10_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2370_o <= gen1_n10_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2371_o <= n2369_o & n2370_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n10_cnot2_n2372 <= gen1_n10_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n10_cnot2 : entity work.cnot port map (
    i => n2371_o,
    o => gen1_n10_cnot2_o);
  n2375_o <= gen1_n10_cnot2_n2372 (1);
  n2376_o <= gen1_n10_cnot2_n2372 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2377_o <= gen1_n10_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2378_o <= gen1_n10_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n11_mid1 <= n2695_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n11_mid2 <= n2696_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n11_mid3 <= n2697_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2379_o <= b (11);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2380_o <= c_s (10);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2381_o <= n2379_o & n2380_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2382_o <= w (12);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2383_o <= n2381_o & n2382_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n11_ccnot1_n2384 <= gen1_n11_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n11_ccnot1 : entity work.ccnot port map (
    i => n2383_o,
    o => gen1_n11_ccnot1_o);
  n2387_o <= gen1_n11_ccnot1_n2384 (2);
  n2388_o <= gen1_n11_ccnot1_n2384 (1);
  n2389_o <= gen1_n11_ccnot1_n2384 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2390_o <= a (11);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2391_o <= gen1_n11_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2392_o <= gen1_n11_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2393_o <= n2391_o & n2392_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n11_cnot1_n2394 <= gen1_n11_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n11_cnot1 : entity work.cnot port map (
    i => n2393_o,
    o => gen1_n11_cnot1_o);
  n2397_o <= gen1_n11_cnot1_n2394 (1);
  n2398_o <= gen1_n11_cnot1_n2394 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2399_o <= gen1_n11_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2400_o <= gen1_n11_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2401_o <= gen1_n11_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2402_o <= gen1_n11_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2403_o <= n2401_o & n2402_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2404_o <= gen1_n11_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2405_o <= n2403_o & n2404_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n11_ccnot2_n2406 <= gen1_n11_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n11_ccnot2 : entity work.ccnot port map (
    i => n2405_o,
    o => gen1_n11_ccnot2_o);
  n2409_o <= gen1_n11_ccnot2_n2406 (2);
  n2410_o <= gen1_n11_ccnot2_n2406 (1);
  n2411_o <= gen1_n11_ccnot2_n2406 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2412_o <= gen1_n11_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2413_o <= gen1_n11_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2414_o <= gen1_n11_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2415_o <= n2413_o & n2414_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n11_cnot2_n2416 <= gen1_n11_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n11_cnot2 : entity work.cnot port map (
    i => n2415_o,
    o => gen1_n11_cnot2_o);
  n2419_o <= gen1_n11_cnot2_n2416 (1);
  n2420_o <= gen1_n11_cnot2_n2416 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2421_o <= gen1_n11_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2422_o <= gen1_n11_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n12_mid1 <= n2698_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n12_mid2 <= n2699_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n12_mid3 <= n2700_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2423_o <= b (12);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2424_o <= c_s (11);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2425_o <= n2423_o & n2424_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2426_o <= w (13);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2427_o <= n2425_o & n2426_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n12_ccnot1_n2428 <= gen1_n12_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n12_ccnot1 : entity work.ccnot port map (
    i => n2427_o,
    o => gen1_n12_ccnot1_o);
  n2431_o <= gen1_n12_ccnot1_n2428 (2);
  n2432_o <= gen1_n12_ccnot1_n2428 (1);
  n2433_o <= gen1_n12_ccnot1_n2428 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2434_o <= a (12);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2435_o <= gen1_n12_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2436_o <= gen1_n12_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2437_o <= n2435_o & n2436_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n12_cnot1_n2438 <= gen1_n12_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n12_cnot1 : entity work.cnot port map (
    i => n2437_o,
    o => gen1_n12_cnot1_o);
  n2441_o <= gen1_n12_cnot1_n2438 (1);
  n2442_o <= gen1_n12_cnot1_n2438 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2443_o <= gen1_n12_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2444_o <= gen1_n12_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2445_o <= gen1_n12_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2446_o <= gen1_n12_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2447_o <= n2445_o & n2446_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2448_o <= gen1_n12_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2449_o <= n2447_o & n2448_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n12_ccnot2_n2450 <= gen1_n12_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n12_ccnot2 : entity work.ccnot port map (
    i => n2449_o,
    o => gen1_n12_ccnot2_o);
  n2453_o <= gen1_n12_ccnot2_n2450 (2);
  n2454_o <= gen1_n12_ccnot2_n2450 (1);
  n2455_o <= gen1_n12_ccnot2_n2450 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2456_o <= gen1_n12_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2457_o <= gen1_n12_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2458_o <= gen1_n12_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2459_o <= n2457_o & n2458_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n12_cnot2_n2460 <= gen1_n12_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n12_cnot2 : entity work.cnot port map (
    i => n2459_o,
    o => gen1_n12_cnot2_o);
  n2463_o <= gen1_n12_cnot2_n2460 (1);
  n2464_o <= gen1_n12_cnot2_n2460 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2465_o <= gen1_n12_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2466_o <= gen1_n12_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n13_mid1 <= n2701_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n13_mid2 <= n2702_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n13_mid3 <= n2703_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2467_o <= b (13);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2468_o <= c_s (12);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2469_o <= n2467_o & n2468_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2470_o <= w (14);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2471_o <= n2469_o & n2470_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n13_ccnot1_n2472 <= gen1_n13_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n13_ccnot1 : entity work.ccnot port map (
    i => n2471_o,
    o => gen1_n13_ccnot1_o);
  n2475_o <= gen1_n13_ccnot1_n2472 (2);
  n2476_o <= gen1_n13_ccnot1_n2472 (1);
  n2477_o <= gen1_n13_ccnot1_n2472 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2478_o <= a (13);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2479_o <= gen1_n13_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2480_o <= gen1_n13_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2481_o <= n2479_o & n2480_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n13_cnot1_n2482 <= gen1_n13_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n13_cnot1 : entity work.cnot port map (
    i => n2481_o,
    o => gen1_n13_cnot1_o);
  n2485_o <= gen1_n13_cnot1_n2482 (1);
  n2486_o <= gen1_n13_cnot1_n2482 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2487_o <= gen1_n13_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2488_o <= gen1_n13_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2489_o <= gen1_n13_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2490_o <= gen1_n13_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2491_o <= n2489_o & n2490_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2492_o <= gen1_n13_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2493_o <= n2491_o & n2492_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n13_ccnot2_n2494 <= gen1_n13_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n13_ccnot2 : entity work.ccnot port map (
    i => n2493_o,
    o => gen1_n13_ccnot2_o);
  n2497_o <= gen1_n13_ccnot2_n2494 (2);
  n2498_o <= gen1_n13_ccnot2_n2494 (1);
  n2499_o <= gen1_n13_ccnot2_n2494 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2500_o <= gen1_n13_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2501_o <= gen1_n13_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2502_o <= gen1_n13_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2503_o <= n2501_o & n2502_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n13_cnot2_n2504 <= gen1_n13_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n13_cnot2 : entity work.cnot port map (
    i => n2503_o,
    o => gen1_n13_cnot2_o);
  n2507_o <= gen1_n13_cnot2_n2504 (1);
  n2508_o <= gen1_n13_cnot2_n2504 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2509_o <= gen1_n13_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2510_o <= gen1_n13_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n14_mid1 <= n2704_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n14_mid2 <= n2705_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n14_mid3 <= n2706_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2511_o <= b (14);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2512_o <= c_s (13);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2513_o <= n2511_o & n2512_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2514_o <= w (15);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2515_o <= n2513_o & n2514_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n14_ccnot1_n2516 <= gen1_n14_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n14_ccnot1 : entity work.ccnot port map (
    i => n2515_o,
    o => gen1_n14_ccnot1_o);
  n2519_o <= gen1_n14_ccnot1_n2516 (2);
  n2520_o <= gen1_n14_ccnot1_n2516 (1);
  n2521_o <= gen1_n14_ccnot1_n2516 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2522_o <= a (14);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2523_o <= gen1_n14_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2524_o <= gen1_n14_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2525_o <= n2523_o & n2524_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n14_cnot1_n2526 <= gen1_n14_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n14_cnot1 : entity work.cnot port map (
    i => n2525_o,
    o => gen1_n14_cnot1_o);
  n2529_o <= gen1_n14_cnot1_n2526 (1);
  n2530_o <= gen1_n14_cnot1_n2526 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2531_o <= gen1_n14_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2532_o <= gen1_n14_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2533_o <= gen1_n14_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2534_o <= gen1_n14_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2535_o <= n2533_o & n2534_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2536_o <= gen1_n14_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2537_o <= n2535_o & n2536_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n14_ccnot2_n2538 <= gen1_n14_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n14_ccnot2 : entity work.ccnot port map (
    i => n2537_o,
    o => gen1_n14_ccnot2_o);
  n2541_o <= gen1_n14_ccnot2_n2538 (2);
  n2542_o <= gen1_n14_ccnot2_n2538 (1);
  n2543_o <= gen1_n14_ccnot2_n2538 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2544_o <= gen1_n14_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2545_o <= gen1_n14_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2546_o <= gen1_n14_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2547_o <= n2545_o & n2546_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n14_cnot2_n2548 <= gen1_n14_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n14_cnot2 : entity work.cnot port map (
    i => n2547_o,
    o => gen1_n14_cnot2_o);
  n2551_o <= gen1_n14_cnot2_n2548 (1);
  n2552_o <= gen1_n14_cnot2_n2548 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2553_o <= gen1_n14_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2554_o <= gen1_n14_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n15_mid1 <= n2707_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n15_mid2 <= n2708_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n15_mid3 <= n2709_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2555_o <= b (15);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2556_o <= c_s (14);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2557_o <= n2555_o & n2556_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2558_o <= w (16);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2559_o <= n2557_o & n2558_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n15_ccnot1_n2560 <= gen1_n15_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n15_ccnot1 : entity work.ccnot port map (
    i => n2559_o,
    o => gen1_n15_ccnot1_o);
  n2563_o <= gen1_n15_ccnot1_n2560 (2);
  n2564_o <= gen1_n15_ccnot1_n2560 (1);
  n2565_o <= gen1_n15_ccnot1_n2560 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2566_o <= a (15);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2567_o <= gen1_n15_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2568_o <= gen1_n15_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2569_o <= n2567_o & n2568_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n15_cnot1_n2570 <= gen1_n15_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n15_cnot1 : entity work.cnot port map (
    i => n2569_o,
    o => gen1_n15_cnot1_o);
  n2573_o <= gen1_n15_cnot1_n2570 (1);
  n2574_o <= gen1_n15_cnot1_n2570 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2575_o <= gen1_n15_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2576_o <= gen1_n15_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2577_o <= gen1_n15_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2578_o <= gen1_n15_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2579_o <= n2577_o & n2578_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2580_o <= gen1_n15_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2581_o <= n2579_o & n2580_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n15_ccnot2_n2582 <= gen1_n15_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n15_ccnot2 : entity work.ccnot port map (
    i => n2581_o,
    o => gen1_n15_ccnot2_o);
  n2585_o <= gen1_n15_ccnot2_n2582 (2);
  n2586_o <= gen1_n15_ccnot2_n2582 (1);
  n2587_o <= gen1_n15_ccnot2_n2582 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2588_o <= gen1_n15_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2589_o <= gen1_n15_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2590_o <= gen1_n15_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2591_o <= n2589_o & n2590_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n15_cnot2_n2592 <= gen1_n15_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n15_cnot2 : entity work.cnot port map (
    i => n2591_o,
    o => gen1_n15_cnot2_o);
  n2595_o <= gen1_n15_cnot2_n2592 (1);
  n2596_o <= gen1_n15_cnot2_n2592 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2597_o <= gen1_n15_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2598_o <= gen1_n15_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n16_mid1 <= n2710_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n16_mid2 <= n2711_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n16_mid3 <= n2712_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n2599_o <= b (16);
  -- vhdl_source/add_scratch.vhdl:69:56
  n2600_o <= c_s (15);
  -- vhdl_source/add_scratch.vhdl:69:51
  n2601_o <= n2599_o & n2600_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n2602_o <= w (17);
  -- vhdl_source/add_scratch.vhdl:69:62
  n2603_o <= n2601_o & n2602_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n16_ccnot1_n2604 <= gen1_n16_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n16_ccnot1 : entity work.ccnot port map (
    i => n2603_o,
    o => gen1_n16_ccnot1_o);
  n2607_o <= gen1_n16_ccnot1_n2604 (2);
  n2608_o <= gen1_n16_ccnot1_n2604 (1);
  n2609_o <= gen1_n16_ccnot1_n2604 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n2610_o <= a (16);
  -- vhdl_source/add_scratch.vhdl:76:48
  n2611_o <= gen1_n16_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n2612_o <= gen1_n16_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n2613_o <= n2611_o & n2612_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n16_cnot1_n2614 <= gen1_n16_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n16_cnot1 : entity work.cnot port map (
    i => n2613_o,
    o => gen1_n16_cnot1_o);
  n2617_o <= gen1_n16_cnot1_n2614 (1);
  n2618_o <= gen1_n16_cnot1_n2614 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n2619_o <= gen1_n16_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n2620_o <= gen1_n16_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n2621_o <= gen1_n16_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n2622_o <= gen1_n16_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n2623_o <= n2621_o & n2622_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n2624_o <= gen1_n16_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n2625_o <= n2623_o & n2624_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n16_ccnot2_n2626 <= gen1_n16_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n16_ccnot2 : entity work.ccnot port map (
    i => n2625_o,
    o => gen1_n16_ccnot2_o);
  n2629_o <= gen1_n16_ccnot2_n2626 (2);
  n2630_o <= gen1_n16_ccnot2_n2626 (1);
  n2631_o <= gen1_n16_ccnot2_n2626 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n2632_o <= gen1_n16_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n2633_o <= gen1_n16_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n2634_o <= gen1_n16_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n2635_o <= n2633_o & n2634_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n16_cnot2_n2636 <= gen1_n16_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n16_cnot2 : entity work.cnot port map (
    i => n2635_o,
    o => gen1_n16_cnot2_o);
  n2639_o <= gen1_n16_cnot2_n2636 (1);
  n2640_o <= gen1_n16_cnot2_n2636 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n2641_o <= gen1_n16_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n2642_o <= gen1_n16_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n2643_o <= b (17);
  -- vhdl_source/add_scratch.vhdl:101:49
  n2644_o <= c_s (16);
  -- vhdl_source/add_scratch.vhdl:101:44
  n2645_o <= n2643_o & n2644_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n2646 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n2645_o,
    o => cnoteb_o);
  n2649_o <= cnoteb_n2646 (1);
  n2650_o <= cnoteb_n2646 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n2651_o <= a (17);
  -- vhdl_source/add_scratch.vhdl:105:44
  n2652_o <= n2651_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n2653 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n2652_o,
    o => cnotea_o);
  n2656_o <= cnotea_n2653 (1);
  n2657_o <= cnotea_n2653 (0);
  n2658_o <= n2656_o & a_s;
  n2659_o <= n2649_o & b_s;
  n2660_o <= n2657_o & s_s;
  n2661_o <= n2639_o & n2595_o & n2551_o & n2507_o & n2463_o & n2419_o & n2375_o & n2331_o & n2287_o & n2243_o & n2199_o & n2155_o & n2111_o & n2067_o & n2023_o & n1979_o & n1936_o;
  n2662_o <= n2641_o & n2597_o & n2553_o & n2509_o & n2465_o & n2421_o & n2377_o & n2333_o & n2289_o & n2245_o & n2201_o & n2157_o & n2113_o & n2069_o & n2025_o & n1981_o & n1937_o;
  n2663_o <= n2640_o & n2596_o & n2552_o & n2508_o & n2464_o & n2420_o & n2376_o & n2332_o & n2288_o & n2244_o & n2200_o & n2156_o & n2112_o & n2068_o & n2024_o & n1980_o & n1929_o;
  n2664_o <= n2642_o & n2598_o & n2554_o & n2510_o & n2466_o & n2422_o & n2378_o & n2334_o & n2290_o & n2246_o & n2202_o & n2158_o & n2114_o & n2070_o & n2026_o & n1982_o & n1938_o;
  n2665_o <= n1949_o & n1948_o & n1947_o & n1950_o;
  n2666_o <= n1960_o & n1958_o & n1957_o & n1959_o;
  n2667_o <= n1971_o & n1970_o & n1972_o & n1969_o;
  n2668_o <= n1993_o & n1992_o & n1991_o & n1994_o;
  n2669_o <= n2004_o & n2002_o & n2001_o & n2003_o;
  n2670_o <= n2015_o & n2014_o & n2016_o & n2013_o;
  n2671_o <= n2037_o & n2036_o & n2035_o & n2038_o;
  n2672_o <= n2048_o & n2046_o & n2045_o & n2047_o;
  n2673_o <= n2059_o & n2058_o & n2060_o & n2057_o;
  n2674_o <= n2081_o & n2080_o & n2079_o & n2082_o;
  n2675_o <= n2092_o & n2090_o & n2089_o & n2091_o;
  n2676_o <= n2103_o & n2102_o & n2104_o & n2101_o;
  n2677_o <= n2125_o & n2124_o & n2123_o & n2126_o;
  n2678_o <= n2136_o & n2134_o & n2133_o & n2135_o;
  n2679_o <= n2147_o & n2146_o & n2148_o & n2145_o;
  n2680_o <= n2169_o & n2168_o & n2167_o & n2170_o;
  n2681_o <= n2180_o & n2178_o & n2177_o & n2179_o;
  n2682_o <= n2191_o & n2190_o & n2192_o & n2189_o;
  n2683_o <= n2213_o & n2212_o & n2211_o & n2214_o;
  n2684_o <= n2224_o & n2222_o & n2221_o & n2223_o;
  n2685_o <= n2235_o & n2234_o & n2236_o & n2233_o;
  n2686_o <= n2257_o & n2256_o & n2255_o & n2258_o;
  n2687_o <= n2268_o & n2266_o & n2265_o & n2267_o;
  n2688_o <= n2279_o & n2278_o & n2280_o & n2277_o;
  n2689_o <= n2301_o & n2300_o & n2299_o & n2302_o;
  n2690_o <= n2312_o & n2310_o & n2309_o & n2311_o;
  n2691_o <= n2323_o & n2322_o & n2324_o & n2321_o;
  n2692_o <= n2345_o & n2344_o & n2343_o & n2346_o;
  n2693_o <= n2356_o & n2354_o & n2353_o & n2355_o;
  n2694_o <= n2367_o & n2366_o & n2368_o & n2365_o;
  n2695_o <= n2389_o & n2388_o & n2387_o & n2390_o;
  n2696_o <= n2400_o & n2398_o & n2397_o & n2399_o;
  n2697_o <= n2411_o & n2410_o & n2412_o & n2409_o;
  n2698_o <= n2433_o & n2432_o & n2431_o & n2434_o;
  n2699_o <= n2444_o & n2442_o & n2441_o & n2443_o;
  n2700_o <= n2455_o & n2454_o & n2456_o & n2453_o;
  n2701_o <= n2477_o & n2476_o & n2475_o & n2478_o;
  n2702_o <= n2488_o & n2486_o & n2485_o & n2487_o;
  n2703_o <= n2499_o & n2498_o & n2500_o & n2497_o;
  n2704_o <= n2521_o & n2520_o & n2519_o & n2522_o;
  n2705_o <= n2532_o & n2530_o & n2529_o & n2531_o;
  n2706_o <= n2543_o & n2542_o & n2544_o & n2541_o;
  n2707_o <= n2565_o & n2564_o & n2563_o & n2566_o;
  n2708_o <= n2576_o & n2574_o & n2573_o & n2575_o;
  n2709_o <= n2587_o & n2586_o & n2588_o & n2585_o;
  n2710_o <= n2609_o & n2608_o & n2607_o & n2610_o;
  n2711_o <= n2620_o & n2618_o & n2617_o & n2619_o;
  n2712_o <= n2631_o & n2630_o & n2632_o & n2629_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_14 is
  port (
    w : in std_logic_vector (32 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (32 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_14;

architecture rtl of cordich_stage_16_14 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (13 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1807_o : std_logic_vector (17 downto 0);
  signal add1_n1808 : std_logic_vector (17 downto 0);
  signal add1_n1809 : std_logic_vector (17 downto 0);
  signal add1_n1810 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1817_o : std_logic;
  signal addsub_n1818 : std_logic;
  signal addsub_n1819 : std_logic_vector (17 downto 0);
  signal addsub_n1820 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1827_o : std_logic;
  signal cnotr1_n1828 : std_logic;
  signal cnotr1_n1829 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1834_o : std_logic;
  signal cnotr2_n1835 : std_logic;
  signal cnotr2_n1836 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1841_o : std_logic;
  signal n1842_o : std_logic_vector (13 downto 0);
  signal gen0_cnotr3_n1843 : std_logic;
  signal gen0_cnotr3_n1844 : std_logic_vector (13 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (13 downto 0);
  signal n1849_o : std_logic_vector (2 downto 0);
  signal n1850_o : std_logic;
  signal n1851_o : std_logic_vector (13 downto 0);
  signal gen0_cnotr4_n1852 : std_logic;
  signal gen0_cnotr4_n1853 : std_logic_vector (13 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (13 downto 0);
  signal n1858_o : std_logic_vector (2 downto 0);
  signal n1859_o : std_logic_vector (13 downto 0);
  signal n1860_o : std_logic_vector (16 downto 0);
  signal n1861_o : std_logic;
  signal gen0_cnotr5_n1862 : std_logic;
  signal gen0_cnotr5_n1863 : std_logic_vector (13 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (13 downto 0);
  signal n1868_o : std_logic_vector (2 downto 0);
  signal n1869_o : std_logic_vector (13 downto 0);
  signal n1870_o : std_logic;
  signal n1871_o : std_logic_vector (15 downto 0);
  signal n1872_o : std_logic_vector (16 downto 0);
  signal add2_n1873 : std_logic_vector (16 downto 0);
  signal add2_n1874 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1879_o : std_logic;
  signal n1880_o : std_logic;
  signal n1881_o : std_logic;
  signal n1882_o : std_logic;
  signal n1883_o : std_logic;
  signal cnotr6_n1884 : std_logic;
  signal cnotr6_n1885 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1890_o : std_logic;
  signal n1891_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1892 : std_logic;
  signal cnotr7_n1893 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1898_o : std_logic;
  signal alut1_n1899 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1902 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1905_o : std_logic_vector (32 downto 0);
  signal n1906_o : std_logic_vector (16 downto 0);
  signal n1907_o : std_logic_vector (17 downto 0);
  signal n1908_o : std_logic_vector (17 downto 0);
  signal n1909_o : std_logic_vector (17 downto 0);
  signal n1910_o : std_logic_vector (5 downto 0);
begin
  g <= n1905_o;
  a_out <= add2_n1874;
  c_out <= n1906_o;
  x_out <= add1_n1810;
  y_out <= addsub_n1820;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1808; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1907_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1908_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1829; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1809; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1836; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1909_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1910_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1899; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1885; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1873; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1902; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1853; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1872_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1807_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1808 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1809 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1810 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1807_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1817_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1818 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1819 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1820 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1817_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n1827_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1828 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1829 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1827_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1834_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1835 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1836 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1834_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n1841_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n1842_o <= w (32 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n1843 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n1844 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_14 port map (
    ctrl => n1841_o,
    i => n1842_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n1849_o <= y (16 downto 14);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n1850_o <= y_4 (3);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n1851_o <= y_4 (17 downto 4);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n1852 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n1853 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_14 port map (
    ctrl => n1850_o,
    i => n1851_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n1858_o <= y_4 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n1859_o <= y (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n1860_o <= n1858_o & n1859_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n1861_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n1862 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n1863 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_14 port map (
    ctrl => n1861_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n1868_o <= x_1 (16 downto 14);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n1869_o <= x_1 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n1870_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n1871_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n1872_o <= n1870_o & n1871_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n1873 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n1874 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n1879_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n1880_o <= not n1879_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n1881_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1882_o <= not n1881_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n1883_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n1884 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n1885 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1883_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n1890_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n1891_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n1892 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n1893 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1890_o,
    i => n1891_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n1898_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n1899 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_14 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n1902 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_14 port map (
    i => c_3,
    o => alut2_o);
  n1905_o <= n1869_o & addsub_n1819 & cnotr7_n1892;
  n1906_o <= cnotr7_n1893 & n1898_o;
  n1907_o <= gen0_cnotr5_n1863 & gen0_cnotr5_n1862 & n1868_o;
  n1908_o <= gen0_cnotr3_n1844 & gen0_cnotr3_n1843 & n1849_o;
  n1909_o <= gen0_cnotr4_n1852 & n1860_o;
  n1910_o <= addsub_n1818 & n1882_o & cnotr6_n1884 & n1880_o & cnotr2_n1835 & cnotr1_n1828;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_13 is
  port (
    w : in std_logic_vector (31 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (31 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_13;

architecture rtl of cordich_stage_16_13 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (12 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1697_o : std_logic_vector (17 downto 0);
  signal add1_n1698 : std_logic_vector (17 downto 0);
  signal add1_n1699 : std_logic_vector (17 downto 0);
  signal add1_n1700 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1707_o : std_logic;
  signal addsub_n1708 : std_logic;
  signal addsub_n1709 : std_logic_vector (17 downto 0);
  signal addsub_n1710 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1717_o : std_logic;
  signal cnotr1_n1718 : std_logic;
  signal cnotr1_n1719 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1724_o : std_logic;
  signal cnotr2_n1725 : std_logic;
  signal cnotr2_n1726 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1731_o : std_logic;
  signal n1732_o : std_logic_vector (12 downto 0);
  signal gen0_cnotr3_n1733 : std_logic;
  signal gen0_cnotr3_n1734 : std_logic_vector (12 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (12 downto 0);
  signal n1739_o : std_logic_vector (3 downto 0);
  signal n1740_o : std_logic;
  signal n1741_o : std_logic_vector (12 downto 0);
  signal gen0_cnotr4_n1742 : std_logic;
  signal gen0_cnotr4_n1743 : std_logic_vector (12 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (12 downto 0);
  signal n1748_o : std_logic_vector (3 downto 0);
  signal n1749_o : std_logic_vector (12 downto 0);
  signal n1750_o : std_logic_vector (16 downto 0);
  signal n1751_o : std_logic;
  signal gen0_cnotr5_n1752 : std_logic;
  signal gen0_cnotr5_n1753 : std_logic_vector (12 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (12 downto 0);
  signal n1758_o : std_logic_vector (3 downto 0);
  signal n1759_o : std_logic_vector (12 downto 0);
  signal n1760_o : std_logic;
  signal n1761_o : std_logic_vector (15 downto 0);
  signal n1762_o : std_logic_vector (16 downto 0);
  signal add2_n1763 : std_logic_vector (16 downto 0);
  signal add2_n1764 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal cnotr6_n1774 : std_logic;
  signal cnotr6_n1775 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1780_o : std_logic;
  signal n1781_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1782 : std_logic;
  signal cnotr7_n1783 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1788_o : std_logic;
  signal alut1_n1789 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1792 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1795_o : std_logic_vector (31 downto 0);
  signal n1796_o : std_logic_vector (16 downto 0);
  signal n1797_o : std_logic_vector (17 downto 0);
  signal n1798_o : std_logic_vector (17 downto 0);
  signal n1799_o : std_logic_vector (17 downto 0);
  signal n1800_o : std_logic_vector (5 downto 0);
begin
  g <= n1795_o;
  a_out <= add2_n1764;
  c_out <= n1796_o;
  x_out <= add1_n1700;
  y_out <= addsub_n1710;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1698; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1797_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1798_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1719; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1699; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1726; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1799_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1800_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1789; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1775; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1763; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1792; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1743; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1762_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1697_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1698 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1699 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1700 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1697_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1707_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1708 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1709 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1710 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1707_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n1717_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1718 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1719 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1717_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1724_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1725 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1726 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1724_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n1731_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n1732_o <= w (31 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n1733 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n1734 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_13 port map (
    ctrl => n1731_o,
    i => n1732_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n1739_o <= y (16 downto 13);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n1740_o <= y_4 (4);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n1741_o <= y_4 (17 downto 5);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n1742 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n1743 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_13 port map (
    ctrl => n1740_o,
    i => n1741_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n1748_o <= y_4 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n1749_o <= y (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n1750_o <= n1748_o & n1749_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n1751_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n1752 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n1753 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_13 port map (
    ctrl => n1751_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n1758_o <= x_1 (16 downto 13);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n1759_o <= x_1 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n1760_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n1761_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n1762_o <= n1760_o & n1761_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n1763 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n1764 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n1769_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n1770_o <= not n1769_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n1771_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1772_o <= not n1771_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n1773_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n1774 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n1775 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1773_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n1780_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n1781_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n1782 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n1783 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1780_o,
    i => n1781_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n1788_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n1789 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_13 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n1792 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_13 port map (
    i => c_3,
    o => alut2_o);
  n1795_o <= n1759_o & addsub_n1709 & cnotr7_n1782;
  n1796_o <= cnotr7_n1783 & n1788_o;
  n1797_o <= gen0_cnotr5_n1753 & gen0_cnotr5_n1752 & n1758_o;
  n1798_o <= gen0_cnotr3_n1734 & gen0_cnotr3_n1733 & n1739_o;
  n1799_o <= gen0_cnotr4_n1742 & n1750_o;
  n1800_o <= addsub_n1708 & n1772_o & cnotr6_n1774 & n1770_o & cnotr2_n1725 & cnotr1_n1718;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_12 is
  port (
    w : in std_logic_vector (30 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (30 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_12;

architecture rtl of cordich_stage_16_12 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (11 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1587_o : std_logic_vector (17 downto 0);
  signal add1_n1588 : std_logic_vector (17 downto 0);
  signal add1_n1589 : std_logic_vector (17 downto 0);
  signal add1_n1590 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1597_o : std_logic;
  signal addsub_n1598 : std_logic;
  signal addsub_n1599 : std_logic_vector (17 downto 0);
  signal addsub_n1600 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1607_o : std_logic;
  signal cnotr1_n1608 : std_logic;
  signal cnotr1_n1609 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1614_o : std_logic;
  signal cnotr2_n1615 : std_logic;
  signal cnotr2_n1616 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1621_o : std_logic;
  signal n1622_o : std_logic_vector (11 downto 0);
  signal gen0_cnotr3_n1623 : std_logic;
  signal gen0_cnotr3_n1624 : std_logic_vector (11 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (11 downto 0);
  signal n1629_o : std_logic_vector (4 downto 0);
  signal n1630_o : std_logic;
  signal n1631_o : std_logic_vector (11 downto 0);
  signal gen0_cnotr4_n1632 : std_logic;
  signal gen0_cnotr4_n1633 : std_logic_vector (11 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (11 downto 0);
  signal n1638_o : std_logic_vector (4 downto 0);
  signal n1639_o : std_logic_vector (11 downto 0);
  signal n1640_o : std_logic_vector (16 downto 0);
  signal n1641_o : std_logic;
  signal gen0_cnotr5_n1642 : std_logic;
  signal gen0_cnotr5_n1643 : std_logic_vector (11 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (11 downto 0);
  signal n1648_o : std_logic_vector (4 downto 0);
  signal n1649_o : std_logic_vector (11 downto 0);
  signal n1650_o : std_logic;
  signal n1651_o : std_logic_vector (15 downto 0);
  signal n1652_o : std_logic_vector (16 downto 0);
  signal add2_n1653 : std_logic_vector (16 downto 0);
  signal add2_n1654 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1659_o : std_logic;
  signal n1660_o : std_logic;
  signal n1661_o : std_logic;
  signal n1662_o : std_logic;
  signal n1663_o : std_logic;
  signal cnotr6_n1664 : std_logic;
  signal cnotr6_n1665 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1670_o : std_logic;
  signal n1671_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1672 : std_logic;
  signal cnotr7_n1673 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1678_o : std_logic;
  signal alut1_n1679 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1682 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1685_o : std_logic_vector (30 downto 0);
  signal n1686_o : std_logic_vector (16 downto 0);
  signal n1687_o : std_logic_vector (17 downto 0);
  signal n1688_o : std_logic_vector (17 downto 0);
  signal n1689_o : std_logic_vector (17 downto 0);
  signal n1690_o : std_logic_vector (5 downto 0);
begin
  g <= n1685_o;
  a_out <= add2_n1654;
  c_out <= n1686_o;
  x_out <= add1_n1590;
  y_out <= addsub_n1600;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1588; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1687_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1688_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1609; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1589; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1616; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1689_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1690_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1679; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1665; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1653; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1682; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1633; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1652_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1587_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1588 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1589 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1590 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1587_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1597_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1598 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1599 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1600 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1597_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n1607_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1608 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1609 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1607_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1614_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1615 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1616 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1614_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n1621_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n1622_o <= w (30 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n1623 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n1624 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_12 port map (
    ctrl => n1621_o,
    i => n1622_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n1629_o <= y (16 downto 12);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n1630_o <= y_4 (5);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n1631_o <= y_4 (17 downto 6);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n1632 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n1633 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_12 port map (
    ctrl => n1630_o,
    i => n1631_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n1638_o <= y_4 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n1639_o <= y (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n1640_o <= n1638_o & n1639_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n1641_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n1642 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n1643 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_12 port map (
    ctrl => n1641_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n1648_o <= x_1 (16 downto 12);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n1649_o <= x_1 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n1650_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n1651_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n1652_o <= n1650_o & n1651_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n1653 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n1654 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n1659_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n1660_o <= not n1659_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n1661_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1662_o <= not n1661_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n1663_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n1664 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n1665 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1663_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n1670_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n1671_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n1672 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n1673 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1670_o,
    i => n1671_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n1678_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n1679 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_12 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n1682 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_12 port map (
    i => c_3,
    o => alut2_o);
  n1685_o <= n1649_o & addsub_n1599 & cnotr7_n1672;
  n1686_o <= cnotr7_n1673 & n1678_o;
  n1687_o <= gen0_cnotr5_n1643 & gen0_cnotr5_n1642 & n1648_o;
  n1688_o <= gen0_cnotr3_n1624 & gen0_cnotr3_n1623 & n1629_o;
  n1689_o <= gen0_cnotr4_n1632 & n1640_o;
  n1690_o <= addsub_n1598 & n1662_o & cnotr6_n1664 & n1660_o & cnotr2_n1615 & cnotr1_n1608;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_11 is
  port (
    w : in std_logic_vector (29 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (29 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_11;

architecture rtl of cordich_stage_16_11 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (10 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1477_o : std_logic_vector (17 downto 0);
  signal add1_n1478 : std_logic_vector (17 downto 0);
  signal add1_n1479 : std_logic_vector (17 downto 0);
  signal add1_n1480 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1487_o : std_logic;
  signal addsub_n1488 : std_logic;
  signal addsub_n1489 : std_logic_vector (17 downto 0);
  signal addsub_n1490 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1497_o : std_logic;
  signal cnotr1_n1498 : std_logic;
  signal cnotr1_n1499 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1504_o : std_logic;
  signal cnotr2_n1505 : std_logic;
  signal cnotr2_n1506 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1511_o : std_logic;
  signal n1512_o : std_logic_vector (10 downto 0);
  signal gen0_cnotr3_n1513 : std_logic;
  signal gen0_cnotr3_n1514 : std_logic_vector (10 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (10 downto 0);
  signal n1519_o : std_logic_vector (5 downto 0);
  signal n1520_o : std_logic;
  signal n1521_o : std_logic_vector (10 downto 0);
  signal gen0_cnotr4_n1522 : std_logic;
  signal gen0_cnotr4_n1523 : std_logic_vector (10 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (10 downto 0);
  signal n1528_o : std_logic_vector (5 downto 0);
  signal n1529_o : std_logic_vector (10 downto 0);
  signal n1530_o : std_logic_vector (16 downto 0);
  signal n1531_o : std_logic;
  signal gen0_cnotr5_n1532 : std_logic;
  signal gen0_cnotr5_n1533 : std_logic_vector (10 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (10 downto 0);
  signal n1538_o : std_logic_vector (5 downto 0);
  signal n1539_o : std_logic_vector (10 downto 0);
  signal n1540_o : std_logic;
  signal n1541_o : std_logic_vector (15 downto 0);
  signal n1542_o : std_logic_vector (16 downto 0);
  signal add2_n1543 : std_logic_vector (16 downto 0);
  signal add2_n1544 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1549_o : std_logic;
  signal n1550_o : std_logic;
  signal n1551_o : std_logic;
  signal n1552_o : std_logic;
  signal n1553_o : std_logic;
  signal cnotr6_n1554 : std_logic;
  signal cnotr6_n1555 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1560_o : std_logic;
  signal n1561_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1562 : std_logic;
  signal cnotr7_n1563 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1568_o : std_logic;
  signal alut1_n1569 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1572 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1575_o : std_logic_vector (29 downto 0);
  signal n1576_o : std_logic_vector (16 downto 0);
  signal n1577_o : std_logic_vector (17 downto 0);
  signal n1578_o : std_logic_vector (17 downto 0);
  signal n1579_o : std_logic_vector (17 downto 0);
  signal n1580_o : std_logic_vector (5 downto 0);
begin
  g <= n1575_o;
  a_out <= add2_n1544;
  c_out <= n1576_o;
  x_out <= add1_n1480;
  y_out <= addsub_n1490;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1478; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1577_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1578_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1499; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1479; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1506; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1579_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1580_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1569; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1555; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1543; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1572; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1523; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1542_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1477_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1478 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1479 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1480 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1477_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1487_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1488 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1489 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1490 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1487_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n1497_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1498 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1499 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1497_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1504_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1505 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1506 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1504_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n1511_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n1512_o <= w (29 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n1513 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n1514 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_11 port map (
    ctrl => n1511_o,
    i => n1512_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n1519_o <= y (16 downto 11);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n1520_o <= y_4 (6);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n1521_o <= y_4 (17 downto 7);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n1522 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n1523 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_11 port map (
    ctrl => n1520_o,
    i => n1521_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n1528_o <= y_4 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n1529_o <= y (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n1530_o <= n1528_o & n1529_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n1531_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n1532 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n1533 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_11 port map (
    ctrl => n1531_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n1538_o <= x_1 (16 downto 11);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n1539_o <= x_1 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n1540_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n1541_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n1542_o <= n1540_o & n1541_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n1543 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n1544 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n1549_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n1550_o <= not n1549_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n1551_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1552_o <= not n1551_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n1553_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n1554 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n1555 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1553_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n1560_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n1561_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n1562 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n1563 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1560_o,
    i => n1561_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n1568_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n1569 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_11 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n1572 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_11 port map (
    i => c_3,
    o => alut2_o);
  n1575_o <= n1539_o & addsub_n1489 & cnotr7_n1562;
  n1576_o <= cnotr7_n1563 & n1568_o;
  n1577_o <= gen0_cnotr5_n1533 & gen0_cnotr5_n1532 & n1538_o;
  n1578_o <= gen0_cnotr3_n1514 & gen0_cnotr3_n1513 & n1519_o;
  n1579_o <= gen0_cnotr4_n1522 & n1530_o;
  n1580_o <= addsub_n1488 & n1552_o & cnotr6_n1554 & n1550_o & cnotr2_n1505 & cnotr1_n1498;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_10 is
  port (
    w : in std_logic_vector (28 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (28 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_10;

architecture rtl of cordich_stage_16_10 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (9 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1367_o : std_logic_vector (17 downto 0);
  signal add1_n1368 : std_logic_vector (17 downto 0);
  signal add1_n1369 : std_logic_vector (17 downto 0);
  signal add1_n1370 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1377_o : std_logic;
  signal addsub_n1378 : std_logic;
  signal addsub_n1379 : std_logic_vector (17 downto 0);
  signal addsub_n1380 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1387_o : std_logic;
  signal cnotr1_n1388 : std_logic;
  signal cnotr1_n1389 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1394_o : std_logic;
  signal cnotr2_n1395 : std_logic;
  signal cnotr2_n1396 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1401_o : std_logic;
  signal n1402_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_n1403 : std_logic;
  signal gen0_cnotr3_n1404 : std_logic_vector (9 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (9 downto 0);
  signal n1409_o : std_logic_vector (6 downto 0);
  signal n1410_o : std_logic;
  signal n1411_o : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_n1412 : std_logic;
  signal gen0_cnotr4_n1413 : std_logic_vector (9 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (9 downto 0);
  signal n1418_o : std_logic_vector (6 downto 0);
  signal n1419_o : std_logic_vector (9 downto 0);
  signal n1420_o : std_logic_vector (16 downto 0);
  signal n1421_o : std_logic;
  signal gen0_cnotr5_n1422 : std_logic;
  signal gen0_cnotr5_n1423 : std_logic_vector (9 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (9 downto 0);
  signal n1428_o : std_logic_vector (6 downto 0);
  signal n1429_o : std_logic_vector (9 downto 0);
  signal n1430_o : std_logic;
  signal n1431_o : std_logic_vector (15 downto 0);
  signal n1432_o : std_logic_vector (16 downto 0);
  signal add2_n1433 : std_logic_vector (16 downto 0);
  signal add2_n1434 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1439_o : std_logic;
  signal n1440_o : std_logic;
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal cnotr6_n1444 : std_logic;
  signal cnotr6_n1445 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1450_o : std_logic;
  signal n1451_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1452 : std_logic;
  signal cnotr7_n1453 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1458_o : std_logic;
  signal alut1_n1459 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1462 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1465_o : std_logic_vector (28 downto 0);
  signal n1466_o : std_logic_vector (16 downto 0);
  signal n1467_o : std_logic_vector (17 downto 0);
  signal n1468_o : std_logic_vector (17 downto 0);
  signal n1469_o : std_logic_vector (17 downto 0);
  signal n1470_o : std_logic_vector (5 downto 0);
begin
  g <= n1465_o;
  a_out <= add2_n1434;
  c_out <= n1466_o;
  x_out <= add1_n1370;
  y_out <= addsub_n1380;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1368; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1467_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1468_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1389; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1369; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1396; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1469_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1470_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1459; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1445; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1433; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1462; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1413; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1432_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1367_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1368 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1369 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1370 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1367_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1377_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1378 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1379 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1380 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1377_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n1387_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1388 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1389 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1387_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1394_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1395 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1396 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1394_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n1401_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n1402_o <= w (28 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n1403 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n1404 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_10 port map (
    ctrl => n1401_o,
    i => n1402_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n1409_o <= y (16 downto 10);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n1410_o <= y_4 (7);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n1411_o <= y_4 (17 downto 8);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n1412 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n1413 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_10 port map (
    ctrl => n1410_o,
    i => n1411_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n1418_o <= y_4 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n1419_o <= y (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n1420_o <= n1418_o & n1419_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n1421_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n1422 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n1423 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_10 port map (
    ctrl => n1421_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n1428_o <= x_1 (16 downto 10);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n1429_o <= x_1 (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n1430_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n1431_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n1432_o <= n1430_o & n1431_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n1433 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n1434 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n1439_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n1440_o <= not n1439_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n1441_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1442_o <= not n1441_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n1443_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n1444 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n1445 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1443_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n1450_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n1451_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n1452 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n1453 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1450_o,
    i => n1451_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n1458_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n1459 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_10 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n1462 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_10 port map (
    i => c_3,
    o => alut2_o);
  n1465_o <= n1429_o & addsub_n1379 & cnotr7_n1452;
  n1466_o <= cnotr7_n1453 & n1458_o;
  n1467_o <= gen0_cnotr5_n1423 & gen0_cnotr5_n1422 & n1428_o;
  n1468_o <= gen0_cnotr3_n1404 & gen0_cnotr3_n1403 & n1409_o;
  n1469_o <= gen0_cnotr4_n1412 & n1420_o;
  n1470_o <= addsub_n1378 & n1442_o & cnotr6_n1444 & n1440_o & cnotr2_n1395 & cnotr1_n1388;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_9 is
  port (
    w : in std_logic_vector (27 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (27 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_9;

architecture rtl of cordich_stage_16_9 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (8 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1257_o : std_logic_vector (17 downto 0);
  signal add1_n1258 : std_logic_vector (17 downto 0);
  signal add1_n1259 : std_logic_vector (17 downto 0);
  signal add1_n1260 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1267_o : std_logic;
  signal addsub_n1268 : std_logic;
  signal addsub_n1269 : std_logic_vector (17 downto 0);
  signal addsub_n1270 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1277_o : std_logic;
  signal cnotr1_n1278 : std_logic;
  signal cnotr1_n1279 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1284_o : std_logic;
  signal cnotr2_n1285 : std_logic;
  signal cnotr2_n1286 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1291_o : std_logic;
  signal n1292_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_n1293 : std_logic;
  signal gen0_cnotr3_n1294 : std_logic_vector (8 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (8 downto 0);
  signal n1299_o : std_logic_vector (7 downto 0);
  signal n1300_o : std_logic;
  signal n1301_o : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_n1302 : std_logic;
  signal gen0_cnotr4_n1303 : std_logic_vector (8 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (8 downto 0);
  signal n1308_o : std_logic_vector (7 downto 0);
  signal n1309_o : std_logic_vector (8 downto 0);
  signal n1310_o : std_logic_vector (16 downto 0);
  signal n1311_o : std_logic;
  signal gen0_cnotr5_n1312 : std_logic;
  signal gen0_cnotr5_n1313 : std_logic_vector (8 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (8 downto 0);
  signal n1318_o : std_logic_vector (7 downto 0);
  signal n1319_o : std_logic_vector (8 downto 0);
  signal n1320_o : std_logic;
  signal n1321_o : std_logic_vector (15 downto 0);
  signal n1322_o : std_logic_vector (16 downto 0);
  signal add2_n1323 : std_logic_vector (16 downto 0);
  signal add2_n1324 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1329_o : std_logic;
  signal n1330_o : std_logic;
  signal n1331_o : std_logic;
  signal n1332_o : std_logic;
  signal n1333_o : std_logic;
  signal cnotr6_n1334 : std_logic;
  signal cnotr6_n1335 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1340_o : std_logic;
  signal n1341_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1342 : std_logic;
  signal cnotr7_n1343 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1348_o : std_logic;
  signal alut1_n1349 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1352 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1355_o : std_logic_vector (27 downto 0);
  signal n1356_o : std_logic_vector (16 downto 0);
  signal n1357_o : std_logic_vector (17 downto 0);
  signal n1358_o : std_logic_vector (17 downto 0);
  signal n1359_o : std_logic_vector (17 downto 0);
  signal n1360_o : std_logic_vector (5 downto 0);
begin
  g <= n1355_o;
  a_out <= add2_n1324;
  c_out <= n1356_o;
  x_out <= add1_n1260;
  y_out <= addsub_n1270;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1258; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1357_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1358_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1279; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1259; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1286; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1359_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1360_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1349; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1335; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1323; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1352; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1303; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1322_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1257_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1258 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1259 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1260 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1257_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1267_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1268 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1269 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1270 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1267_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n1277_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1278 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1279 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1277_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1284_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1285 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1286 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1284_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n1291_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n1292_o <= w (27 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n1293 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n1294 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_9 port map (
    ctrl => n1291_o,
    i => n1292_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n1299_o <= y (16 downto 9);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n1300_o <= y_4 (8);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n1301_o <= y_4 (17 downto 9);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n1302 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n1303 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_9 port map (
    ctrl => n1300_o,
    i => n1301_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n1308_o <= y_4 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n1309_o <= y (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n1310_o <= n1308_o & n1309_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n1311_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n1312 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n1313 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_9 port map (
    ctrl => n1311_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n1318_o <= x_1 (16 downto 9);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n1319_o <= x_1 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n1320_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n1321_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n1322_o <= n1320_o & n1321_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n1323 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n1324 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n1329_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n1330_o <= not n1329_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n1331_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1332_o <= not n1331_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n1333_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n1334 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n1335 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1333_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n1340_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n1341_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n1342 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n1343 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1340_o,
    i => n1341_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n1348_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n1349 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_9 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n1352 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_9 port map (
    i => c_3,
    o => alut2_o);
  n1355_o <= n1319_o & addsub_n1269 & cnotr7_n1342;
  n1356_o <= cnotr7_n1343 & n1348_o;
  n1357_o <= gen0_cnotr5_n1313 & gen0_cnotr5_n1312 & n1318_o;
  n1358_o <= gen0_cnotr3_n1294 & gen0_cnotr3_n1293 & n1299_o;
  n1359_o <= gen0_cnotr4_n1302 & n1310_o;
  n1360_o <= addsub_n1268 & n1332_o & cnotr6_n1334 & n1330_o & cnotr2_n1285 & cnotr1_n1278;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_8 is
  port (
    w : in std_logic_vector (26 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (26 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_8;

architecture rtl of cordich_stage_16_8 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1147_o : std_logic_vector (17 downto 0);
  signal add1_n1148 : std_logic_vector (17 downto 0);
  signal add1_n1149 : std_logic_vector (17 downto 0);
  signal add1_n1150 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1157_o : std_logic;
  signal addsub_n1158 : std_logic;
  signal addsub_n1159 : std_logic_vector (17 downto 0);
  signal addsub_n1160 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1167_o : std_logic;
  signal cnotr1_n1168 : std_logic;
  signal cnotr1_n1169 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1174_o : std_logic;
  signal cnotr2_n1175 : std_logic;
  signal cnotr2_n1176 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1181_o : std_logic;
  signal n1182_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1183 : std_logic;
  signal gen0_cnotr3_n1184 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1189_o : std_logic_vector (8 downto 0);
  signal n1190_o : std_logic;
  signal n1191_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1192 : std_logic;
  signal gen0_cnotr4_n1193 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1198_o : std_logic_vector (8 downto 0);
  signal n1199_o : std_logic_vector (7 downto 0);
  signal n1200_o : std_logic_vector (16 downto 0);
  signal n1201_o : std_logic;
  signal gen0_cnotr5_n1202 : std_logic;
  signal gen0_cnotr5_n1203 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1208_o : std_logic_vector (8 downto 0);
  signal n1209_o : std_logic_vector (7 downto 0);
  signal n1210_o : std_logic;
  signal n1211_o : std_logic_vector (15 downto 0);
  signal n1212_o : std_logic_vector (16 downto 0);
  signal add2_n1213 : std_logic_vector (16 downto 0);
  signal add2_n1214 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic;
  signal n1222_o : std_logic;
  signal n1223_o : std_logic;
  signal cnotr6_n1224 : std_logic;
  signal cnotr6_n1225 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1230_o : std_logic;
  signal n1231_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1232 : std_logic;
  signal cnotr7_n1233 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1238_o : std_logic;
  signal alut1_n1239 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1242 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1245_o : std_logic_vector (26 downto 0);
  signal n1246_o : std_logic_vector (16 downto 0);
  signal n1247_o : std_logic_vector (17 downto 0);
  signal n1248_o : std_logic_vector (17 downto 0);
  signal n1249_o : std_logic_vector (17 downto 0);
  signal n1250_o : std_logic_vector (5 downto 0);
begin
  g <= n1245_o;
  a_out <= add2_n1214;
  c_out <= n1246_o;
  x_out <= add1_n1150;
  y_out <= addsub_n1160;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1148; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1247_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1248_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1169; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1149; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1176; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1249_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1250_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1239; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1225; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1213; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1242; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1193; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1212_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1147_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1148 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1149 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1150 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1147_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1157_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1158 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1159 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1160 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1157_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n1167_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1168 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1169 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1167_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1174_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1175 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1176 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1174_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n1181_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n1182_o <= w (26 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n1183 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n1184 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1181_o,
    i => n1182_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n1189_o <= y (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n1190_o <= y_4 (9);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n1191_o <= y_4 (17 downto 10);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n1192 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n1193 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1190_o,
    i => n1191_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n1198_o <= y_4 (8 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n1199_o <= y (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n1200_o <= n1198_o & n1199_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n1201_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n1202 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n1203 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1201_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n1208_o <= x_1 (16 downto 8);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n1209_o <= x_1 (7 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n1210_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n1211_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n1212_o <= n1210_o & n1211_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n1213 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n1214 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n1219_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n1220_o <= not n1219_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n1221_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1222_o <= not n1221_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n1223_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n1224 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n1225 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1223_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n1230_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n1231_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n1232 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n1233 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1230_o,
    i => n1231_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n1238_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n1239 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n1242 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_8 port map (
    i => c_3,
    o => alut2_o);
  n1245_o <= n1209_o & addsub_n1159 & cnotr7_n1232;
  n1246_o <= cnotr7_n1233 & n1238_o;
  n1247_o <= gen0_cnotr5_n1203 & gen0_cnotr5_n1202 & n1208_o;
  n1248_o <= gen0_cnotr3_n1184 & gen0_cnotr3_n1183 & n1189_o;
  n1249_o <= gen0_cnotr4_n1192 & n1200_o;
  n1250_o <= addsub_n1158 & n1222_o & cnotr6_n1224 & n1220_o & cnotr2_n1175 & cnotr1_n1168;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_7 is
  port (
    w : in std_logic_vector (25 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (25 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_7;

architecture rtl of cordich_stage_16_7 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n1037_o : std_logic_vector (17 downto 0);
  signal add1_n1038 : std_logic_vector (17 downto 0);
  signal add1_n1039 : std_logic_vector (17 downto 0);
  signal add1_n1040 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n1047_o : std_logic;
  signal addsub_n1048 : std_logic;
  signal addsub_n1049 : std_logic_vector (17 downto 0);
  signal addsub_n1050 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n1057_o : std_logic;
  signal cnotr1_n1058 : std_logic;
  signal cnotr1_n1059 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n1064_o : std_logic;
  signal cnotr2_n1065 : std_logic;
  signal cnotr2_n1066 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n1071_o : std_logic;
  signal n1072_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n1073 : std_logic;
  signal gen0_cnotr3_n1074 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n1079_o : std_logic_vector (9 downto 0);
  signal n1080_o : std_logic;
  signal n1081_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n1082 : std_logic;
  signal gen0_cnotr4_n1083 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n1088_o : std_logic_vector (9 downto 0);
  signal n1089_o : std_logic_vector (6 downto 0);
  signal n1090_o : std_logic_vector (16 downto 0);
  signal n1091_o : std_logic;
  signal gen0_cnotr5_n1092 : std_logic;
  signal gen0_cnotr5_n1093 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n1098_o : std_logic_vector (9 downto 0);
  signal n1099_o : std_logic_vector (6 downto 0);
  signal n1100_o : std_logic;
  signal n1101_o : std_logic_vector (15 downto 0);
  signal n1102_o : std_logic_vector (16 downto 0);
  signal add2_n1103 : std_logic_vector (16 downto 0);
  signal add2_n1104 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n1109_o : std_logic;
  signal n1110_o : std_logic;
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic;
  signal cnotr6_n1114 : std_logic;
  signal cnotr6_n1115 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1120_o : std_logic;
  signal n1121_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1122 : std_logic;
  signal cnotr7_n1123 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1128_o : std_logic;
  signal alut1_n1129 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1132 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1135_o : std_logic_vector (25 downto 0);
  signal n1136_o : std_logic_vector (16 downto 0);
  signal n1137_o : std_logic_vector (17 downto 0);
  signal n1138_o : std_logic_vector (17 downto 0);
  signal n1139_o : std_logic_vector (17 downto 0);
  signal n1140_o : std_logic_vector (5 downto 0);
begin
  g <= n1135_o;
  a_out <= add2_n1104;
  c_out <= n1136_o;
  x_out <= add1_n1040;
  y_out <= addsub_n1050;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n1038; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1137_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1138_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n1059; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n1039; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n1066; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1139_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1140_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1129; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1115; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n1103; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1132; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1083; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n1102_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n1037_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n1038 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n1039 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n1040 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n1037_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n1047_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n1048 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n1049 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n1050 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n1047_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n1057_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n1058 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n1059 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n1057_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n1064_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n1065 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n1066 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n1064_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n1071_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n1072_o <= w (25 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n1073 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n1074 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n1071_o,
    i => n1072_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n1079_o <= y (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n1080_o <= y_4 (10);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n1081_o <= y_4 (17 downto 11);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n1082 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n1083 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n1080_o,
    i => n1081_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n1088_o <= y_4 (9 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n1089_o <= y (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n1090_o <= n1088_o & n1089_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n1091_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n1092 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n1093 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n1091_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n1098_o <= x_1 (16 downto 7);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n1099_o <= x_1 (6 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n1100_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n1101_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n1102_o <= n1100_o & n1101_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n1103 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n1104 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n1109_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n1110_o <= not n1109_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n1111_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1112_o <= not n1111_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n1113_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n1114 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n1115 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1113_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n1120_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n1121_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n1122 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n1123 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1120_o,
    i => n1121_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n1128_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n1129 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n1132 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_7 port map (
    i => c_3,
    o => alut2_o);
  n1135_o <= n1099_o & addsub_n1049 & cnotr7_n1122;
  n1136_o <= cnotr7_n1123 & n1128_o;
  n1137_o <= gen0_cnotr5_n1093 & gen0_cnotr5_n1092 & n1098_o;
  n1138_o <= gen0_cnotr3_n1074 & gen0_cnotr3_n1073 & n1079_o;
  n1139_o <= gen0_cnotr4_n1082 & n1090_o;
  n1140_o <= addsub_n1048 & n1112_o & cnotr6_n1114 & n1110_o & cnotr2_n1065 & cnotr1_n1058;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_6 is
  port (
    w : in std_logic_vector (24 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (24 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_6;

architecture rtl of cordich_stage_16_6 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n927_o : std_logic_vector (17 downto 0);
  signal add1_n928 : std_logic_vector (17 downto 0);
  signal add1_n929 : std_logic_vector (17 downto 0);
  signal add1_n930 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n937_o : std_logic;
  signal addsub_n938 : std_logic;
  signal addsub_n939 : std_logic_vector (17 downto 0);
  signal addsub_n940 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n947_o : std_logic;
  signal cnotr1_n948 : std_logic;
  signal cnotr1_n949 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n954_o : std_logic;
  signal cnotr2_n955 : std_logic;
  signal cnotr2_n956 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n961_o : std_logic;
  signal n962_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n963 : std_logic;
  signal gen0_cnotr3_n964 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n969_o : std_logic_vector (10 downto 0);
  signal n970_o : std_logic;
  signal n971_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n972 : std_logic;
  signal gen0_cnotr4_n973 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n978_o : std_logic_vector (10 downto 0);
  signal n979_o : std_logic_vector (5 downto 0);
  signal n980_o : std_logic_vector (16 downto 0);
  signal n981_o : std_logic;
  signal gen0_cnotr5_n982 : std_logic;
  signal gen0_cnotr5_n983 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n988_o : std_logic_vector (10 downto 0);
  signal n989_o : std_logic_vector (5 downto 0);
  signal n990_o : std_logic;
  signal n991_o : std_logic_vector (15 downto 0);
  signal n992_o : std_logic_vector (16 downto 0);
  signal add2_n993 : std_logic_vector (16 downto 0);
  signal add2_n994 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n999_o : std_logic;
  signal n1000_o : std_logic;
  signal n1001_o : std_logic;
  signal n1002_o : std_logic;
  signal n1003_o : std_logic;
  signal cnotr6_n1004 : std_logic;
  signal cnotr6_n1005 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n1010_o : std_logic;
  signal n1011_o : std_logic_vector (15 downto 0);
  signal cnotr7_n1012 : std_logic;
  signal cnotr7_n1013 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n1018_o : std_logic;
  signal alut1_n1019 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n1022 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n1025_o : std_logic_vector (24 downto 0);
  signal n1026_o : std_logic_vector (16 downto 0);
  signal n1027_o : std_logic_vector (17 downto 0);
  signal n1028_o : std_logic_vector (17 downto 0);
  signal n1029_o : std_logic_vector (17 downto 0);
  signal n1030_o : std_logic_vector (5 downto 0);
begin
  g <= n1025_o;
  a_out <= add2_n994;
  c_out <= n1026_o;
  x_out <= add1_n930;
  y_out <= addsub_n940;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n928; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n1027_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n1028_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n949; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n929; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n956; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n1029_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n1030_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n1019; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n1005; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n993; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n1022; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n973; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n992_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n927_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n928 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n929 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n930 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n927_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n937_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n938 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n939 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n940 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n937_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n947_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n948 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n949 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n947_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n954_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n955 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n956 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n954_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n961_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n962_o <= w (24 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n963 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n964 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n961_o,
    i => n962_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n969_o <= y (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n970_o <= y_4 (11);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n971_o <= y_4 (17 downto 12);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n972 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n973 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n970_o,
    i => n971_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n978_o <= y_4 (10 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n979_o <= y (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n980_o <= n978_o & n979_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n981_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n982 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n983 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n981_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n988_o <= x_1 (16 downto 6);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n989_o <= x_1 (5 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n990_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n991_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n992_o <= n990_o & n991_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n993 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n994 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n999_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n1000_o <= not n999_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n1001_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n1002_o <= not n1001_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n1003_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n1004 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n1005 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n1003_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n1010_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n1011_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n1012 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n1013 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n1010_o,
    i => n1011_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n1018_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n1019 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n1022 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_6 port map (
    i => c_3,
    o => alut2_o);
  n1025_o <= n989_o & addsub_n939 & cnotr7_n1012;
  n1026_o <= cnotr7_n1013 & n1018_o;
  n1027_o <= gen0_cnotr5_n983 & gen0_cnotr5_n982 & n988_o;
  n1028_o <= gen0_cnotr3_n964 & gen0_cnotr3_n963 & n969_o;
  n1029_o <= gen0_cnotr4_n972 & n980_o;
  n1030_o <= addsub_n938 & n1002_o & cnotr6_n1004 & n1000_o & cnotr2_n955 & cnotr1_n948;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_5 is
  port (
    w : in std_logic_vector (23 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (23 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_5;

architecture rtl of cordich_stage_16_5 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n817_o : std_logic_vector (17 downto 0);
  signal add1_n818 : std_logic_vector (17 downto 0);
  signal add1_n819 : std_logic_vector (17 downto 0);
  signal add1_n820 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n827_o : std_logic;
  signal addsub_n828 : std_logic;
  signal addsub_n829 : std_logic_vector (17 downto 0);
  signal addsub_n830 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n837_o : std_logic;
  signal cnotr1_n838 : std_logic;
  signal cnotr1_n839 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n844_o : std_logic;
  signal cnotr2_n845 : std_logic;
  signal cnotr2_n846 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n851_o : std_logic;
  signal n852_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n853 : std_logic;
  signal gen0_cnotr3_n854 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n859_o : std_logic_vector (11 downto 0);
  signal n860_o : std_logic;
  signal n861_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n862 : std_logic;
  signal gen0_cnotr4_n863 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n868_o : std_logic_vector (11 downto 0);
  signal n869_o : std_logic_vector (4 downto 0);
  signal n870_o : std_logic_vector (16 downto 0);
  signal n871_o : std_logic;
  signal gen0_cnotr5_n872 : std_logic;
  signal gen0_cnotr5_n873 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n878_o : std_logic_vector (11 downto 0);
  signal n879_o : std_logic_vector (4 downto 0);
  signal n880_o : std_logic;
  signal n881_o : std_logic_vector (15 downto 0);
  signal n882_o : std_logic_vector (16 downto 0);
  signal add2_n883 : std_logic_vector (16 downto 0);
  signal add2_n884 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n889_o : std_logic;
  signal n890_o : std_logic;
  signal n891_o : std_logic;
  signal n892_o : std_logic;
  signal n893_o : std_logic;
  signal cnotr6_n894 : std_logic;
  signal cnotr6_n895 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n900_o : std_logic;
  signal n901_o : std_logic_vector (15 downto 0);
  signal cnotr7_n902 : std_logic;
  signal cnotr7_n903 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n908_o : std_logic;
  signal alut1_n909 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n912 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n915_o : std_logic_vector (23 downto 0);
  signal n916_o : std_logic_vector (16 downto 0);
  signal n917_o : std_logic_vector (17 downto 0);
  signal n918_o : std_logic_vector (17 downto 0);
  signal n919_o : std_logic_vector (17 downto 0);
  signal n920_o : std_logic_vector (5 downto 0);
begin
  g <= n915_o;
  a_out <= add2_n884;
  c_out <= n916_o;
  x_out <= add1_n820;
  y_out <= addsub_n830;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n818; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n917_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n918_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n839; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n819; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n846; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n919_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n920_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n909; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n895; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n883; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n912; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n863; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n882_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n817_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n818 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n819 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n820 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n817_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n827_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n828 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n829 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n830 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n827_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n837_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n838 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n839 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n837_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n844_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n845 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n846 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n844_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n851_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n852_o <= w (23 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n853 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n854 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n851_o,
    i => n852_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n859_o <= y (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n860_o <= y_4 (12);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n861_o <= y_4 (17 downto 13);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n862 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n863 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n860_o,
    i => n861_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n868_o <= y_4 (11 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n869_o <= y (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n870_o <= n868_o & n869_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n871_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n872 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n873 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n871_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n878_o <= x_1 (16 downto 5);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n879_o <= x_1 (4 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n880_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n881_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n882_o <= n880_o & n881_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n883 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n884 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n889_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n890_o <= not n889_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n891_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n892_o <= not n891_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n893_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n894 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n895 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n893_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n900_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n901_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n902 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n903 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n900_o,
    i => n901_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n908_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n909 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n912 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_5 port map (
    i => c_3,
    o => alut2_o);
  n915_o <= n879_o & addsub_n829 & cnotr7_n902;
  n916_o <= cnotr7_n903 & n908_o;
  n917_o <= gen0_cnotr5_n873 & gen0_cnotr5_n872 & n878_o;
  n918_o <= gen0_cnotr3_n854 & gen0_cnotr3_n853 & n859_o;
  n919_o <= gen0_cnotr4_n862 & n870_o;
  n920_o <= addsub_n828 & n892_o & cnotr6_n894 & n890_o & cnotr2_n845 & cnotr1_n838;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_4 is
  port (
    w : in std_logic_vector (22 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (22 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_4;

architecture rtl of cordich_stage_16_4 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n707_o : std_logic_vector (17 downto 0);
  signal add1_n708 : std_logic_vector (17 downto 0);
  signal add1_n709 : std_logic_vector (17 downto 0);
  signal add1_n710 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n717_o : std_logic;
  signal addsub_n718 : std_logic;
  signal addsub_n719 : std_logic_vector (17 downto 0);
  signal addsub_n720 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n727_o : std_logic;
  signal cnotr1_n728 : std_logic;
  signal cnotr1_n729 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n734_o : std_logic;
  signal cnotr2_n735 : std_logic;
  signal cnotr2_n736 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n741_o : std_logic;
  signal n742_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n743 : std_logic;
  signal gen0_cnotr3_n744 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n749_o : std_logic_vector (12 downto 0);
  signal n750_o : std_logic;
  signal n751_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n752 : std_logic;
  signal gen0_cnotr4_n753 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n758_o : std_logic_vector (12 downto 0);
  signal n759_o : std_logic_vector (3 downto 0);
  signal n760_o : std_logic_vector (16 downto 0);
  signal n761_o : std_logic;
  signal gen0_cnotr5_n762 : std_logic;
  signal gen0_cnotr5_n763 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n768_o : std_logic_vector (12 downto 0);
  signal n769_o : std_logic_vector (3 downto 0);
  signal n770_o : std_logic;
  signal n771_o : std_logic_vector (15 downto 0);
  signal n772_o : std_logic_vector (16 downto 0);
  signal add2_n773 : std_logic_vector (16 downto 0);
  signal add2_n774 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n779_o : std_logic;
  signal n780_o : std_logic;
  signal n781_o : std_logic;
  signal n782_o : std_logic;
  signal n783_o : std_logic;
  signal cnotr6_n784 : std_logic;
  signal cnotr6_n785 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n790_o : std_logic;
  signal n791_o : std_logic_vector (15 downto 0);
  signal cnotr7_n792 : std_logic;
  signal cnotr7_n793 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n798_o : std_logic;
  signal alut1_n799 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n802 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n805_o : std_logic_vector (22 downto 0);
  signal n806_o : std_logic_vector (16 downto 0);
  signal n807_o : std_logic_vector (17 downto 0);
  signal n808_o : std_logic_vector (17 downto 0);
  signal n809_o : std_logic_vector (17 downto 0);
  signal n810_o : std_logic_vector (5 downto 0);
begin
  g <= n805_o;
  a_out <= add2_n774;
  c_out <= n806_o;
  x_out <= add1_n710;
  y_out <= addsub_n720;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n708; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n807_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n808_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n729; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n709; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n736; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n809_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n810_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n799; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n785; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n773; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n802; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n753; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n772_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n707_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n708 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n709 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n710 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n707_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n717_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n718 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n719 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n720 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n717_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n727_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n728 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n729 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n727_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n734_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n735 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n736 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n734_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n741_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n742_o <= w (22 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n743 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n744 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n741_o,
    i => n742_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n749_o <= y (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n750_o <= y_4 (13);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n751_o <= y_4 (17 downto 14);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n752 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n753 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n750_o,
    i => n751_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n758_o <= y_4 (12 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n759_o <= y (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n760_o <= n758_o & n759_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n761_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n762 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n763 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n761_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n768_o <= x_1 (16 downto 4);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n769_o <= x_1 (3 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n770_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n771_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n772_o <= n770_o & n771_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n773 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n774 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n779_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n780_o <= not n779_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n781_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n782_o <= not n781_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n783_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n784 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n785 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n783_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n790_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n791_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n792 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n793 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n790_o,
    i => n791_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n798_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n799 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n802 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_4 port map (
    i => c_3,
    o => alut2_o);
  n805_o <= n769_o & addsub_n719 & cnotr7_n792;
  n806_o <= cnotr7_n793 & n798_o;
  n807_o <= gen0_cnotr5_n763 & gen0_cnotr5_n762 & n768_o;
  n808_o <= gen0_cnotr3_n744 & gen0_cnotr3_n743 & n749_o;
  n809_o <= gen0_cnotr4_n752 & n760_o;
  n810_o <= addsub_n718 & n782_o & cnotr6_n784 & n780_o & cnotr2_n735 & cnotr1_n728;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_3 is
  port (
    w : in std_logic_vector (21 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (21 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_3;

architecture rtl of cordich_stage_16_3 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n597_o : std_logic_vector (17 downto 0);
  signal add1_n598 : std_logic_vector (17 downto 0);
  signal add1_n599 : std_logic_vector (17 downto 0);
  signal add1_n600 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n607_o : std_logic;
  signal addsub_n608 : std_logic;
  signal addsub_n609 : std_logic_vector (17 downto 0);
  signal addsub_n610 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n617_o : std_logic;
  signal cnotr1_n618 : std_logic;
  signal cnotr1_n619 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n624_o : std_logic;
  signal cnotr2_n625 : std_logic;
  signal cnotr2_n626 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n631_o : std_logic;
  signal n632_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n633 : std_logic;
  signal gen0_cnotr3_n634 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n639_o : std_logic_vector (13 downto 0);
  signal n640_o : std_logic;
  signal n641_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n642 : std_logic;
  signal gen0_cnotr4_n643 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n648_o : std_logic_vector (13 downto 0);
  signal n649_o : std_logic_vector (2 downto 0);
  signal n650_o : std_logic_vector (16 downto 0);
  signal n651_o : std_logic;
  signal gen0_cnotr5_n652 : std_logic;
  signal gen0_cnotr5_n653 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n658_o : std_logic_vector (13 downto 0);
  signal n659_o : std_logic_vector (2 downto 0);
  signal n660_o : std_logic;
  signal n661_o : std_logic_vector (15 downto 0);
  signal n662_o : std_logic_vector (16 downto 0);
  signal add2_n663 : std_logic_vector (16 downto 0);
  signal add2_n664 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n669_o : std_logic;
  signal n670_o : std_logic;
  signal n671_o : std_logic;
  signal n672_o : std_logic;
  signal n673_o : std_logic;
  signal cnotr6_n674 : std_logic;
  signal cnotr6_n675 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n680_o : std_logic;
  signal n681_o : std_logic_vector (15 downto 0);
  signal cnotr7_n682 : std_logic;
  signal cnotr7_n683 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n688_o : std_logic;
  signal alut1_n689 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n692 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n695_o : std_logic_vector (21 downto 0);
  signal n696_o : std_logic_vector (16 downto 0);
  signal n697_o : std_logic_vector (17 downto 0);
  signal n698_o : std_logic_vector (17 downto 0);
  signal n699_o : std_logic_vector (17 downto 0);
  signal n700_o : std_logic_vector (5 downto 0);
begin
  g <= n695_o;
  a_out <= add2_n664;
  c_out <= n696_o;
  x_out <= add1_n600;
  y_out <= addsub_n610;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n598; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n697_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n698_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n619; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n599; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n626; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n699_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n700_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n689; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n675; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n663; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n692; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n643; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n662_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n597_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n598 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n599 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n600 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n597_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n607_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n608 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n609 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n610 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n607_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n617_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n618 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n619 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n617_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n624_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n625 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n626 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n624_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n631_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n632_o <= w (21 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n633 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n634 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n631_o,
    i => n632_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n639_o <= y (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n640_o <= y_4 (14);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n641_o <= y_4 (17 downto 15);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n642 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n643 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n640_o,
    i => n641_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n648_o <= y_4 (13 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n649_o <= y (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n650_o <= n648_o & n649_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n651_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n652 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n653 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n651_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n658_o <= x_1 (16 downto 3);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n659_o <= x_1 (2 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n660_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n661_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n662_o <= n660_o & n661_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n663 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n664 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n669_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n670_o <= not n669_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n671_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n672_o <= not n671_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n673_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n674 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n675 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n673_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n680_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n681_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n682 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n683 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n680_o,
    i => n681_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n688_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n689 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n692 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_3 port map (
    i => c_3,
    o => alut2_o);
  n695_o <= n659_o & addsub_n609 & cnotr7_n682;
  n696_o <= cnotr7_n683 & n688_o;
  n697_o <= gen0_cnotr5_n653 & gen0_cnotr5_n652 & n658_o;
  n698_o <= gen0_cnotr3_n634 & gen0_cnotr3_n633 & n639_o;
  n699_o <= gen0_cnotr4_n642 & n650_o;
  n700_o <= addsub_n608 & n672_o & cnotr6_n674 & n670_o & cnotr2_n625 & cnotr1_n618;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_2 is
  port (
    w : in std_logic_vector (20 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (20 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_2;

architecture rtl of cordich_stage_16_2 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n487_o : std_logic_vector (17 downto 0);
  signal add1_n488 : std_logic_vector (17 downto 0);
  signal add1_n489 : std_logic_vector (17 downto 0);
  signal add1_n490 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n497_o : std_logic;
  signal addsub_n498 : std_logic;
  signal addsub_n499 : std_logic_vector (17 downto 0);
  signal addsub_n500 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n507_o : std_logic;
  signal cnotr1_n508 : std_logic;
  signal cnotr1_n509 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n514_o : std_logic;
  signal cnotr2_n515 : std_logic;
  signal cnotr2_n516 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n521_o : std_logic;
  signal n522_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n523 : std_logic;
  signal gen0_cnotr3_n524 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n529_o : std_logic_vector (14 downto 0);
  signal n530_o : std_logic;
  signal n531_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n532 : std_logic;
  signal gen0_cnotr4_n533 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n538_o : std_logic_vector (14 downto 0);
  signal n539_o : std_logic_vector (1 downto 0);
  signal n540_o : std_logic_vector (16 downto 0);
  signal n541_o : std_logic;
  signal gen0_cnotr5_n542 : std_logic;
  signal gen0_cnotr5_n543 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n548_o : std_logic_vector (14 downto 0);
  signal n549_o : std_logic_vector (1 downto 0);
  signal n550_o : std_logic;
  signal n551_o : std_logic_vector (15 downto 0);
  signal n552_o : std_logic_vector (16 downto 0);
  signal add2_n553 : std_logic_vector (16 downto 0);
  signal add2_n554 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n559_o : std_logic;
  signal n560_o : std_logic;
  signal n561_o : std_logic;
  signal n562_o : std_logic;
  signal n563_o : std_logic;
  signal cnotr6_n564 : std_logic;
  signal cnotr6_n565 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n570_o : std_logic;
  signal n571_o : std_logic_vector (15 downto 0);
  signal cnotr7_n572 : std_logic;
  signal cnotr7_n573 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n578_o : std_logic;
  signal alut1_n579 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n582 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n585_o : std_logic_vector (20 downto 0);
  signal n586_o : std_logic_vector (16 downto 0);
  signal n587_o : std_logic_vector (17 downto 0);
  signal n588_o : std_logic_vector (17 downto 0);
  signal n589_o : std_logic_vector (17 downto 0);
  signal n590_o : std_logic_vector (5 downto 0);
begin
  g <= n585_o;
  a_out <= add2_n554;
  c_out <= n586_o;
  x_out <= add1_n490;
  y_out <= addsub_n500;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n488; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n587_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n588_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n509; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n489; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n516; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n589_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n590_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n579; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n565; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n553; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n582; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n533; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n552_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n487_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n488 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n489 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n490 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n487_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n497_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n498 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n499 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n500 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n497_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n507_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n508 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n509 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n507_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n514_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n515 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n516 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n514_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n521_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n522_o <= w (20 downto 19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n523 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n524 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n521_o,
    i => n522_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n529_o <= y (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n530_o <= y_4 (15);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n531_o <= y_4 (17 downto 16);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n532 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n533 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n530_o,
    i => n531_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n538_o <= y_4 (14 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n539_o <= y (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n540_o <= n538_o & n539_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n541_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n542 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n543 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n541_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n548_o <= x_1 (16 downto 2);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n549_o <= x_1 (1 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n550_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n551_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n552_o <= n550_o & n551_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n553 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n554 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n559_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n560_o <= not n559_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n561_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n562_o <= not n561_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n563_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n564 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n565 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n563_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n570_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n571_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n572 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n573 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n570_o,
    i => n571_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n578_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n579 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n582 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_2 port map (
    i => c_3,
    o => alut2_o);
  n585_o <= n549_o & addsub_n499 & cnotr7_n572;
  n586_o <= cnotr7_n573 & n578_o;
  n587_o <= gen0_cnotr5_n543 & gen0_cnotr5_n542 & n548_o;
  n588_o <= gen0_cnotr3_n524 & gen0_cnotr3_n523 & n529_o;
  n589_o <= gen0_cnotr4_n532 & n540_o;
  n590_o <= addsub_n498 & n562_o & cnotr6_n564 & n560_o & cnotr2_n515 & cnotr1_n508;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordich_stage_16_1 is
  port (
    w : in std_logic_vector (19 downto 0);
    a : in std_logic_vector (16 downto 0);
    c : in std_logic_vector (16 downto 0);
    x : in std_logic_vector (17 downto 0);
    y : in std_logic_vector (17 downto 0);
    g : out std_logic_vector (19 downto 0);
    a_out : out std_logic_vector (16 downto 0);
    c_out : out std_logic_vector (16 downto 0);
    x_out : out std_logic_vector (17 downto 0);
    y_out : out std_logic_vector (17 downto 0));
end entity cordich_stage_16_1;

architecture rtl of cordich_stage_16_1 is
  signal x_1 : std_logic_vector (17 downto 0);
  signal x_2 : std_logic_vector (17 downto 0);
  signal y_1 : std_logic_vector (17 downto 0);
  signal y_2 : std_logic_vector (17 downto 0);
  signal y_3 : std_logic_vector (17 downto 0);
  signal y_4 : std_logic_vector (17 downto 0);
  signal y_5 : std_logic_vector (17 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (16 downto 0);
  signal c_2 : std_logic_vector (16 downto 0);
  signal c_3 : std_logic_vector (16 downto 0);
  signal c_4 : std_logic_vector (16 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (16 downto 0);
  signal n377_o : std_logic_vector (17 downto 0);
  signal add1_n378 : std_logic_vector (17 downto 0);
  signal add1_n379 : std_logic_vector (17 downto 0);
  signal add1_n380 : std_logic_vector (17 downto 0);
  signal add1_a_out : std_logic_vector (17 downto 0);
  signal add1_b_out : std_logic_vector (17 downto 0);
  signal add1_s : std_logic_vector (17 downto 0);
  signal n387_o : std_logic;
  signal addsub_n388 : std_logic;
  signal addsub_n389 : std_logic_vector (17 downto 0);
  signal addsub_n390 : std_logic_vector (17 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (17 downto 0);
  signal addsub_s : std_logic_vector (17 downto 0);
  signal n397_o : std_logic;
  signal cnotr1_n398 : std_logic;
  signal cnotr1_n399 : std_logic_vector (17 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (17 downto 0);
  signal n404_o : std_logic;
  signal cnotr2_n405 : std_logic;
  signal cnotr2_n406 : std_logic_vector (17 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (17 downto 0);
  signal n411_o : std_logic;
  signal n412_o : std_logic;
  signal gen0_cnotr3_n413 : std_logic;
  signal gen0_cnotr3_n414 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n419_o : std_logic_vector (15 downto 0);
  signal n420_o : std_logic;
  signal n421_o : std_logic;
  signal gen0_cnotr4_n422 : std_logic;
  signal gen0_cnotr4_n423 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n428_o : std_logic_vector (15 downto 0);
  signal n429_o : std_logic;
  signal n430_o : std_logic_vector (16 downto 0);
  signal n431_o : std_logic;
  signal gen0_cnotr5_n432 : std_logic;
  signal gen0_cnotr5_n433 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n438_o : std_logic_vector (15 downto 0);
  signal n439_o : std_logic;
  signal n440_o : std_logic;
  signal n441_o : std_logic_vector (15 downto 0);
  signal n442_o : std_logic_vector (16 downto 0);
  signal add2_n443 : std_logic_vector (16 downto 0);
  signal add2_n444 : std_logic_vector (16 downto 0);
  signal add2_a_out : std_logic_vector (16 downto 0);
  signal add2_s : std_logic_vector (16 downto 0);
  signal n449_o : std_logic;
  signal n450_o : std_logic;
  signal n451_o : std_logic;
  signal n452_o : std_logic;
  signal n453_o : std_logic;
  signal cnotr6_n454 : std_logic;
  signal cnotr6_n455 : std_logic_vector (16 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (16 downto 0);
  signal n460_o : std_logic;
  signal n461_o : std_logic_vector (15 downto 0);
  signal cnotr7_n462 : std_logic;
  signal cnotr7_n463 : std_logic_vector (15 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (15 downto 0);
  signal n468_o : std_logic;
  signal alut1_n469 : std_logic_vector (16 downto 0);
  signal alut1_o : std_logic_vector (16 downto 0);
  signal alut2_n472 : std_logic_vector (16 downto 0);
  signal alut2_o : std_logic_vector (16 downto 0);
  signal n475_o : std_logic_vector (19 downto 0);
  signal n476_o : std_logic_vector (16 downto 0);
  signal n477_o : std_logic_vector (17 downto 0);
  signal n478_o : std_logic_vector (17 downto 0);
  signal n479_o : std_logic_vector (17 downto 0);
  signal n480_o : std_logic_vector (5 downto 0);
begin
  g <= n475_o;
  a_out <= add2_n444;
  c_out <= n476_o;
  x_out <= add1_n380;
  y_out <= addsub_n390;
  -- vhdl_source/cordich_stage.vhdl:76:15
  x_1 <= add1_n378; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:76:20
  x_2 <= n477_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:15
  y_1 <= n478_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:20
  y_2 <= cnotr1_n399; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:25
  y_3 <= add1_n379; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:30
  y_4 <= cnotr2_n406; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:78:35
  y_5 <= n479_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:80:15
  as <= n480_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:15
  c_1 <= alut1_n469; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:20
  c_2 <= cnotr6_n455; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:25
  c_3 <= add2_n443; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:82:30
  c_4 <= alut2_n472; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n423; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:87:15
  a_cmb <= n442_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:92:89
  n377_o <= w (18 downto 1);
  -- vhdl_source/cordich_stage.vhdl:93:73
  add1_n378 <= add1_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:87
  add1_n379 <= add1_b_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:93:97
  add1_n380 <= add1_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:91:8
  add1 : entity work.add_scratch_18 port map (
    a => x,
    b => y_2,
    w => n377_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordich_stage.vhdl:97:74
  n387_o <= as (4);
  -- vhdl_source/cordich_stage.vhdl:98:76
  addsub_n388 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:73
  addsub_n389 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:99:96
  addsub_n390 <= addsub_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_18 port map (
    ctrl => n387_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordich_stage.vhdl:103:73
  n397_o <= a (16);
  -- vhdl_source/cordich_stage.vhdl:104:76
  cnotr1_n398 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:104:88
  cnotr1_n399 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_18 port map (
    ctrl => n397_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordich_stage.vhdl:106:74
  n404_o <= as (0);
  -- vhdl_source/cordich_stage.vhdl:107:76
  cnotr2_n405 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:107:88
  cnotr2_n406 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_18 port map (
    ctrl => n404_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordich_stage.vhdl:119:73
  n411_o <= y (16);
  -- vhdl_source/cordich_stage.vhdl:120:71
  n412_o <= w (19);
  -- vhdl_source/cordich_stage.vhdl:121:76
  gen0_cnotr3_n413 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:122:69
  gen0_cnotr3_n414 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:118:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n411_o,
    i => n412_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordich_stage.vhdl:123:46
  n419_o <= y (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:127:75
  n420_o <= y_4 (16);
  -- vhdl_source/cordich_stage.vhdl:128:73
  n421_o <= y_4 (17);
  -- vhdl_source/cordich_stage.vhdl:129:76
  gen0_cnotr4_n422 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:129:91
  gen0_cnotr4_n423 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:126:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n420_o,
    i => n421_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordich_stage.vhdl:130:40
  n428_o <= y_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:131:68
  n429_o <= y (0);
  -- vhdl_source/cordich_stage.vhdl:131:64
  n430_o <= n428_o & n429_o;
  -- vhdl_source/cordich_stage.vhdl:135:75
  n431_o <= x_1 (17);
  -- vhdl_source/cordich_stage.vhdl:136:76
  gen0_cnotr5_n432 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:137:69
  gen0_cnotr5_n433 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:134:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n431_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordich_stage.vhdl:138:48
  n438_o <= x_1 (16 downto 1);
  -- vhdl_source/cordich_stage.vhdl:139:50
  n439_o <= x_1 (0);
  -- vhdl_source/cordich_stage.vhdl:143:19
  n440_o <= as (5);
  -- vhdl_source/cordich_stage.vhdl:143:27
  n441_o <= a (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:143:23
  n442_o <= n440_o & n441_o;
  -- vhdl_source/cordich_stage.vhdl:146:73
  add2_n443 <= add2_a_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:146:83
  add2_n444 <= add2_s; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:144:8
  add2 : entity work.add_in_place_17 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordich_stage.vhdl:149:23
  n449_o <= as (1);
  -- vhdl_source/cordich_stage.vhdl:149:17
  n450_o <= not n449_o;
  -- vhdl_source/cordich_stage.vhdl:150:23
  n451_o <= as (3);
  -- vhdl_source/cordich_stage.vhdl:150:17
  n452_o <= not n451_o;
  -- vhdl_source/cordich_stage.vhdl:154:74
  n453_o <= as (2);
  -- vhdl_source/cordich_stage.vhdl:155:76
  cnotr6_n454 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:155:88
  cnotr6_n455 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:153:8
  cnotr6 : entity work.cnot_reg_17 port map (
    ctrl => n453_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordich_stage.vhdl:158:75
  n460_o <= c_4 (16);
  -- vhdl_source/cordich_stage.vhdl:158:89
  n461_o <= c_4 (15 downto 0);
  -- vhdl_source/cordich_stage.vhdl:159:76
  cnotr7_n462 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:159:87
  cnotr7_n463 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:157:8
  cnotr7 : entity work.cnot_reg_16 port map (
    ctrl => n460_o,
    i => n461_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordich_stage.vhdl:160:21
  n468_o <= w (0);
  -- vhdl_source/cordich_stage.vhdl:164:77
  alut1_n469 <= alut1_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:163:8
  alut1 : entity work.angleh_lookup_17_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordich_stage.vhdl:166:79
  alut2_n472 <= alut2_o; -- (signal)
  -- vhdl_source/cordich_stage.vhdl:165:8
  alut2 : entity work.angleh_lookup_17_1 port map (
    i => c_3,
    o => alut2_o);
  n475_o <= n439_o & addsub_n389 & cnotr7_n462;
  n476_o <= cnotr7_n463 & n468_o;
  n477_o <= gen0_cnotr5_n433 & gen0_cnotr5_n432 & n438_o;
  n478_o <= gen0_cnotr3_n414 & gen0_cnotr3_n413 & n419_o;
  n479_o <= gen0_cnotr4_n422 & n430_o;
  n480_o <= addsub_n388 & n452_o & cnotr6_n454 & n450_o & cnotr2_n405 & cnotr1_n398;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inith_lookup_17_16 is
  port (
    i : in std_logic_vector (16 downto 0);
    o : out std_logic_vector (16 downto 0));
end entity inith_lookup_17_16;

architecture rtl of inith_lookup_17_16 is
  signal n347_o : std_logic;
  signal n348_o : std_logic;
  signal n349_o : std_logic;
  signal n350_o : std_logic;
  signal n351_o : std_logic;
  signal n352_o : std_logic;
  signal n353_o : std_logic;
  signal n354_o : std_logic;
  signal n355_o : std_logic;
  signal n356_o : std_logic;
  signal n357_o : std_logic;
  signal n358_o : std_logic;
  signal n359_o : std_logic;
  signal n360_o : std_logic;
  signal n361_o : std_logic;
  signal n362_o : std_logic;
  signal n363_o : std_logic;
  signal n364_o : std_logic;
  signal n365_o : std_logic;
  signal n366_o : std_logic;
  signal n367_o : std_logic;
  signal n368_o : std_logic;
  signal n369_o : std_logic;
  signal n370_o : std_logic;
  signal n371_o : std_logic_vector (16 downto 0);
begin
  o <= n371_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n347_o <= i (16);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n348_o <= not n347_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n349_o <= i (15);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n350_o <= i (14);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n351_o <= i (13);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n352_o <= not n351_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n353_o <= i (12);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n354_o <= not n353_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n355_o <= i (11);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n356_o <= i (10);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n357_o <= not n356_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n358_o <= i (9);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n359_o <= i (8);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n360_o <= i (7);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n361_o <= not n360_o;
  -- vhdl_source/inith_lookup.vhdl:43:45
  n362_o <= i (6);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n363_o <= i (5);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n364_o <= i (4);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n365_o <= i (3);
  -- vhdl_source/inith_lookup.vhdl:43:45
  n366_o <= i (2);
  -- vhdl_source/inith_lookup.vhdl:41:49
  n367_o <= i (1);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n368_o <= not n367_o;
  -- vhdl_source/inith_lookup.vhdl:41:49
  n369_o <= i (0);
  -- vhdl_source/inith_lookup.vhdl:41:44
  n370_o <= not n369_o;
  n371_o <= n348_o & n349_o & n350_o & n352_o & n354_o & n355_o & n357_o & n358_o & n359_o & n361_o & n362_o & n363_o & n364_o & n365_o & n366_o & n368_o & n370_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordich is
  signal wrap_W: std_logic_vector (459 downto 0);
  signal wrap_A: std_logic_vector (16 downto 0);
  signal wrap_C: std_logic_vector (16 downto 0);
  signal wrap_X: std_logic_vector (17 downto 0);
  signal wrap_Y: std_logic_vector (17 downto 0);
  signal wrap_G: std_logic_vector (459 downto 0);
  signal wrap_A_OUT: std_logic_vector (16 downto 0);
  signal wrap_C_OUT: std_logic_vector (16 downto 0);
  signal wrap_X_OUT: std_logic_vector (17 downto 0);
  signal wrap_Y_OUT: std_logic_vector (17 downto 0);
  signal cs : std_logic_vector (288 downto 0);
  signal as : std_logic_vector (288 downto 0);
  signal xs : std_logic_vector (305 downto 0);
  signal ys : std_logic_vector (305 downto 0);
  signal n5_o : std_logic_vector (16 downto 0);
  signal initx_n6 : std_logic_vector (16 downto 0);
  signal initx_o : std_logic_vector (16 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic_vector (16 downto 0);
  signal inity_n11 : std_logic_vector (16 downto 0);
  signal inity_o : std_logic_vector (16 downto 0);
  signal n14_o : std_logic;
  signal n15_o : std_logic_vector (16 downto 0);
  signal n16_o : std_logic_vector (16 downto 0);
  signal n17_o : std_logic_vector (16 downto 0);
  signal n18_o : std_logic_vector (17 downto 0);
  signal n19_o : std_logic_vector (17 downto 0);
  signal n20_o : std_logic_vector (19 downto 0);
  signal n21_o : std_logic_vector (16 downto 0);
  signal n22_o : std_logic_vector (16 downto 0);
  signal n23_o : std_logic_vector (17 downto 0);
  signal n24_o : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n25 : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_n26 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n27 : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_n28 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_n29 : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (19 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (17 downto 0);
  signal n40_o : std_logic_vector (20 downto 0);
  signal n41_o : std_logic_vector (16 downto 0);
  signal n42_o : std_logic_vector (16 downto 0);
  signal n43_o : std_logic_vector (17 downto 0);
  signal n44_o : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n45 : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_n46 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n47 : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_n48 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_n49 : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (20 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (17 downto 0);
  signal n60_o : std_logic_vector (21 downto 0);
  signal n61_o : std_logic_vector (16 downto 0);
  signal n62_o : std_logic_vector (16 downto 0);
  signal n63_o : std_logic_vector (17 downto 0);
  signal n64_o : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n65 : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_n66 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n67 : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_n68 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_n69 : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (21 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (17 downto 0);
  signal n80_o : std_logic_vector (22 downto 0);
  signal n81_o : std_logic_vector (16 downto 0);
  signal n82_o : std_logic_vector (16 downto 0);
  signal n83_o : std_logic_vector (17 downto 0);
  signal n84_o : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n85 : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_n86 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n87 : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_n88 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_n89 : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (17 downto 0);
  signal n100_o : std_logic_vector (22 downto 0);
  signal n101_o : std_logic_vector (16 downto 0);
  signal n102_o : std_logic_vector (16 downto 0);
  signal n103_o : std_logic_vector (17 downto 0);
  signal n104_o : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n105 : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_n106 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n107 : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_n108 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_n109 : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (22 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (17 downto 0);
  signal n120_o : std_logic_vector (23 downto 0);
  signal n121_o : std_logic_vector (16 downto 0);
  signal n122_o : std_logic_vector (16 downto 0);
  signal n123_o : std_logic_vector (17 downto 0);
  signal n124_o : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n125 : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_n126 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n127 : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_n128 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_n129 : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (23 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (17 downto 0);
  signal n140_o : std_logic_vector (24 downto 0);
  signal n141_o : std_logic_vector (16 downto 0);
  signal n142_o : std_logic_vector (16 downto 0);
  signal n143_o : std_logic_vector (17 downto 0);
  signal n144_o : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n145 : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_n146 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n147 : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_n148 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_n149 : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (24 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (17 downto 0);
  signal n160_o : std_logic_vector (25 downto 0);
  signal n161_o : std_logic_vector (16 downto 0);
  signal n162_o : std_logic_vector (16 downto 0);
  signal n163_o : std_logic_vector (17 downto 0);
  signal n164_o : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n165 : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_n166 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n167 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n168 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_n169 : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (25 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (17 downto 0);
  signal n180_o : std_logic_vector (26 downto 0);
  signal n181_o : std_logic_vector (16 downto 0);
  signal n182_o : std_logic_vector (16 downto 0);
  signal n183_o : std_logic_vector (17 downto 0);
  signal n184_o : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n185 : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_n186 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n187 : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_n188 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n189 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (26 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (17 downto 0);
  signal n200_o : std_logic_vector (27 downto 0);
  signal n201_o : std_logic_vector (16 downto 0);
  signal n202_o : std_logic_vector (16 downto 0);
  signal n203_o : std_logic_vector (17 downto 0);
  signal n204_o : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_n205 : std_logic_vector (27 downto 0);
  signal gen1_n9_stagex_n206 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n207 : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_n208 : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_n209 : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_g : std_logic_vector (27 downto 0);
  signal gen1_n9_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n9_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n9_stagex_y_out : std_logic_vector (17 downto 0);
  signal n220_o : std_logic_vector (28 downto 0);
  signal n221_o : std_logic_vector (16 downto 0);
  signal n222_o : std_logic_vector (16 downto 0);
  signal n223_o : std_logic_vector (17 downto 0);
  signal n224_o : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_n225 : std_logic_vector (28 downto 0);
  signal gen1_n10_stagex_n226 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n227 : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_n228 : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_n229 : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_g : std_logic_vector (28 downto 0);
  signal gen1_n10_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n10_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n10_stagex_y_out : std_logic_vector (17 downto 0);
  signal n240_o : std_logic_vector (29 downto 0);
  signal n241_o : std_logic_vector (16 downto 0);
  signal n242_o : std_logic_vector (16 downto 0);
  signal n243_o : std_logic_vector (17 downto 0);
  signal n244_o : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_n245 : std_logic_vector (29 downto 0);
  signal gen1_n11_stagex_n246 : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_n247 : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_n248 : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_n249 : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_g : std_logic_vector (29 downto 0);
  signal gen1_n11_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n11_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n11_stagex_y_out : std_logic_vector (17 downto 0);
  signal n260_o : std_logic_vector (30 downto 0);
  signal n261_o : std_logic_vector (16 downto 0);
  signal n262_o : std_logic_vector (16 downto 0);
  signal n263_o : std_logic_vector (17 downto 0);
  signal n264_o : std_logic_vector (17 downto 0);
  signal gen1_n12_stagex_n265 : std_logic_vector (30 downto 0);
  signal gen1_n12_stagex_n266 : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_n267 : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_n268 : std_logic_vector (17 downto 0);
  signal gen1_n12_stagex_n269 : std_logic_vector (17 downto 0);
  signal gen1_n12_stagex_g : std_logic_vector (30 downto 0);
  signal gen1_n12_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n12_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n12_stagex_y_out : std_logic_vector (17 downto 0);
  signal n280_o : std_logic_vector (31 downto 0);
  signal n281_o : std_logic_vector (16 downto 0);
  signal n282_o : std_logic_vector (16 downto 0);
  signal n283_o : std_logic_vector (17 downto 0);
  signal n284_o : std_logic_vector (17 downto 0);
  signal gen1_n13_stagex_n285 : std_logic_vector (31 downto 0);
  signal gen1_n13_stagex_n286 : std_logic_vector (16 downto 0);
  signal gen1_n13_stagex_n287 : std_logic_vector (16 downto 0);
  signal gen1_n13_stagex_n288 : std_logic_vector (17 downto 0);
  signal gen1_n13_stagex_n289 : std_logic_vector (17 downto 0);
  signal gen1_n13_stagex_g : std_logic_vector (31 downto 0);
  signal gen1_n13_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n13_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n13_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n13_stagex_y_out : std_logic_vector (17 downto 0);
  signal n300_o : std_logic_vector (31 downto 0);
  signal n301_o : std_logic_vector (16 downto 0);
  signal n302_o : std_logic_vector (16 downto 0);
  signal n303_o : std_logic_vector (17 downto 0);
  signal n304_o : std_logic_vector (17 downto 0);
  signal gen1_n14_stagex_n305 : std_logic_vector (31 downto 0);
  signal gen1_n14_stagex_n306 : std_logic_vector (16 downto 0);
  signal gen1_n14_stagex_n307 : std_logic_vector (16 downto 0);
  signal gen1_n14_stagex_n308 : std_logic_vector (17 downto 0);
  signal gen1_n14_stagex_n309 : std_logic_vector (17 downto 0);
  signal gen1_n14_stagex_g : std_logic_vector (31 downto 0);
  signal gen1_n14_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n14_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n14_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n14_stagex_y_out : std_logic_vector (17 downto 0);
  signal n320_o : std_logic_vector (32 downto 0);
  signal n321_o : std_logic_vector (16 downto 0);
  signal n322_o : std_logic_vector (16 downto 0);
  signal n323_o : std_logic_vector (17 downto 0);
  signal n324_o : std_logic_vector (17 downto 0);
  signal gen1_n15_stagex_n325 : std_logic_vector (32 downto 0);
  signal gen1_n15_stagex_n326 : std_logic_vector (16 downto 0);
  signal gen1_n15_stagex_n327 : std_logic_vector (16 downto 0);
  signal gen1_n15_stagex_n328 : std_logic_vector (17 downto 0);
  signal gen1_n15_stagex_n329 : std_logic_vector (17 downto 0);
  signal gen1_n15_stagex_g : std_logic_vector (32 downto 0);
  signal gen1_n15_stagex_a_out : std_logic_vector (16 downto 0);
  signal gen1_n15_stagex_c_out : std_logic_vector (16 downto 0);
  signal gen1_n15_stagex_x_out : std_logic_vector (17 downto 0);
  signal gen1_n15_stagex_y_out : std_logic_vector (17 downto 0);
  signal n341_o : std_logic_vector (459 downto 0);
  signal n342_o : std_logic_vector (288 downto 0);
  signal n343_o : std_logic_vector (288 downto 0);
  signal n344_o : std_logic_vector (305 downto 0);
  signal n345_o : std_logic_vector (305 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n341_o;
  wrap_A_OUT <= n16_o;
  wrap_C_OUT <= n17_o;
  wrap_X_OUT <= n18_o;
  wrap_Y_OUT <= n19_o;
  -- vhdl_source/cordich.vhdl:74:15
  cs <= n342_o; -- (signal)
  -- vhdl_source/cordich.vhdl:74:19
  as <= n343_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:15
  xs <= n344_o; -- (signal)
  -- vhdl_source/cordich.vhdl:77:19
  ys <= n345_o; -- (signal)
  -- vhdl_source/cordich.vhdl:95:79
  n5_o <= wrap_X (16 downto 0);
  -- vhdl_source/cordich.vhdl:96:77
  initx_n6 <= initx_o; -- (signal)
  -- vhdl_source/cordich.vhdl:94:8
  initx : entity work.inith_lookup_17_16 port map (
    i => n5_o,
    o => initx_o);
  -- vhdl_source/cordich.vhdl:97:23
  n9_o <= wrap_X (17);
  -- vhdl_source/cordich.vhdl:100:79
  n10_o <= wrap_Y (16 downto 0);
  -- vhdl_source/cordich.vhdl:101:77
  inity_n11 <= inity_o; -- (signal)
  -- vhdl_source/cordich.vhdl:99:8
  inity : entity work.inith_lookup_17_16 port map (
    i => n10_o,
    o => inity_o);
  -- vhdl_source/cordich.vhdl:103:23
  n14_o <= wrap_Y (17);
  -- vhdl_source/cordich.vhdl:107:17
  n15_o <= not wrap_A;
  -- vhdl_source/cordich.vhdl:108:19
  n16_o <= as (288 downto 272);
  -- vhdl_source/cordich.vhdl:109:19
  n17_o <= cs (288 downto 272);
  -- vhdl_source/cordich.vhdl:110:19
  n18_o <= xs (305 downto 288);
  -- vhdl_source/cordich.vhdl:111:19
  n19_o <= ys (305 downto 288);
  -- vhdl_source/cordich.vhdl:116:71
  n20_o <= wrap_W (19 downto 0);
  -- vhdl_source/cordich.vhdl:117:71
  n21_o <= as (16 downto 0);
  -- vhdl_source/cordich.vhdl:117:83
  n22_o <= cs (16 downto 0);
  -- vhdl_source/cordich.vhdl:118:71
  n23_o <= xs (17 downto 0);
  -- vhdl_source/cordich.vhdl:118:83
  n24_o <= ys (17 downto 0);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n0_stagex_n25 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n0_stagex_n26 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n0_stagex_n27 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n0_stagex_n28 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n0_stagex_n29 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n0_stagex : entity work.cordich_stage_16_1 port map (
    w => n20_o,
    a => n21_o,
    c => n22_o,
    x => n23_o,
    y => n24_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n40_o <= wrap_W (40 downto 20);
  -- vhdl_source/cordich.vhdl:117:71
  n41_o <= as (33 downto 17);
  -- vhdl_source/cordich.vhdl:117:83
  n42_o <= cs (33 downto 17);
  -- vhdl_source/cordich.vhdl:118:71
  n43_o <= xs (35 downto 18);
  -- vhdl_source/cordich.vhdl:118:83
  n44_o <= ys (35 downto 18);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n1_stagex_n45 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n1_stagex_n46 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n1_stagex_n47 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n1_stagex_n48 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n1_stagex_n49 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n1_stagex : entity work.cordich_stage_16_2 port map (
    w => n40_o,
    a => n41_o,
    c => n42_o,
    x => n43_o,
    y => n44_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n60_o <= wrap_W (62 downto 41);
  -- vhdl_source/cordich.vhdl:117:71
  n61_o <= as (50 downto 34);
  -- vhdl_source/cordich.vhdl:117:83
  n62_o <= cs (50 downto 34);
  -- vhdl_source/cordich.vhdl:118:71
  n63_o <= xs (53 downto 36);
  -- vhdl_source/cordich.vhdl:118:83
  n64_o <= ys (53 downto 36);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n2_stagex_n65 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n2_stagex_n66 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n2_stagex_n67 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n2_stagex_n68 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n2_stagex_n69 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n2_stagex : entity work.cordich_stage_16_3 port map (
    w => n60_o,
    a => n61_o,
    c => n62_o,
    x => n63_o,
    y => n64_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n80_o <= wrap_W (85 downto 63);
  -- vhdl_source/cordich.vhdl:117:71
  n81_o <= as (67 downto 51);
  -- vhdl_source/cordich.vhdl:117:83
  n82_o <= cs (67 downto 51);
  -- vhdl_source/cordich.vhdl:118:71
  n83_o <= xs (71 downto 54);
  -- vhdl_source/cordich.vhdl:118:83
  n84_o <= ys (71 downto 54);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n3_stagex_n85 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n3_stagex_n86 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n3_stagex_n87 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n3_stagex_n88 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n3_stagex_n89 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n3_stagex : entity work.cordich_stage_16_4 port map (
    w => n80_o,
    a => n81_o,
    c => n82_o,
    x => n83_o,
    y => n84_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n100_o <= wrap_W (108 downto 86);
  -- vhdl_source/cordich.vhdl:117:71
  n101_o <= as (84 downto 68);
  -- vhdl_source/cordich.vhdl:117:83
  n102_o <= cs (84 downto 68);
  -- vhdl_source/cordich.vhdl:118:71
  n103_o <= xs (89 downto 72);
  -- vhdl_source/cordich.vhdl:118:83
  n104_o <= ys (89 downto 72);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n4_stagex_n105 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n4_stagex_n106 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n4_stagex_n107 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n4_stagex_n108 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n4_stagex_n109 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n4_stagex : entity work.cordich_stage_16_4 port map (
    w => n100_o,
    a => n101_o,
    c => n102_o,
    x => n103_o,
    y => n104_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n120_o <= wrap_W (132 downto 109);
  -- vhdl_source/cordich.vhdl:117:71
  n121_o <= as (101 downto 85);
  -- vhdl_source/cordich.vhdl:117:83
  n122_o <= cs (101 downto 85);
  -- vhdl_source/cordich.vhdl:118:71
  n123_o <= xs (107 downto 90);
  -- vhdl_source/cordich.vhdl:118:83
  n124_o <= ys (107 downto 90);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n5_stagex_n125 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n5_stagex_n126 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n5_stagex_n127 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n5_stagex_n128 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n5_stagex_n129 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n5_stagex : entity work.cordich_stage_16_5 port map (
    w => n120_o,
    a => n121_o,
    c => n122_o,
    x => n123_o,
    y => n124_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n140_o <= wrap_W (157 downto 133);
  -- vhdl_source/cordich.vhdl:117:71
  n141_o <= as (118 downto 102);
  -- vhdl_source/cordich.vhdl:117:83
  n142_o <= cs (118 downto 102);
  -- vhdl_source/cordich.vhdl:118:71
  n143_o <= xs (125 downto 108);
  -- vhdl_source/cordich.vhdl:118:83
  n144_o <= ys (125 downto 108);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n6_stagex_n145 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n6_stagex_n146 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n6_stagex_n147 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n6_stagex_n148 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n6_stagex_n149 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n6_stagex : entity work.cordich_stage_16_6 port map (
    w => n140_o,
    a => n141_o,
    c => n142_o,
    x => n143_o,
    y => n144_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n160_o <= wrap_W (183 downto 158);
  -- vhdl_source/cordich.vhdl:117:71
  n161_o <= as (135 downto 119);
  -- vhdl_source/cordich.vhdl:117:83
  n162_o <= cs (135 downto 119);
  -- vhdl_source/cordich.vhdl:118:71
  n163_o <= xs (143 downto 126);
  -- vhdl_source/cordich.vhdl:118:83
  n164_o <= ys (143 downto 126);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n7_stagex_n165 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n7_stagex_n166 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n7_stagex_n167 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n7_stagex_n168 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n7_stagex_n169 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n7_stagex : entity work.cordich_stage_16_7 port map (
    w => n160_o,
    a => n161_o,
    c => n162_o,
    x => n163_o,
    y => n164_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n180_o <= wrap_W (210 downto 184);
  -- vhdl_source/cordich.vhdl:117:71
  n181_o <= as (152 downto 136);
  -- vhdl_source/cordich.vhdl:117:83
  n182_o <= cs (152 downto 136);
  -- vhdl_source/cordich.vhdl:118:71
  n183_o <= xs (161 downto 144);
  -- vhdl_source/cordich.vhdl:118:83
  n184_o <= ys (161 downto 144);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n8_stagex_n185 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n8_stagex_n186 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n8_stagex_n187 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n8_stagex_n188 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n8_stagex_n189 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n8_stagex : entity work.cordich_stage_16_8 port map (
    w => n180_o,
    a => n181_o,
    c => n182_o,
    x => n183_o,
    y => n184_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n200_o <= wrap_W (238 downto 211);
  -- vhdl_source/cordich.vhdl:117:71
  n201_o <= as (169 downto 153);
  -- vhdl_source/cordich.vhdl:117:83
  n202_o <= cs (169 downto 153);
  -- vhdl_source/cordich.vhdl:118:71
  n203_o <= xs (179 downto 162);
  -- vhdl_source/cordich.vhdl:118:83
  n204_o <= ys (179 downto 162);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n9_stagex_n205 <= gen1_n9_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n9_stagex_n206 <= gen1_n9_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n9_stagex_n207 <= gen1_n9_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n9_stagex_n208 <= gen1_n9_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n9_stagex_n209 <= gen1_n9_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n9_stagex : entity work.cordich_stage_16_9 port map (
    w => n200_o,
    a => n201_o,
    c => n202_o,
    x => n203_o,
    y => n204_o,
    g => gen1_n9_stagex_g,
    a_out => gen1_n9_stagex_a_out,
    c_out => gen1_n9_stagex_c_out,
    x_out => gen1_n9_stagex_x_out,
    y_out => gen1_n9_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n220_o <= wrap_W (267 downto 239);
  -- vhdl_source/cordich.vhdl:117:71
  n221_o <= as (186 downto 170);
  -- vhdl_source/cordich.vhdl:117:83
  n222_o <= cs (186 downto 170);
  -- vhdl_source/cordich.vhdl:118:71
  n223_o <= xs (197 downto 180);
  -- vhdl_source/cordich.vhdl:118:83
  n224_o <= ys (197 downto 180);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n10_stagex_n225 <= gen1_n10_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n10_stagex_n226 <= gen1_n10_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n10_stagex_n227 <= gen1_n10_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n10_stagex_n228 <= gen1_n10_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n10_stagex_n229 <= gen1_n10_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n10_stagex : entity work.cordich_stage_16_10 port map (
    w => n220_o,
    a => n221_o,
    c => n222_o,
    x => n223_o,
    y => n224_o,
    g => gen1_n10_stagex_g,
    a_out => gen1_n10_stagex_a_out,
    c_out => gen1_n10_stagex_c_out,
    x_out => gen1_n10_stagex_x_out,
    y_out => gen1_n10_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n240_o <= wrap_W (297 downto 268);
  -- vhdl_source/cordich.vhdl:117:71
  n241_o <= as (203 downto 187);
  -- vhdl_source/cordich.vhdl:117:83
  n242_o <= cs (203 downto 187);
  -- vhdl_source/cordich.vhdl:118:71
  n243_o <= xs (215 downto 198);
  -- vhdl_source/cordich.vhdl:118:83
  n244_o <= ys (215 downto 198);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n11_stagex_n245 <= gen1_n11_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n11_stagex_n246 <= gen1_n11_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n11_stagex_n247 <= gen1_n11_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n11_stagex_n248 <= gen1_n11_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n11_stagex_n249 <= gen1_n11_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n11_stagex : entity work.cordich_stage_16_11 port map (
    w => n240_o,
    a => n241_o,
    c => n242_o,
    x => n243_o,
    y => n244_o,
    g => gen1_n11_stagex_g,
    a_out => gen1_n11_stagex_a_out,
    c_out => gen1_n11_stagex_c_out,
    x_out => gen1_n11_stagex_x_out,
    y_out => gen1_n11_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n260_o <= wrap_W (328 downto 298);
  -- vhdl_source/cordich.vhdl:117:71
  n261_o <= as (220 downto 204);
  -- vhdl_source/cordich.vhdl:117:83
  n262_o <= cs (220 downto 204);
  -- vhdl_source/cordich.vhdl:118:71
  n263_o <= xs (233 downto 216);
  -- vhdl_source/cordich.vhdl:118:83
  n264_o <= ys (233 downto 216);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n12_stagex_n265 <= gen1_n12_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n12_stagex_n266 <= gen1_n12_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n12_stagex_n267 <= gen1_n12_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n12_stagex_n268 <= gen1_n12_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n12_stagex_n269 <= gen1_n12_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n12_stagex : entity work.cordich_stage_16_12 port map (
    w => n260_o,
    a => n261_o,
    c => n262_o,
    x => n263_o,
    y => n264_o,
    g => gen1_n12_stagex_g,
    a_out => gen1_n12_stagex_a_out,
    c_out => gen1_n12_stagex_c_out,
    x_out => gen1_n12_stagex_x_out,
    y_out => gen1_n12_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n280_o <= wrap_W (360 downto 329);
  -- vhdl_source/cordich.vhdl:117:71
  n281_o <= as (237 downto 221);
  -- vhdl_source/cordich.vhdl:117:83
  n282_o <= cs (237 downto 221);
  -- vhdl_source/cordich.vhdl:118:71
  n283_o <= xs (251 downto 234);
  -- vhdl_source/cordich.vhdl:118:83
  n284_o <= ys (251 downto 234);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n13_stagex_n285 <= gen1_n13_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n13_stagex_n286 <= gen1_n13_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n13_stagex_n287 <= gen1_n13_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n13_stagex_n288 <= gen1_n13_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n13_stagex_n289 <= gen1_n13_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n13_stagex : entity work.cordich_stage_16_13 port map (
    w => n280_o,
    a => n281_o,
    c => n282_o,
    x => n283_o,
    y => n284_o,
    g => gen1_n13_stagex_g,
    a_out => gen1_n13_stagex_a_out,
    c_out => gen1_n13_stagex_c_out,
    x_out => gen1_n13_stagex_x_out,
    y_out => gen1_n13_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n300_o <= wrap_W (392 downto 361);
  -- vhdl_source/cordich.vhdl:117:71
  n301_o <= as (254 downto 238);
  -- vhdl_source/cordich.vhdl:117:83
  n302_o <= cs (254 downto 238);
  -- vhdl_source/cordich.vhdl:118:71
  n303_o <= xs (269 downto 252);
  -- vhdl_source/cordich.vhdl:118:83
  n304_o <= ys (269 downto 252);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n14_stagex_n305 <= gen1_n14_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n14_stagex_n306 <= gen1_n14_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n14_stagex_n307 <= gen1_n14_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n14_stagex_n308 <= gen1_n14_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n14_stagex_n309 <= gen1_n14_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n14_stagex : entity work.cordich_stage_16_13 port map (
    w => n300_o,
    a => n301_o,
    c => n302_o,
    x => n303_o,
    y => n304_o,
    g => gen1_n14_stagex_g,
    a_out => gen1_n14_stagex_a_out,
    c_out => gen1_n14_stagex_c_out,
    x_out => gen1_n14_stagex_x_out,
    y_out => gen1_n14_stagex_y_out);
  -- vhdl_source/cordich.vhdl:116:71
  n320_o <= wrap_W (425 downto 393);
  -- vhdl_source/cordich.vhdl:117:71
  n321_o <= as (271 downto 255);
  -- vhdl_source/cordich.vhdl:117:83
  n322_o <= cs (271 downto 255);
  -- vhdl_source/cordich.vhdl:118:71
  n323_o <= xs (287 downto 270);
  -- vhdl_source/cordich.vhdl:118:83
  n324_o <= ys (287 downto 270);
  -- vhdl_source/cordich.vhdl:119:69
  gen1_n15_stagex_n325 <= gen1_n15_stagex_g; -- (signal)
  -- vhdl_source/cordich.vhdl:120:73
  gen1_n15_stagex_n326 <= gen1_n15_stagex_a_out; -- (signal)
  -- vhdl_source/cordich.vhdl:120:91
  gen1_n15_stagex_n327 <= gen1_n15_stagex_c_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:73
  gen1_n15_stagex_n328 <= gen1_n15_stagex_x_out; -- (signal)
  -- vhdl_source/cordich.vhdl:121:91
  gen1_n15_stagex_n329 <= gen1_n15_stagex_y_out; -- (signal)
  -- vhdl_source/cordich.vhdl:115:16
  gen1_n15_stagex : entity work.cordich_stage_16_14 port map (
    w => n320_o,
    a => n321_o,
    c => n322_o,
    x => n323_o,
    y => n324_o,
    g => gen1_n15_stagex_g,
    a_out => gen1_n15_stagex_a_out,
    c_out => gen1_n15_stagex_c_out,
    x_out => gen1_n15_stagex_x_out,
    y_out => gen1_n15_stagex_y_out);
  n341_o <= (33 downto 0 => 'Z') & gen1_n15_stagex_n325 & gen1_n14_stagex_n305 & gen1_n13_stagex_n285 & gen1_n12_stagex_n265 & gen1_n11_stagex_n245 & gen1_n10_stagex_n225 & gen1_n9_stagex_n205 & gen1_n8_stagex_n185 & gen1_n7_stagex_n165 & gen1_n6_stagex_n145 & gen1_n5_stagex_n125 & gen1_n4_stagex_n105 & gen1_n3_stagex_n85 & gen1_n2_stagex_n65 & gen1_n1_stagex_n45 & gen1_n0_stagex_n25;
  n342_o <= gen1_n15_stagex_n327 & gen1_n14_stagex_n307 & gen1_n13_stagex_n287 & gen1_n12_stagex_n267 & gen1_n11_stagex_n247 & gen1_n10_stagex_n227 & gen1_n9_stagex_n207 & gen1_n8_stagex_n187 & gen1_n7_stagex_n167 & gen1_n6_stagex_n147 & gen1_n5_stagex_n127 & gen1_n4_stagex_n107 & gen1_n3_stagex_n87 & gen1_n2_stagex_n67 & gen1_n1_stagex_n47 & gen1_n0_stagex_n27 & wrap_C;
  n343_o <= gen1_n15_stagex_n326 & gen1_n14_stagex_n306 & gen1_n13_stagex_n286 & gen1_n12_stagex_n266 & gen1_n11_stagex_n246 & gen1_n10_stagex_n226 & gen1_n9_stagex_n206 & gen1_n8_stagex_n186 & gen1_n7_stagex_n166 & gen1_n6_stagex_n146 & gen1_n5_stagex_n126 & gen1_n4_stagex_n106 & gen1_n3_stagex_n86 & gen1_n2_stagex_n66 & gen1_n1_stagex_n46 & gen1_n0_stagex_n26 & n15_o;
  n344_o <= gen1_n15_stagex_n328 & gen1_n14_stagex_n308 & gen1_n13_stagex_n288 & gen1_n12_stagex_n268 & gen1_n11_stagex_n248 & gen1_n10_stagex_n228 & gen1_n9_stagex_n208 & gen1_n8_stagex_n188 & gen1_n7_stagex_n168 & gen1_n6_stagex_n148 & gen1_n5_stagex_n128 & gen1_n4_stagex_n108 & gen1_n3_stagex_n88 & gen1_n2_stagex_n68 & gen1_n1_stagex_n48 & gen1_n0_stagex_n28 & n9_o & initx_n6;
  n345_o <= gen1_n15_stagex_n329 & gen1_n14_stagex_n309 & gen1_n13_stagex_n289 & gen1_n12_stagex_n269 & gen1_n11_stagex_n249 & gen1_n10_stagex_n229 & gen1_n9_stagex_n209 & gen1_n8_stagex_n189 & gen1_n7_stagex_n169 & gen1_n6_stagex_n149 & gen1_n5_stagex_n129 & gen1_n4_stagex_n109 & gen1_n3_stagex_n89 & gen1_n2_stagex_n69 & gen1_n1_stagex_n49 & gen1_n0_stagex_n29 & n14_o & inity_n11;
end rtl;
