#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Jun 16 11:19:04 2018
# Process ID: 16212
# Current directory: D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.runs/synth_1/top.vds
# Journal file: D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16944 
WARNING: [Synth 8-2611] redeclaration of ansi port position_x is not allowed [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/select_ctl.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port position_y is not allowed [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/select_ctl.v:33]
WARNING: [Synth 8-2611] redeclaration of ansi port turn is not allowed [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/timer_ctl.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 284.105 ; gain = 76.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-638] synthesizing module 'clock_divisor' [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/clock_divisor.v:2]
INFO: [Synth 8-256] done synthesizing module 'clock_divisor' (1#1) [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/clock_divisor.v:2]
INFO: [Synth 8-638] synthesizing module 'KeyboardDecoder' [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/KeyboardDecoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-638] synthesizing module 'KeyboardCtrl_0' [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.runs/synth_1/.Xil/Vivado-16212-DESKTOP-C7OAI1J/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'KeyboardCtrl_0' (2#1) [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.runs/synth_1/.Xil/Vivado-16212-DESKTOP-C7OAI1J/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'OnePulse' [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/OnePulse.v:1]
INFO: [Synth 8-256] done synthesizing module 'OnePulse' (3#1) [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/OnePulse.v:1]
INFO: [Synth 8-226] default block is never used [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/KeyboardDecoder.v:64]
INFO: [Synth 8-256] done synthesizing module 'KeyboardDecoder' (4#1) [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/KeyboardDecoder.v:1]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/vga.v:6]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (5#1) [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/vga.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.runs/synth_1/.Xil/Vivado-16212-DESKTOP-C7OAI1J/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (6#1) [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.runs/synth_1/.Xil/Vivado-16212-DESKTOP-C7OAI1J/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'mem_addr_gen' [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/mem_addr_gen.v:23]
WARNING: [Synth 8-5788] Register place_x_reg in module mem_addr_gen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/mem_addr_gen.v:42]
INFO: [Synth 8-256] done synthesizing module 'mem_addr_gen' (7#1) [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/mem_addr_gen.v:23]
INFO: [Synth 8-638] synthesizing module 'down_counter' [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/down_counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'down_counter' (8#1) [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/down_counter.v:23]
INFO: [Synth 8-638] synthesizing module 'timer_ctl' [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/timer_ctl.v:23]
INFO: [Synth 8-256] done synthesizing module 'timer_ctl' (9#1) [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/timer_ctl.v:23]
INFO: [Synth 8-638] synthesizing module 'select_ctl' [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/select_ctl.v:23]
INFO: [Synth 8-256] done synthesizing module 'select_ctl' (10#1) [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/select_ctl.v:23]
INFO: [Synth 8-638] synthesizing module 'place_chess' [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/place_chess.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/place_chess.v:52]
INFO: [Synth 8-256] done synthesizing module 'place_chess' (11#1) [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/place_chess.v:23]
WARNING: [Synth 8-3848] Net data in module/entity top does not have driver. [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/top.v:32]
INFO: [Synth 8-256] done synthesizing module 'top' (12#1) [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3331] design place_chess has unconnected port position_x[3]
WARNING: [Synth 8-3331] design place_chess has unconnected port position_x[2]
WARNING: [Synth 8-3331] design place_chess has unconnected port position_x[1]
WARNING: [Synth 8-3331] design place_chess has unconnected port position_y[3]
WARNING: [Synth 8-3331] design place_chess has unconnected port position_y[2]
WARNING: [Synth 8-3331] design place_chess has unconnected port position_y[1]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[0]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[1]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[2]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[3]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[4]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[5]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[6]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[7]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[8]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[9]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[10]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[11]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[12]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[13]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[14]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[15]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[16]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[17]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[18]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[19]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[20]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[21]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[22]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[23]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[24]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[25]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[26]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[27]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[28]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[29]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[30]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[31]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[32]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[33]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[34]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[35]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[36]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[37]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[38]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[39]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[40]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[41]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[42]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[43]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[44]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[45]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[46]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[47]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[48]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[49]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[50]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[51]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[52]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[53]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[54]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[55]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[56]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[57]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[58]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[59]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[60]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[61]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[62]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[63]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[64]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[65]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[66]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[67]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[68]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[69]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[70]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[71]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[72]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[73]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[74]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[75]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[76]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[77]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[78]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[79]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[80]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[81]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 309.691 ; gain = 102.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 309.691 ; gain = 102.527
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'KeyboardCtrl_0' instantiated as 'KeyboardCtrl_0/inst' [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/KeyboardDecoder.v:33]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'blk_mem_gen_0_inst' [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/top.v:67]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.runs/synth_1/.Xil/Vivado-16212-DESKTOP-C7OAI1J/dcp/KeyboardCtrl_0_in_context.xdc] for cell 'KeyboardCtrl_0/inst'
Finished Parsing XDC File [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.runs/synth_1/.Xil/Vivado-16212-DESKTOP-C7OAI1J/dcp/KeyboardCtrl_0_in_context.xdc] for cell 'KeyboardCtrl_0/inst'
Parsing XDC File [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.runs/synth_1/.Xil/Vivado-16212-DESKTOP-C7OAI1J/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen_0_inst'
Finished Parsing XDC File [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.runs/synth_1/.Xil/Vivado-16212-DESKTOP-C7OAI1J/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'blk_mem_gen_0_inst'
Parsing XDC File [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/constrs_1/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 606.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 606.043 ; gain = 398.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 606.043 ; gain = 398.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  {D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.runs/synth_1/.Xil/Vivado-16212-DESKTOP-C7OAI1J/dcp/KeyboardCtrl_0_in_context.xdc}, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  {D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.runs/synth_1/.Xil/Vivado-16212-DESKTOP-C7OAI1J/dcp/KeyboardCtrl_0_in_context.xdc}, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  {D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.runs/synth_1/.Xil/Vivado-16212-DESKTOP-C7OAI1J/dcp/KeyboardCtrl_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  {D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.runs/synth_1/.Xil/Vivado-16212-DESKTOP-C7OAI1J/dcp/KeyboardCtrl_0_in_context.xdc}, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 606.043 ; gain = 398.879
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "b_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/mem_addr_gen.v:161]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/mem_addr_gen.v:135]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/mem_addr_gen.v:112]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/mem_addr_gen.v:86]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/select_ctl.v:47]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/select_ctl.v:47]
INFO: [Synth 8-5544] ROM "position_x_next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "position_x_next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "position_y_next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "position_y_next0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'board_valid_next_reg' [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/place_chess.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'b_or_w_next_reg' [D:/Users/user/Desktop/1071/Verilog/final project/final_project/final_project.srcs/sources_1/new/place_chess.v:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 606.043 ; gain = 398.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     17 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               82 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Multipliers : 
	                 6x32  Multipliers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 6     
	   3 Input     82 Bit        Muxes := 1     
	  11 Input     17 Bit        Muxes := 6     
	   8 Input     17 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 22    
	  11 Input     11 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 5     
	  11 Input      3 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 33    
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divisor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module OnePulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mem_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   2 Input     17 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Multipliers : 
	                 6x32  Multipliers := 4     
+---Muxes : 
	  11 Input     17 Bit        Muxes := 6     
	   8 Input     17 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 22    
	  11 Input     11 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	  11 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module down_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module timer_ctl 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module select_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 1     
Module place_chess 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               82 Bit    Registers := 2     
+---Muxes : 
	   2 Input     82 Bit        Muxes := 6     
	   3 Input     82 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 606.043 ; gain = 398.879
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_cnt" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP select_x0, operation Mode is: (C:0xc)+A*(B:0x34).
DSP Report: operator select_x0 is absorbed into DSP select_x0.
DSP Report: operator select_x1 is absorbed into DSP select_x0.
DSP Report: Generating DSP select_y0, operation Mode is: (C:0xd)+A*(B:0x34).
DSP Report: operator select_y0 is absorbed into DSP select_y0.
DSP Report: operator select_y1 is absorbed into DSP select_y0.
DSP Report: Generating DSP pixel_addr0, operation Mode is: C+A*(B:0x140).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr1, operation Mode is: A*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr1, operation Mode is: A*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr0, operation Mode is: C+A*(B:0x140).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffff3).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr0, operation Mode is: C+A*(B:0x140).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr0, operation Mode is: C+A*(B:0x140).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr1, operation Mode is: (D+(A:0x1b))*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffe2).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr0, operation Mode is: C+A*(B:0x140).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr1, operation Mode is: (D+(A:0x5e))*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0x19).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr0, operation Mode is: C+(D+(A:0x23))*(B:0x140).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr0.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr1, operation Mode is: (D+(A:0x23))*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr1, operation Mode is: A*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr0, operation Mode is: C+A*(B:0x140).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffff3).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr0, operation Mode is: C+(D+(A:0x23))*(B:0x140).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr0.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr0, operation Mode is: C+A*(B:0x140).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr1, operation Mode is: (D+(A:0x48))*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffe2).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr0, operation Mode is: C+(D+(A:0x23))*(B:0x140).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr0.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr1, operation Mode is: (D+(A:0x8b))*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: operator pixel_addr2 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xfffffffffffe).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr1, operation Mode is: A*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0x11e).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
DSP Report: Generating DSP pixel_addr1, operation Mode is: A*(B:0x140).
DSP Report: operator pixel_addr1 is absorbed into DSP pixel_addr1.
DSP Report: Generating DSP pixel_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xf0).
DSP Report: operator pixel_addr0 is absorbed into DSP pixel_addr0.
WARNING: [Synth 8-3331] design place_chess has unconnected port position_x[3]
WARNING: [Synth 8-3331] design place_chess has unconnected port position_x[2]
WARNING: [Synth 8-3331] design place_chess has unconnected port position_x[1]
WARNING: [Synth 8-3331] design place_chess has unconnected port position_y[3]
WARNING: [Synth 8-3331] design place_chess has unconnected port position_y[2]
WARNING: [Synth 8-3331] design place_chess has unconnected port position_y[1]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[0]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[1]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[2]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[3]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[4]
WARNING: [Synth 8-3331] design mem_addr_gen has unconnected port b_or_w[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 606.043 ; gain = 398.879
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 606.043 ; gain = 398.879

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mem_addr_gen | (C:0xc)+A*(B:0x34)                | 10     | 6      | 4      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | (C:0xd)+A*(B:0x34)                | 10     | 6      | 4      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | C+A*(B:0x140)                     | 17     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x140)                       | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x140)                       | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | C+A*(B:0x140)                     | 17     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffff3) | 30     | 10     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | C+A*(B:0x140)                     | 17     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | C+A*(B:0x140)                     | 17     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | (D+(A:0x1b))*(B:0x140)            | 5      | 9      | -      | 10     | 20     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xffffffffffe2) | 30     | 10     | 6      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | C+A*(B:0x140)                     | 17     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | (D+(A:0x5e))*(B:0x140)            | 7      | 9      | -      | 10     | 20     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0x19)           | 30     | 10     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | C+(D+(A:0x23))*(B:0x140)          | 6      | 9      | 10     | 10     | 17     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|mem_addr_gen | (D+(A:0x23))*(B:0x140)            | 6      | 9      | -      | 10     | 20     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mem_addr_gen | A*(B:0x140)                       | 10     | 9      | -      | -      | 19     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | C+A*(B:0x140)                     | 10     | 9      | 10     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffff3) | 30     | 10     | 5      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | C+(D+(A:0x23))*(B:0x140)          | 6      | 9      | 11     | 10     | 17     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|mem_addr_gen | C+A*(B:0x140)                     | 10     | 9      | 11     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | (D+(A:0x48))*(B:0x140)            | 7      | 9      | -      | 10     | 20     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xffffffffffe2) | 30     | 10     | 6      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | C+(D+(A:0x23))*(B:0x140)          | 6      | 9      | 11     | 10     | 17     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|mem_addr_gen | (D+(A:0x8b))*(B:0x140)            | 8      | 9      | -      | 10     | 20     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xfffffffffffe) | 30     | 10     | 2      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x140)                       | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0x11e)          | 30     | 10     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mem_addr_gen | A*(B:0x140)                       | 17     | 9      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mem_addr_gen | PCIN+(A:0x0):B+(C:0xf0)           | 30     | 10     | 8      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[0]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[1]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[2]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[3]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[4]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[5]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[6]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[7]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[8]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[9]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[10]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[11]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[12]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[13]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[14]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[15]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[16]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[17]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[18]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[19]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[20]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[21]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[22]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[23]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[24]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[25]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[26]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[27]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[28]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[29]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[30]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[31]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[32]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[33]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[34]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[35]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[36]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[37]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[38]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[39]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[40]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[41]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[42]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[43]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[44]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[45]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[46]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[47]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[48]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[49]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[50]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[51]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[52]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[53]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[54]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[55]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[56]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[57]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[58]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[59]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[60]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[61]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[62]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[63]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[64]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[65]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[66]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[67]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[68]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[69]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[70]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[71]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[72]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[73]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[74]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[75]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[76]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[77]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[78]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[79]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[80]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_next_reg[81]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[0]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[1]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[2]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[3]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[4]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[5]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[6]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[7]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[8]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[9]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[10]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[11]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[12]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[13]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[14]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[15]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[16]) is unused and will be removed from module place_chess.
WARNING: [Synth 8-3332] Sequential element (b_or_w_reg[17]) is unused and will be removed from module place_chess.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 606.043 ; gain = 398.879
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 606.043 ; gain = 398.879

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 684.969 ; gain = 477.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 687.836 ; gain = 480.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 764.910 ; gain = 557.746
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 764.910 ; gain = 557.746

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 764.910 ; gain = 557.746
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module blk_mem_gen_0_inst has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 764.910 ; gain = 557.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 764.910 ; gain = 557.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 764.910 ; gain = 557.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 764.910 ; gain = 557.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 764.910 ; gain = 557.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 764.910 ; gain = 557.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |blk_mem_gen_0  |         1|
|2     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |KeyboardCtrl_0 |     1|
|2     |blk_mem_gen_0  |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |   145|
|5     |DSP48E1        |     9|
|6     |DSP48E1_1      |     5|
|7     |DSP48E1_2      |     8|
|8     |DSP48E1_3      |     5|
|9     |DSP48E1_4      |     3|
|10    |LUT1           |   209|
|11    |LUT2           |   197|
|12    |LUT3           |   108|
|13    |LUT4           |   739|
|14    |LUT5           |   334|
|15    |LUT6           |   543|
|16    |MUXF7          |   117|
|17    |MUXF8          |    33|
|18    |FDCE           |   569|
|19    |FDPE           |    10|
|20    |FDRE           |    91|
|21    |FDSE           |     2|
|22    |LD             |     2|
|23    |IBUF           |     2|
|24    |OBUF           |    14|
+------+---------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |  3170|
|2     |  KeyboardCtrl_0    |KeyboardDecoder |  1396|
|3     |    op              |OnePulse        |     3|
|4     |  b_player          |down_counter    |   172|
|5     |  clk_wiz_0_inst    |clock_divisor   |   165|
|6     |  control           |timer_ctl       |     6|
|7     |  mem_addr_gen_inst |mem_addr_gen    |   512|
|8     |  place             |place_chess     |     6|
|9     |  pos               |select_ctl      |    23|
|10    |  vga_inst          |vga_controller  |   496|
|11    |  w_player          |down_counter_0  |   168|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 764.910 ; gain = 557.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 414 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:47 . Memory (MB): peak = 764.910 ; gain = 261.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 764.910 ; gain = 557.746
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 179 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 209 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 764.910 ; gain = 557.746
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 764.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 16 11:20:05 2018...
