// Seed: 3161680194
module module_0 (
    output wand id_0,
    output supply1 id_1
);
  assign id_1 = 1;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output wor id_2,
    input supply0 id_3,
    output wand id_4
);
  logic [-1 : 1] id_6;
  ;
  module_0 modCall_1 (
      id_2,
      id_4
  );
  bit
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31;
  logic id_32;
  ;
  always @(posedge 1'b0) begin : LABEL_0
    id_21 <= 1;
  end
  wire id_33, id_34, id_35, id_36, id_37, id_38;
  assign id_28 = -1;
endmodule
