git clone --depth 1 --no-tags https://github.com/alessandropotenza/verilog-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456333711
git clone --depth 1 --no-tags https://github.com/zgw598243565/Maxmin-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456827310
git clone --depth 1 --no-tags https://github.com/Palacios1337/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460278202
git clone --depth 1 --no-tags https://github.com/smSafiHaider/Physiotherapic-TRex-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464230986
git clone --depth 1 --no-tags https://github.com/og0220ic/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462384282
git clone --depth 1 --no-tags https://github.com/christopherSofusNielsen/chisel-examples-local.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464638001
git clone --depth 1 --no-tags https://github.com/yousefkhaled1750/32-bit-single-cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462804236
git clone --depth 1 --no-tags https://github.com/minhquan186/fpu_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463368731
git clone --depth 1 --no-tags https://github.com/mperaza0714/6.111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463362884
git clone --depth 1 --no-tags https://github.com/WorkkoutHW/HDL-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465991030
git clone --depth 1 --no-tags https://github.com/AnaMitran/Maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466060876
git clone --depth 1 --no-tags https://github.com/dxiong2001/defender.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466038357
git clone --depth 1 --no-tags https://github.com/QuaATran/comp_arch_lab_4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465930844
git clone --depth 1 --no-tags https://github.com/hbelatikar/WiscSP-13.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466536970
git clone --depth 1 --no-tags https://github.com/fernandabucheri/lab-cd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460915123
git clone --depth 1 --no-tags https://github.com/mrkrcc/Verilog-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467145118
git clone --depth 1 --no-tags https://github.com/SoiyodSujon/My-file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456230758
git clone --depth 1 --no-tags https://github.com/thebigshed/TinyFPGA_A2-7Segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456097399
git clone --depth 1 --no-tags https://github.com/vikasaddanki2002/CompArch2022Moore1001Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456257596
git clone --depth 1 --no-tags https://github.com/jsahil730/cex-kc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455747611
git clone --depth 1 --no-tags https://github.com/Shelby-dotcom/RISCV-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455809388
git clone --depth 1 --no-tags https://github.com/JTWilford/ee533_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458706073
git clone --depth 1 --no-tags https://github.com/sneakyaardvark/seven-segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458047849
git clone --depth 1 --no-tags https://github.com/alexmeirels/Protocolo-Diretorio-MSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457398113
git clone --depth 1 --no-tags https://github.com/M111nt/ICP-1-Matrics-Multi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460018643
git clone --depth 1 --no-tags https://github.com/Mohamed5620/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459996685
git clone --depth 1 --no-tags https://github.com/Chengwu0203/ICDC_SET.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459984691
git clone --depth 1 --no-tags https://github.com/Charris16/EE477Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467316074
git clone --depth 1 --no-tags https://github.com/brsf11/SDR_Pad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467414394
git clone --depth 1 --no-tags https://github.com/dotai315/Verilog_Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467648600
git clone --depth 1 --no-tags https://github.com/hggmarks/IF675-CC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466596824
git clone --depth 1 --no-tags https://github.com/seckingezer/Factorization-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464236005
git clone --depth 1 --no-tags https://github.com/Shivanesh13/SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464758980
git clone --depth 1 --no-tags https://github.com/yujineuna/csed311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464902117
git clone --depth 1 --no-tags https://github.com/mistodinis/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466449180
git clone --depth 1 --no-tags https://github.com/tsadarsh/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467899092
git clone --depth 1 --no-tags https://github.com/Velz07/Alarm_Clock_Coverage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468024556
git clone --depth 1 --no-tags https://github.com/Ahmedsaied9/Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467096555
git clone --depth 1 --no-tags https://github.com/Gaveroid/ECE09243-Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468518932
git clone --depth 1 --no-tags https://github.com/jakeeis/Spartan-Edge-Accelerator-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468534260
git clone --depth 1 --no-tags https://github.com/navaneethans/Bitmap2lcd_font_generation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463428000
git clone --depth 1 --no-tags https://github.com/GuFangYi/IC_contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463472829
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/ipC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459009890
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/ipD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458997006
git clone --depth 1 --no-tags https://github.com/yueguonimeijian/first_repository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463373447
git clone --depth 1 --no-tags https://github.com/varghese-rahul/glift_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463332621
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460344162
git clone --depth 1 --no-tags https://github.com/BenzeneAlcohol/ECE-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459159832
git clone --depth 1 --no-tags https://github.com/COMPUBRODY/contador_0_to_9675.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460321095
git clone --depth 1 --no-tags https://github.com/Ranaihab/Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461878119
git clone --depth 1 --no-tags https://github.com/OmarAlHaj24/4-Bit-Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461893056
git clone --depth 1 --no-tags https://github.com/JoyJi99/processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461919565
git clone --depth 1 --no-tags https://github.com/CarlosM96/FullMode_box.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462419505
git clone --depth 1 --no-tags https://github.com/RusanovskiyBV/Advanced-Embedded-System-Design-Flow-on-Zynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461552248
git clone --depth 1 --no-tags https://github.com/JasonHuang2000/riscv-pipelined-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464559763
git clone --depth 1 --no-tags https://github.com/Exxcalibur/UVM-ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464586315
git clone --depth 1 --no-tags https://github.com/Bsopngwi/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464594004
git clone --depth 1 --no-tags https://github.com/seyyedh/parallel_sorting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464382597
git clone --depth 1 --no-tags https://github.com/mam547/Booth-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465938264
git clone --depth 1 --no-tags https://github.com/KajalT9/Advanced-Encryption-Sandard-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465987556
git clone --depth 1 --no-tags https://github.com/bhargav-vamshi/CMOS-Full-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464790699
git clone --depth 1 --no-tags https://github.com/Kapil-Shyam-M/ShaktiMAAN-VeriPy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465603510
git clone --depth 1 --no-tags https://github.com/olivia-leggio/ECE350-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466318112
git clone --depth 1 --no-tags https://github.com/rui-min/ComputerOrganization_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466285646
git clone --depth 1 --no-tags https://github.com/psrpsrpsr/adder4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461109081
git clone --depth 1 --no-tags https://github.com/sam2468sam/AI_on_Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459016083
git clone --depth 1 --no-tags https://github.com/ikbalavsar/Counters.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466830710
git clone --depth 1 --no-tags https://github.com/Hueppy/verilog-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467033237
git clone --depth 1 --no-tags https://github.com/alihusain01/lab6-ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467791413
git clone --depth 1 --no-tags https://github.com/tux2603/lfsr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467704681
git clone --depth 1 --no-tags https://github.com/adrianwong9999/ELEC374.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467716180
git clone --depth 1 --no-tags https://github.com/maximyudayev/CA-RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468398889
git clone --depth 1 --no-tags https://github.com/glennfrey/FSM_in_ASIC_with_RF_Transmitter_using_esim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468380275
git clone --depth 1 --no-tags https://github.com/Kane-ouvic/ComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465141090
git clone --depth 1 --no-tags https://github.com/537Cheese/LAB4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465137520
git clone --depth 1 --no-tags https://github.com/TheShortDuck/caravel_chipdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460827589
git clone --depth 1 --no-tags https://github.com/108062138/LOGICLAB02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461449913
git clone --depth 1 --no-tags https://github.com/RakshithR-BMS/LD-AAT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461540248
git clone --depth 1 --no-tags https://github.com/psrpsrpsr/Fadd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461102392
git clone --depth 1 --no-tags https://github.com/silverchris/MC68681_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463956614
git clone --depth 1 --no-tags https://github.com/jonahalmn/single-cycle-rv64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462418631
git clone --depth 1 --no-tags https://github.com/WillyChennnn/E_ICC2019_priliminary_univ_cell_based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461932691
git clone --depth 1 --no-tags https://github.com/WillyChennnn/E_ICC2018_priliminary_univ_cell_based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461928185
git clone --depth 1 --no-tags https://github.com/skoranne/VLSI_DESIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464262626
git clone --depth 1 --no-tags https://github.com/jeffrey82221/verilog_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464143406
git clone --depth 1 --no-tags https://github.com/Nadiam75/MIPS_CA_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456164129
git clone --depth 1 --no-tags https://github.com/hyeinlee725/Verilog_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456398592
git clone --depth 1 --no-tags https://github.com/mohammadsaadati80/Digital-Logic-Design-Laboratory-Course-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457727248
git clone --depth 1 --no-tags https://github.com/memaghraby/CNN-LogicDesign2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457952856
git clone --depth 1 --no-tags https://github.com/AtVict0r/cet4805-spring-2021-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457575350
git clone --depth 1 --no-tags https://github.com/SergioHdzReyes/verilog_course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456791631
git clone --depth 1 --no-tags https://github.com/JieHong-Liu/REAL-TIME-SKIN-DETECTION-IMPLMENTED-ON-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456120900
git clone --depth 1 --no-tags https://github.com/thisisyuan/breakout-game-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456192821
git clone --depth 1 --no-tags https://github.com/karastratton/CompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455899245
git clone --depth 1 --no-tags https://github.com/linuspauling1/LSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459233267
git clone --depth 1 --no-tags https://github.com/betocool-prog/picosoc_step_02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460017448
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2018-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460345075
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2018-gra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460343836
