// Seed: 4003553981
module module_0 ();
  tri1 id_1;
  assign id_1 = 1;
  wire id_2;
  always @(posedge id_1) id_2 = 1;
  assign module_2.id_0 = 0;
endmodule
module module_1;
  logic [7:0] id_2, id_3, id_4 = id_2, id_5, id_6;
  assign id_3[1] = 1;
  wire id_7;
  logic [7:0] id_8;
  always $display(1'd0 - 1'b0);
  wire id_9;
  module_0 modCall_1 ();
  assign id_4 = id_2;
  assign id_8[1] = 1;
endmodule
module module_2 (
    input supply1 id_0
);
  module_0 modCall_1 ();
endmodule
