`timescale 1ns / 1ps

// This project is divided by two frequency domains. Write domain works on GPIO_CLK from input gpio pin (frequency is changeable). 
// Write domain includes modules such as get_gpio, packer8to32, fifo_dualport(write side) and sram_dp(write side).
// Read domain works on CLK from FT601 (100MHZ). Read domain includes modules such as fifo_dualport(read side), sram_dp(read side), loopback and fifo_fsm.

module top #(
	parameter GPIO_LEN = 8,
	parameter DATA_LEN = 32,
	parameter BE_LEN = 4,
	parameter FIFO_DEPTH = 8192,
	parameter ADDR_LEN = $clog2(FIFO_DEPTH),
	parameter FIFO_RX_LEN = DATA_LEN + BE_LEN
)(
	// GPIO signals from FPGA logic
	input   						GPIO_CLK,
	input  [GPIO_LEN-1:0]	GPIO_DATA,
	input   						GPIO_STROB,	
	input 						FPGA_RESET,
   input 						CLK,		// Clock signal from FT601
	input 						RESET_N,	// Active-low reset signal from FT601	
   input 						TXE_N,		// Trancieve empty signal from FT601
   input 						RXF_N,		// Receive full signal from FT601
   output 						OE_N,		// Output enable signal to FT601
   output 						WR_N,		// Write enable signal to FT601
   output 						RD_N,		// Read enable signal to FT601
	inout [BE_LEN-1:0] 		BE,			// In and out byte enable bus connected to FT601
	inout [DATA_LEN-1:0] 	DATA		// In and out data bus connected to FT601
	 );
	localparam [BE_LEN-1:0] FULL_BE = {BE_LEN{1'b1}};
	
	//-----gpio-----
	wire [GPIO_LEN-1:0] gpio_data; 	// from GPIO module to packer8to32 module
	wire gpio_strob;	// GPIO strobe (valid signal)	
	wire gpio_clk;	// GPIO clock signal in write  
	
	//-----packer-----
	wire packer_valid_o;
	wire [DATA_LEN-1:0]	packer_data_o;
	
	//-----fifo-----
	wire [DATA_LEN-1:0]	fifo_data_i;
	wire [DATA_LEN-1:0]	fifo_data_o;
	wire [ADDR_LEN-1:0] fifo_addr_wr, fifo_addr_rd;
	wire [DATA_LEN-1:0] sram_in, sram_out; // Data to/from SRAM
	wire full_fifo;
	wire empty_fifo;
	wire fifo_wen_o, fifo_ren_o;
	wire tx_fifo_overflow;
	wire tx_fifo_underflow;
	wire packer_wen_i;
	wire packer_wen_raw;
	wire tx_fifo_error_i; // Sticky TX-side error collected in CLK domain and synchronized into lvds_clk.
	wire tx_fifo_error_wr_gpio; // GPIO-domain sticky TX error from tx_write_guard.
	wire tx_fifo_error_wr_ft; // FT-domain synchronized copy of GPIO TX error.
	wire [DATA_LEN-1:0] fsm_tx_fifo_data_i; // Selected TX source for FT601: normal TX FIFO or loopback FIFO.
	wire [BE_LEN-1:0]   fsm_tx_fifo_be_i; // Selected TX byte-enable source.
	wire                fsm_tx_fifo_empty_i; // Empty flag for the currently selected TX source.
	wire                fifo_tx_pop_i; // Pop command routed to normal TX FIFO.
	wire [FIFO_RX_LEN-1:0] loopback_fifo_data_i;
	wire [FIFO_RX_LEN-1:0] loopback_fifo_data_o;
	wire full_loopback_fifo;
	wire empty_loopback_fifo;
	wire rx_fifo_overflow;
	wire rx_fifo_underflow;
	wire rx_fifo_error_i; // Sticky RX-side error reported by the command decoder block.
	wire loopback_mode_ft; // Runtime loopback mode latched in FT clock domain by command decoder.
	wire loopback_mode_gpio; // Loopback mode synchronized into the GPIO domain.
	wire service_hold_ft; // FT-domain hold while mode switch is in progress.
	wire service_hold_gpio; // GPIO-domain copy of service hold used to block new writes.
	wire fsm_rx_full_i; // Selected receive-side backpressure source for the FSM.
	wire gpio_rst_n_i; // Active-low synchronous reset for the GPIO/write clock domain.
	wire ft_rst_n_i; // Active-low synchronous reset for the FT601/read clock domain.
	wire fpga_reset_i; // Buffered FPGA reset input.
	wire ft_reset_i; // Active-high reset request derived from FT601 RESET_N.
	wire ft_rst_req; // Combined asynchronous reset request that is synchronized into FT clock domain.
	wire [FIFO_RX_LEN-1:0] ft_rx_word_raw;
	wire ft_rx_word_valid;
	wire [FIFO_RX_LEN-1:0] ft_rx_word;
	wire loopback_fifo_wen_i;
	wire tx_prefetch_en;
	wire tx_source_change;
	wire soft_clear_tx_req_ft; // Internal FT-domain request used by testbench in stage-2 soft-clear checks.
	wire soft_clear_rx_req_ft; // Internal FT-domain request for loopback FIFO soft clear.
	wire soft_clear_ft_state_req_ft; // Internal FT-domain request for FSM/loopback state soft clear.
	wire soft_clear_tx_ft; // FT-domain pulse that clears the read side of the async TX path.
	wire soft_clear_tx_gpio; // GPIO-domain pulse that clears the write side of the async TX path.
	wire status_req;
	wire status_source_sel;
	wire status_source_empty;
	wire status_source_change;
	wire tx_fifo_full_ft;
	wire [DATA_LEN-1:0] status_word;
	 
	//-----sram-----
	// ***wire wr_en_sram, rd_en_sram_n;
	// ***wire [ADDR_LEN-1:0] wr_addr_sram, rd_addr_sram;

	//-----fsm-----
	// tx sends data from FPGA to FT601
	// rx recieves data from FT601 to FPGA
	wire ft_clk_i; // Buffered FT601 clock used by the full read domain.
	wire ft_reset_n_i; // Buffered active-low FT601 RESET_N.
	wire ft_txe_n_i; // Buffered FT601 TXE# sampled inside FPGA.
	wire ft_rxf_n_i; // Buffered FT601 RXF# sampled inside FPGA.
	wire [DATA_LEN-1:0] rx_data;
	wire [DATA_LEN-1:0] tx_data;
	wire [BE_LEN-1:0] rx_be;
	wire [BE_LEN-1:0]	tx_be;
	wire fsm_oe_o;
	wire fsm_wr_o;
	wire fsm_rd_o;
	wire fsm_idle_o;
	wire fsm_tx_path_idle_o;
	wire status_issue_window;
	wire drive_tx; // when is active - drives data on DATA bus to FT601
	wire [DATA_LEN-1:0] fsm_data_o; // data from ft601
	wire [BE_LEN-1:0] fsm_be_o; // byte enable from ft601
	wire fifo_pop;	// when is active - fsm is ready to get data from fifo
	wire fifo_append; // when is active - data from ft601 drives to fifo
	
	
	// Assignings
	assign fifo_data_i = packer_data_o;
	// TX source is selected at runtime:
	// normal mode uses the GPIO/TX FIFO, loopback mode reuses words captured into the FT-domain loopback FIFO.
	assign fsm_tx_fifo_data_i  = status_source_sel ? status_word :
	                            loopback_mode_ft ? loopback_fifo_data_o[DATA_LEN-1:0] :
	                            fifo_data_o;
	assign fsm_tx_fifo_be_i    = status_source_sel ? FULL_BE :
	                            loopback_mode_ft ? loopback_fifo_data_o[FIFO_RX_LEN-1:DATA_LEN] :
	                            {BE_LEN{1'b1}};
	assign fsm_tx_fifo_empty_i = status_source_sel ? status_source_empty :
	                            loopback_mode_ft ? empty_loopback_fifo :
	                            empty_fifo;
	assign fifo_tx_pop_i       = (!status_source_sel && !loopback_mode_ft) ? fifo_pop : 1'b0;
	assign packer_wen_i        = packer_wen_raw && !loopback_mode_gpio && !service_hold_gpio;
	assign ft_rx_word_raw      = {fsm_be_o, fsm_data_o};
	assign fsm_rx_full_i = loopback_mode_ft ? full_loopback_fifo : 1'b0;
	assign status_issue_window = fsm_tx_path_idle_o &&
	                            (loopback_mode_ft ? empty_loopback_fifo : empty_fifo);
	assign ft_reset_i = ~ft_reset_n_i;
	assign ft_rst_req = fpga_reset_i | ft_reset_i;
	assign soft_clear_tx_ft = soft_clear_tx_req_ft;

	IBUF #(
		.IOSTANDARD("LVCMOS33")
	) ibuf_fpga_reset (
		.I(FPGA_RESET),
		.O(fpga_reset_i)
	);
	
	// FT601 physical I/O wrapper
	ft601_io #(
		.DATA_LEN(DATA_LEN),
		.BE_LEN(BE_LEN)
	) ft_io (
		.CLK(CLK),
		.RESET_N(RESET_N),
		.TXE_N(TXE_N),
		.RXF_N(RXF_N),
		.OE_N(OE_N),
		.WR_N(WR_N),
		.RD_N(RD_N),
		.BE(BE),
		.DATA(DATA),
		.clk_o(ft_clk_i),
		.reset_n_o(ft_reset_n_i),
		.txe_n_o(ft_txe_n_i),
		.rxf_n_o(ft_rxf_n_i),
		.rx_be_o(rx_be),
		.rx_data_o(rx_data),
		.oe_n_i(fsm_oe_o),
		.wr_n_i(fsm_wr_o),
		.rd_n_i(fsm_rd_o),
		.drive_tx_i(drive_tx),
		.tx_be_i(tx_be),
		.tx_data_i(tx_data)
	);

	// Synchronizers per clock domain
	rst_sync gpio_rst_sync (
		.clk(gpio_clk),
		.arst_i(fpga_reset_i),
		.rst_n_o(gpio_rst_n_i)
	);

	rst_sync ft_rst_sync (
		.clk(ft_clk_i),
		.arst_i(ft_rst_req),
		.rst_n_o(ft_rst_n_i)
	);

	bit_sync #(
		.RESET_VALUE(1'b0)
	) loopback_mode_gpio_sync (
		.clk(gpio_clk),
		.rst_n(gpio_rst_n_i),
		.din(loopback_mode_ft),
		.dout(loopback_mode_gpio)
	);

	bit_sync #(
		.RESET_VALUE(1'b0)
	) service_hold_gpio_sync (
		.clk(gpio_clk),
		.rst_n(gpio_rst_n_i),
		.din(service_hold_ft),
		.dout(service_hold_gpio)
	);

	bit_sync #(
		.RESET_VALUE(1'b0)
	) tx_fifo_full_ft_sync (
		.clk(ft_clk_i),
		.rst_n(ft_rst_n_i),
		.din(full_fifo),
		.dout(tx_fifo_full_ft)
	);

	bit_sync #(
		.RESET_VALUE(1'b0)
	) tx_fifo_error_wr_ft_sync (
		.clk(ft_clk_i),
		.rst_n(ft_rst_n_i),
		.din(tx_fifo_error_wr_gpio),
		.dout(tx_fifo_error_wr_ft)
	);

	pulse_sync soft_clear_tx_gpio_sync (
		.src_clk(ft_clk_i),
		.src_rst_n(ft_rst_n_i),
		.dst_clk(gpio_clk),
		.dst_rst_n(gpio_rst_n_i),
		.pulse_i(soft_clear_tx_req_ft),
		.pulse_o(soft_clear_tx_gpio)
	);

	// Loopback control
	loopback_ft_ctrl #(
		.FIFO_RX_LEN(FIFO_RX_LEN),
		.BE_LEN(BE_LEN)
	) loopback_ctrl (
		.clk(ft_clk_i),
		.rst_n(ft_rst_n_i),
		.soft_clear_i(soft_clear_ft_state_req_ft),
		.service_hold_i(service_hold_ft),
		.loopback_mode_i(loopback_mode_ft),
		.ft_rxf_n_i(ft_rxf_n_i),
		.fifo_append_i(fifo_append),
		.rx_word_i(ft_rx_word_raw),
		.ft_rx_word_valid_o(ft_rx_word_valid),
		.ft_rx_word_o(ft_rx_word),
		.loopback_fifo_wen_o(loopback_fifo_wen_i),
		.loopback_fifo_word_o(loopback_fifo_data_i),
		.tx_prefetch_en_o(tx_prefetch_en),
		.tx_source_change_o(tx_source_change)
	);

	// Status control
	status_ft_ctrl #(
		.DATA_LEN(DATA_LEN)
	) status_ctrl (
		.clk(ft_clk_i),
		.rst_n(ft_rst_n_i),
		.soft_clear_i(soft_clear_ft_state_req_ft),
		.service_hold_i(service_hold_ft),
		.ft_idle_i(status_issue_window),
		.status_req_i(status_req),
		.status_pop_i(fifo_pop && status_source_sel && !status_source_change),
		.status_send_i(status_source_sel && !fsm_wr_o),
		.loopback_mode_i(loopback_mode_ft),
		.tx_error_i(tx_fifo_error_i),
		.rx_error_i(rx_fifo_error_i),
		.tx_fifo_empty_i(empty_fifo),
		.tx_fifo_full_i(tx_fifo_full_ft),
		.loopback_fifo_empty_i(empty_loopback_fifo),
		.loopback_fifo_full_i(full_loopback_fifo),
		.source_sel_o(status_source_sel),
		.source_empty_o(status_source_empty),
		.status_word_o(status_word),
		.source_change_o(status_source_change)
	);

	// GPIO I/O wrapper
	get_gpio gpio(
		.clk_i(GPIO_CLK),
		.strob_i(GPIO_STROB),
		.data_i(GPIO_DATA),
		.data_o(gpio_data),
		.strob_o(gpio_strob),
		.clk_o(gpio_clk)
	);
	
	// Packer 8-bit bus to 32-bit bus
	packer8to32 packer(
		.clk(gpio_clk),
		.rst_n(gpio_rst_n_i),
		.valid_i(gpio_strob),
		.data_i(gpio_data),
		.valid_o(packer_valid_o),
		.data_o(packer_data_o)
	);
	
	// GPIO-domain asynchronous FIFO
	fifo_dualport #(
		.DATA_LEN(DATA_LEN),
		.DEPTH(FIFO_DEPTH),
		.USE_UNDERFLOW(0)
	) fifo_tx(
		.clk_wr(gpio_clk),
		.clk_rd(ft_clk_i),
		.rst_wr_n(gpio_rst_n_i),
		.rst_rd_n(ft_rst_n_i),
		.soft_clear_wr_i(soft_clear_tx_gpio),
		.soft_clear_rd_i(soft_clear_tx_ft),
		.wen_i(packer_wen_i),
		.ren_i(fifo_tx_pop_i), 
		.sram_data_r(sram_out),
		.data_i(fifo_data_i),
		.data_o(fifo_data_o),
		.sram_data_w(sram_in),
		.wen_o(fifo_wen_o),
		.ren_o(fifo_ren_o),
		.wr_addr_o(fifo_addr_wr),
		.rd_addr_o(fifo_addr_rd),
		.full(full_fifo),
		.empty(empty_fifo),
		.overflow(tx_fifo_overflow),
		.underflow(tx_fifo_underflow)
	);
	
	// Asynchronous FIFO SRAM
	sram_dp #(
		.DATA_LEN(DATA_LEN),
		.DEPTH(FIFO_DEPTH)
	) mem_tx(
		.wr_clk(gpio_clk),
		.rd_clk(ft_clk_i),
		.wen(fifo_wen_o),
		.ren(fifo_ren_o),
		.wr_addr(fifo_addr_wr),
		.rd_addr(fifo_addr_rd),
		.data_i(sram_in),
		.data_o(sram_out)
	);

	// FT-domain loopback FIFO
	fifo_singleclock #(
		.DATA_LEN(FIFO_RX_LEN),
		.DEPTH(FIFO_DEPTH)
	) loopback_fifo(
		.clk(ft_clk_i),
		.rst_n(ft_rst_n_i),
		.soft_clear_i(soft_clear_rx_req_ft),
		.wen_i(loopback_fifo_wen_i),
		.ren_i(fifo_pop && loopback_mode_ft && !status_source_sel),
		.data_i(loopback_fifo_data_i),
		.data_o(loopback_fifo_data_o),
		.full(full_loopback_fifo),
		.empty(empty_loopback_fifo),
		.overflow(rx_fifo_overflow),
		.underflow(rx_fifo_underflow)
	);

	// Host command control
	host_cmd_ctrl #(
		.DATA_LEN(DATA_LEN),
		.BE_LEN(BE_LEN),
		.FIFO_RX_LEN(FIFO_RX_LEN)
	) host_cmd(
		.clk(ft_clk_i),
		.rst_n(ft_rst_n_i),
		.rx_word_valid_i(ft_rx_word_valid),
		.rx_word_i(ft_rx_word),
		.ft_idle_i(fsm_idle_o),
		.tx_fifo_underflow_i(tx_fifo_underflow),
		.tx_fifo_error_i(tx_fifo_error_wr_ft),
		.rx_fifo_overflow_i(rx_fifo_overflow),
		.rx_fifo_underflow_i(rx_fifo_underflow),
		.tx_fifo_error_o(tx_fifo_error_i),
		.rx_fifo_error_o(rx_fifo_error_i),
		.soft_clear_tx_o(soft_clear_tx_req_ft),
		.soft_clear_rx_o(soft_clear_rx_req_ft),
		.soft_clear_ft_state_o(soft_clear_ft_state_req_ft),
		.status_req_o(status_req),
		.service_hold_o(service_hold_ft),
		.loopback_mode_o(loopback_mode_ft)
	);

	// TX write guard
	tx_write_guard tx_guard(
		.clk(gpio_clk),
		.rst_n(gpio_rst_n_i),
		.soft_clear_i(soft_clear_tx_gpio),
		.packer_valid_i(packer_valid_o),
		.full_fifo_i(full_fifo),
		.tx_fifo_overflow_i(tx_fifo_overflow),
		.tx_fifo_error_i(tx_fifo_error_i),
		.rx_fifo_error_i(rx_fifo_error_i),
		.packer_wen_o(packer_wen_raw),
		.tx_fifo_error_wr_o(tx_fifo_error_wr_gpio)
	);

	// FT-domain FSM 
	fifo_fsm fsm(
		.rst_n(ft_rst_n_i),
		.clk(ft_clk_i),
		.txe_n(ft_txe_n_i),
		.rxf_n(ft_rxf_n_i),
		.data_i(fsm_tx_fifo_data_i),
		.tx_be_i(fsm_tx_fifo_be_i),
		.rx_data(rx_data),
		.be_i(rx_be),
		.full_fifo(fsm_rx_full_i),
		.empty_fifo(fsm_tx_fifo_empty_i),
		.tx_clear_i(tx_source_change || status_source_change),
		.soft_clear_i(soft_clear_ft_state_req_ft),
		.service_hold_i(service_hold_ft),
		.tx_prefetch_en_i(tx_prefetch_en),
		.data_o(fsm_data_o),
		.tx_data(tx_data),
		.be_o(tx_be),
		.fifo_be(fsm_be_o),
		.wr_n(fsm_wr_o),
		.rd_n(fsm_rd_o),
		.oe_n(fsm_oe_o),
		.drive_tx(drive_tx),
		.idle_o(fsm_idle_o),
		.tx_path_idle_o(fsm_tx_path_idle_o),
		.fifo_pop(fifo_pop),
		.fifo_append(fifo_append)
	);
	
endmodule
