# JSR (0x20)

Timing:
- T2: Read new PCL
- T3: Dummy read from stack
- T4: Write return PCH to stack
- T5: Write return PCL to stack
- T0: Read new PCH
- T1: Set new PC + Fetch next opcode

## JSR (0x20), T2 (PHI1)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 0, /T0: 1, /T1X: 1, 0/IR: 0, FETCH: 1, /ready: 0, WR: 0, ACRL1: 1, ACRL2: 0, T6: 0, T7: 0, ENDS: 0, ENDX: 1, TRES1: 0, TRESX: 1|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 0, TRES2: 0, /T2: 0, /T3: 1, /T4: 1, /T5: 1|
|Decoder|28: T2, 33: LEFT_ALL (T2), 35: STK2, 48: JSR2, 57: BRK JSR RTI RTS Push/pull (T2), 95: JSR (TX), 121: /IR6, 126: /IR7|
|Commands|S_S, DB_ADD, SB_ADD, SUMS, ADD_SB7, ADD_SB06, ADH_PCH, PCH_ADH, ADL_PCL, PCL_ADL, ADH_ABH, ADL_ABL, SB_DB|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|1|
|Regs|IR=0x20, PD=0x20, Y=0x00, X=0x05, S=0xFD, AI=0x6B, BI=0x6B, ADD=0x6B, AC=0x6C|
|PCL|0x07|
|PCH|0xC0|
|ABL|0x07|
|ABH|0xC0|
|DL|0x20|
|DOR|0x6B|
|Flags|C: 1, Z: 0, I: 1, D: 0, B: 1, V: 0, N: 0|
|Buses|SB=0x6B, DB=0x6B, ADL=0x07, ADH=0xC0|

![20_JSR_T2_PHI1](/BreakingNESWiki/imgstore/ops/20_JSR_T2_PHI1.jpg)

## JSR (0x20), T2 (PHI2)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 0, /T0: 1, /T1X: 1, 0/IR: 1, FETCH: 0, /ready: 0, WR: 0, ACRL1: 1, ACRL2: 1, T6: 0, T7: 0, ENDS: 0, ENDX: 1, TRES1: 0, TRESX: 1|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 0, TRES2: 0, /T2: 0, /T3: 1, /T4: 1, /T5: 1|
|Decoder|28: T2, 33: LEFT_ALL (T2), 35: STK2, 48: JSR2, 57: BRK JSR RTI RTS Push/pull (T2), 95: JSR (TX), 121: /IR6, 126: /IR7|
|Commands|S_ADL, SUMS, ADH_ABH, ADL_ABL, Z_ADH17, SB_DB, DL_DB|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|1|
|Regs|IR=0x20, PD=0x00, Y=0x00, X=0x05, S=0xFD, AI=0x6B, BI=0x6B, ADD=0xD6, AC=0x6C|
|PCL|0x08|
|PCH|0xC0|
|ABL|0x07|
|ABH|0xC0|
|DL|0x0E|
|DOR|0x6B|
|Flags|C: 1, Z: 0, I: 1, D: 0, B: 1, V: 0, N: 0|
|Buses|SB=0xFF, DB=0xFF, ADL=0xFD, ADH=0x01|

![20_JSR_T2_PHI2](/BreakingNESWiki/imgstore/ops/20_JSR_T2_PHI2.jpg)

## JSR (0x20), T3 (PHI1)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 0, /T0: 1, /T1X: 1, 0/IR: 1, FETCH: 0, /ready: 0, WR: 0, ACRL1: 0, ACRL2: 1, T6: 0, T7: 0, ENDS: 0, ENDX: 1, TRES1: 0, TRESX: 1|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 0, TRES2: 0, /T2: 1, /T3: 0, /T4: 1, /T5: 1|
|Decoder|36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 78: JSR (T3), 86: T3 ANY, 95: JSR (TX), 121: /IR6, 126: /IR7|
|Commands|S_ADL, SB_S, Z_ADD, ADL_ADD, SUMS, PCH_PCH, PCL_PCL, ADH_ABH, ADL_ABL, Z_ADH17, SB_DB, DL_DB|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|0|
|Regs|IR=0x20, PD=0x00, Y=0x00, X=0x05, S=0xFD, AI=0x00, BI=0xFD, ADD=0xD6, AC=0x6C|
|PCL|0x08|
|PCH|0xC0|
|ABL|0xFD|
|ABH|0x01|
|DL|0x0E|
|DOR|0x0E|
|Flags|C: 1, Z: 0, I: 1, D: 0, B: 1, V: 1, N: 0|
|Buses|SB=0x0E, DB=0x0E, ADL=0xFD, ADH=0x01|

![20_JSR_T3_PHI1](/BreakingNESWiki/imgstore/ops/20_JSR_T3_PHI1.jpg)

## JSR (0x20), T3 (PHI2)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 0, /T0: 1, /T1X: 1, 0/IR: 1, FETCH: 0, /ready: 0, WR: 1, ACRL1: 0, ACRL2: 0, T6: 0, T7: 0, ENDS: 0, ENDX: 1, TRES1: 0, TRESX: 1|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 0, TRES2: 0, /T2: 1, /T3: 0, /T4: 1, /T5: 1|
|Decoder|36: BRK JSR RTI RTS Push/pull + BIT JMP (T3), 78: JSR (T3), 86: T3 ANY, 95: JSR (TX), 121: /IR6, 126: /IR7|
|Commands|SUMS, ADD_ADL, PCH_DB, ADL_ABL|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|0|
|Regs|IR=0x20, PD=0x00, Y=0x00, X=0x05, S=0x0E, AI=0x00, BI=0xFD, ADD=0xFD, AC=0x6C|
|PCL|0x08|
|PCH|0xC0|
|ABL|0xFD|
|ABH|0x01|
|DL|0x00|
|DOR|0x0E|
|Flags|C: 1, Z: 0, I: 1, D: 0, B: 1, V: 1, N: 0|
|Buses|SB=0xFF, DB=0xC0, ADL=0xFD, ADH=0xFF|

![20_JSR_T3_PHI2](/BreakingNESWiki/imgstore/ops/20_JSR_T3_PHI2.jpg)

## JSR (0x20), T4 (PHI1)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 0, /T0: 1, /T1X: 1, 0/IR: 1, FETCH: 0, /ready: 0, WR: 1, ACRL1: 0, ACRL2: 0, T6: 0, T7: 0, ENDS: 0, ENDX: 1, TRES1: 0, TRESX: 1|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 0, TRES2: 0, /T2: 1, /T3: 1, /T4: 0, /T5: 1|
|Decoder|37: BRK JSR (T4), 85: T4 ANY, 95: JSR (TX), 121: /IR6, 126: /IR7|
|Commands|S_S, SB_ADD, ADL_ADD, SUMS, ADD_ADL, PCH_PCH, PCH_DB, PCL_PCL, ADL_ABL|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|0|
|Regs|IR=0x20, PD=0x00, Y=0x00, X=0x05, S=0x0E, AI=0xFF, BI=0xFD, ADD=0xFD, AC=0x6C|
|PCL|0x08|
|PCH|0xC0|
|ABL|0xFD|
|ABH|0x01|
|DL|0x00|
|DOR|0xC0|
|Flags|C: 1, Z: 0, I: 1, D: 0, B: 1, V: 0, N: 0|
|Buses|SB=0xFF, DB=0xC0, ADL=0xFD, ADH=0xFF|

![20_JSR_T4_PHI1](/BreakingNESWiki/imgstore/ops/20_JSR_T4_PHI1.jpg)

## JSR (0x20), T4 (PHI2)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 0, /T0: 1, /T1X: 1, 0/IR: 1, FETCH: 0, /ready: 0, WR: 1, ACRL1: 0, ACRL2: 0, T6: 0, T7: 0, ENDS: 0, ENDX: 1, TRES1: 0, TRESX: 1|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 0, TRES2: 0, /T2: 1, /T3: 1, /T4: 0, /T5: 1|
|Decoder|37: BRK JSR (T4), 85: T4 ANY, 95: JSR (TX), 121: /IR6, 126: /IR7|
|Commands|SUMS, ADD_ADL, PCL_DB, ADL_ABL|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|0|
|Regs|IR=0x20, PD=0x00, Y=0x00, X=0x05, S=0x0E, AI=0xFF, BI=0xFD, ADD=0xFC, AC=0x6C|
|PCL|0x08|
|PCH|0xC0|
|ABL|0xFD|
|ABH|0x01|
|DL|0x00|
|DOR|0xC0|
|Flags|C: 1, Z: 0, I: 1, D: 0, B: 1, V: 0, N: 0|
|Buses|SB=0xFF, DB=0x08, ADL=0xFC, ADH=0xFF|

![20_JSR_T4_PHI2](/BreakingNESWiki/imgstore/ops/20_JSR_T4_PHI2.jpg)

## JSR (0x20), T5 (PHI1)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 0, /T0: 1, /T1X: 1, 0/IR: 1, FETCH: 0, /ready: 0, WR: 1, ACRL1: 1, ACRL2: 0, T6: 0, T7: 0, ENDS: 0, ENDX: 0, TRES1: 0, TRESX: 1|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 0, TRES2: 0, /T2: 1, /T3: 1, /T4: 1, /T5: 0|
|Decoder|56: JSR/5, 95: JSR (TX), 103: JSR (T5), 121: /IR6, 126: /IR7|
|Commands|S_S, SB_ADD, ADL_ADD, SUMS, ADD_ADL, PCH_PCH, PCL_PCL, PCL_DB, ADL_ABL|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|0|
|Regs|IR=0x20, PD=0x00, Y=0x00, X=0x05, S=0x0E, AI=0xFF, BI=0xFC, ADD=0xFC, AC=0x6C|
|PCL|0x08|
|PCH|0xC0|
|ABL|0xFC|
|ABH|0x01|
|DL|0x00|
|DOR|0x08|
|Flags|C: 1, Z: 0, I: 1, D: 0, B: 1, V: 0, N: 0|
|Buses|SB=0xFF, DB=0x08, ADL=0xFC, ADH=0xFF|

![20_JSR_T5_PHI1](/BreakingNESWiki/imgstore/ops/20_JSR_T5_PHI1.jpg)

## JSR (0x20), T5 (PHI2)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 0, /T0: 1, /T1X: 1, 0/IR: 1, FETCH: 0, /ready: 0, WR: 0, ACRL1: 1, ACRL2: 1, T6: 0, T7: 0, ENDS: 0, ENDX: 0, TRES1: 0, TRESX: 0|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 0, TRES2: 0, /T2: 1, /T3: 1, /T4: 1, /T5: 0|
|Decoder|56: JSR/5, 95: JSR (TX), 103: JSR (T5), 121: /IR6, 126: /IR7|
|Commands|SUMS, ADD_SB7, ADD_SB06, PCH_ADH, PCL_ADL, ADH_ABH, ADL_ABL|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|0|
|Regs|IR=0x20, PD=0x00, Y=0x00, X=0x05, S=0x0E, AI=0xFF, BI=0xFC, ADD=0xFB, AC=0x6C|
|PCL|0x08|
|PCH|0xC0|
|ABL|0xFC|
|ABH|0x01|
|DL|0xC0|
|DOR|0x08|
|Flags|C: 1, Z: 0, I: 1, D: 0, B: 1, V: 0, N: 0|
|Buses|SB=0xFB, DB=0xFF, ADL=0x08, ADH=0xC0|

![20_JSR_T5_PHI2](/BreakingNESWiki/imgstore/ops/20_JSR_T5_PHI2.jpg)

## JSR (0x20), T0 (PHI1)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 1, /T0: 0, /T1X: 1, 0/IR: 1, FETCH: 0, /ready: 0, WR: 0, ACRL1: 1, ACRL2: 1, T6: 0, T7: 0, ENDS: 0, ENDX: 1, TRES1: 0, TRESX: 0|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 0, TRES2: 1, /T2: 1, /T3: 1, /T4: 1, /T5: 1|
|Decoder|21: JSR (T0), 34: T0 ANY, 95: JSR (TX), 121: /IR6, 126: /IR7|
|Commands|S_S, NDB_ADD, SB_ADD, SUMS, ADD_SB7, ADD_SB06, PCH_PCH, PCH_ADH, ADL_PCL, PCL_ADL, ADH_ABH, ADL_ABL|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|1|
|Regs|IR=0x20, PD=0x00, Y=0x00, X=0x05, S=0x0E, AI=0xFB, BI=0x00, ADD=0xFB, AC=0x6C|
|PCL|0x08|
|PCH|0xC0|
|ABL|0x08|
|ABH|0xC0|
|DL|0xC0|
|DOR|0xFF|
|Flags|C: 1, Z: 0, I: 1, D: 0, B: 1, V: 0, N: 0|
|Buses|SB=0xFB, DB=0xFF, ADL=0x08, ADH=0xC0|

![20_JSR_T0_PHI1](/BreakingNESWiki/imgstore/ops/20_JSR_T0_PHI1.jpg)

## JSR (0x20), T0 (PHI2)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 1, /T0: 0, /T1X: 1, 0/IR: 1, FETCH: 0, /ready: 0, WR: 0, ACRL1: 1, ACRL2: 1, T6: 0, T7: 0, ENDS: 1, ENDX: 1, TRES1: 1, TRESX: 0|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 0, TRES2: 1, /T2: 1, /T3: 1, /T4: 1, /T5: 1|
|Decoder|21: JSR (T0), 34: T0 ANY, 95: JSR (TX), 121: /IR6, 126: /IR7|
|Commands|S_ADL, SUMS, ADD_SB7, ADD_SB06, ADH_ABH, ADL_ABL, DL_ADH, DL_DB|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|1|
|Regs|IR=0x20, PD=0x00, Y=0x00, X=0x05, S=0x0E, AI=0xFB, BI=0x00, ADD=0xFB, AC=0x6C|
|PCL|0x09|
|PCH|0xC0|
|ABL|0x08|
|ABH|0xC0|
|DL|0xC0|
|DOR|0xFF|
|Flags|C: 1, Z: 0, I: 1, D: 0, B: 1, V: 0, N: 0|
|Buses|SB=0xFB, DB=0xFF, ADL=0x0E, ADH=0xFF|

![20_JSR_T0_PHI2](/BreakingNESWiki/imgstore/ops/20_JSR_T0_PHI2.jpg)

## JSR (0x20), T1 (PHI1)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 0, /T0: 1, /T1X: 0, 0/IR: 1, FETCH: 0, /ready: 0, WR: 0, ACRL1: 0, ACRL2: 1, T6: 0, T7: 0, ENDS: 1, ENDX: 1, TRES1: 1, TRESX: 0|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 1, TRES2: 1, /T2: 1, /T3: 1, /T4: 1, /T5: 1|
|Decoder|95: JSR (TX), 121: /IR6, 126: /IR7|
|Commands|S_ADL, SB_S, DB_ADD, Z_ADD, SUMS, ADD_SB7, ADD_SB06, ADH_PCH, ADL_PCL, ADH_ABH, ADL_ABL, DL_ADH, DL_DB|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|1|
|Regs|IR=0x20, PD=0x00, Y=0x00, X=0x05, S=0x0E, AI=0x00, BI=0xC0, ADD=0xFB, AC=0x6C|
|PCL|0x09|
|PCH|0xC0|
|ABL|0x0E|
|ABH|0xC0|
|DL|0xC0|
|DOR|0xC0|
|Flags|C: 1, Z: 0, I: 1, D: 0, B: 1, V: 0, N: 0|
|Buses|SB=0xFB, DB=0xC0, ADL=0x0E, ADH=0xC0|

![20_JSR_T1_PHI1](/BreakingNESWiki/imgstore/ops/20_JSR_T1_PHI1.jpg)

## JSR (0x20), T1 (PHI2)

|Component/Signal|State|
|---|---|
|Dispatcher|T0: 0, /T0: 1, /T1X: 0, 0/IR: 0, FETCH: 1, /ready: 0, WR: 0, ACRL1: 0, ACRL2: 0, T6: 0, T7: 0, ENDS: 0, ENDX: 1, TRES1: 0, TRESX: 1|
|Interrupts|/NMIP: 1, /IRQP: 1, RESP: 0, BRK6E: 0, BRK7: 1, DORES: 0, /DONMI: 1|
|Extra Cycle Counter|T1: 1, TRES2: 1, /T2: 1, /T3: 1, /T4: 1, /T5: 1|
|Decoder|95: JSR (TX), 121: /IR6, 126: /IR7|
|Commands|SUMS, ADD_SB7, ADD_SB06, PCH_ADH, PCL_ADL, ADH_ABH, ADL_ABL, SB_DB|
|ALU Carry In|0|
|DAA|0|
|DSA|0|
|Increment PC|1|
|Regs|IR=0x20, PD=0x69, Y=0x00, X=0x05, S=0xFB, AI=0x00, BI=0xC0, ADD=0xC0, AC=0x6C|
|PCL|0x0F|
|PCH|0xC0|
|ABL|0x0E|
|ABH|0xC0|
|DL|0x69|
|DOR|0xC0|
|Flags|C: 1, Z: 0, I: 1, D: 0, B: 1, V: 0, N: 0|
|Buses|SB=0xC0, DB=0xC0, ADL=0x0F, ADH=0xC0|

![20_JSR_T1_PHI2](/BreakingNESWiki/imgstore/ops/20_JSR_T1_PHI2.jpg)
