
build/main.elf:     file format elf32-littlearm


Disassembly of section .text:

00080000 <_start>:
   80000:	e3a0d902 	mov	sp, #32768	@ 0x8000
   80004:	eb00000d 	bl	80040 <main>

00080008 <hang>:
   80008:	eafffffe 	b	80008 <hang>

0008000c <delay>:
   8000c:	e24dd008 	sub	sp, sp, #8
   80010:	e3a03000 	mov	r3, #0
   80014:	e58d3004 	str	r3, [sp, #4]
   80018:	ea000003 	b	8002c <delay+0x20>
   8001c:	e1a00000 	nop			@ (mov r0, r0)
   80020:	e59d3004 	ldr	r3, [sp, #4]
   80024:	e2833001 	add	r3, r3, #1
   80028:	e58d3004 	str	r3, [sp, #4]
   8002c:	e59d3004 	ldr	r3, [sp, #4]
   80030:	e1530000 	cmp	r3, r0
   80034:	3afffff8 	bcc	8001c <delay+0x10>
   80038:	e28dd008 	add	sp, sp, #8
   8003c:	e12fff1e 	bx	lr

00080040 <main>:
   80040:	e92d4070 	push	{r4, r5, r6, lr}
   80044:	e59f2034 	ldr	r2, [pc, #52]	@ 80080 <main+0x40>
   80048:	e5923010 	ldr	r3, [r2, #16]
   8004c:	e3c3360e 	bic	r3, r3, #14680064	@ 0xe00000
   80050:	e3833602 	orr	r3, r3, #2097152	@ 0x200000
   80054:	e5823010 	str	r3, [r2, #16]
   80058:	e59f5020 	ldr	r5, [pc, #32]	@ 80080 <main+0x40>
   8005c:	e3a06902 	mov	r6, #32768	@ 0x8000
   80060:	e5856020 	str	r6, [r5, #32]
   80064:	e59f4018 	ldr	r4, [pc, #24]	@ 80084 <main+0x44>
   80068:	e1a00004 	mov	r0, r4
   8006c:	ebffffe6 	bl	8000c <delay>
   80070:	e585602c 	str	r6, [r5, #44]	@ 0x2c
   80074:	e1a00004 	mov	r0, r4
   80078:	ebffffe3 	bl	8000c <delay>
   8007c:	eafffff5 	b	80058 <main+0x18>
   80080:	20200000 	eorcs	r0, r0, r0
   80084:	0007a120 	andeq	sl, r7, r0, lsr #2

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543405 	subseq	r3, r4, r5, lsl #8
  14:	01080206 	tsteq	r8, r6, lsl #4
  18:	04120109 	ldreq	r0, [r2], #-265	@ 0xfffffef7
  1c:	01150114 	tsteq	r5, r4, lsl r1
  20:	01180317 	tsteq	r8, r7, lsl r3
  24:	Address 0x24 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__stack_top__+0x104fc94>
   4:	72412820 	subvc	r2, r1, #32, 16	@ 0x200000
   8:	4e47206d 	cdpmi	0, 4, cr2, cr7, cr13, {3}
   c:	6f542055 	svcvs	0x00542055
  10:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  14:	206e6961 	rsbcs	r6, lr, r1, ror #18
  18:	332e3431 			@ <UNDEFINED> instruction: 0x332e3431
  1c:	6c65522e 	stclvs	2, cr5, [r5], #-184	@ 0xffffff48
  20:	42282031 	eormi	r2, r8, #49	@ 0x31
  24:	646c6975 	strbtvs	r6, [ip], #-2421	@ 0xfffff68b
  28:	6d726120 	ldclvs	1, cr6, [r2, #-128]!	@ 0xffffff80
  2c:	2e34312d 	cdpcs	1, 3, cr3, cr4, cr13, {1}
  30:	29343731 	ldmdbcs	r4!, {r0, r4, r5, r8, r9, sl, ip, sp}
  34:	34312029 	ldrtcc	r2, [r1], #-41	@ 0xffffffd7
  38:	312e332e 			@ <UNDEFINED> instruction: 0x312e332e
  3c:	32303220 	eorscc	r3, r0, #32, 4
  40:	32363035 	eorscc	r3, r6, #53	@ 0x35
  44:	Address 0x44 is out of bounds.


Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000100 	andeq	r0, r0, r0, lsl #2
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00009a03 	andeq	r9, r0, r3, lsl #20
  10:	007e1d00 	rsbseq	r1, lr, r0, lsl #26
  14:	00230000 	eoreq	r0, r3, r0
  18:	000c0000 	andeq	r0, ip, r0
  1c:	007c0008 	rsbseq	r0, ip, r8
  20:	00000000 	andeq	r0, r0, r0
  24:	8f040000 	svchi	0x00040000
  28:	01000000 	mrseq	r0, (UNDEF: 0)
  2c:	0040061c 	subeq	r0, r0, ip, lsl r6
  30:	00480008 	subeq	r0, r8, r8
  34:	9c010000 	stcls	0, cr0, [r1], {-0}
  38:	000000b9 	strheq	r0, [r0], -r9
  3c:	00000005 	andeq	r0, r0, r5
  40:	121e0100 	andsne	r0, lr, #0, 2
  44:	000000b9 	strheq	r0, [r0], -r9
  48:	69620604 	stmdbvs	r2!, {r2, r9, sl}^
  4c:	1f010074 	svcne	0x00010074
  50:	0000b912 	andeq	fp, r0, r2, lsl r9
  54:	77011500 	strvc	r1, [r1, -r0, lsl #10]
  58:	21000000 	mrscs	r0, (UNDEF: 0)
  5c:	000000c5 	andeq	r0, r0, r5, asr #1
  60:	20200010 	eorcs	r0, r0, r0, lsl r0
  64:	00006e07 	andeq	r6, r0, r7, lsl #28
  68:	12220100 	eorne	r0, r2, #0, 2
  6c:	000000b9 	strheq	r0, [r0], -r9
  70:	0000000e 	andeq	r0, r0, lr
  74:	0000000c 	andeq	r0, r0, ip
  78:	00001701 	andeq	r1, r0, r1, lsl #14
  7c:	00c52800 	sbceq	r2, r5, r0, lsl #16
  80:	00200000 	eoreq	r0, r0, r0
  84:	94012020 	strls	r2, [r1], #-32	@ 0xffffffe0
  88:	29000000 	stmdbcs	r0, {}	@ <UNPREDICTABLE>
  8c:	000000c5 	andeq	r0, r0, r5, asr #1
  90:	2020002c 	eorcs	r0, r0, ip, lsr #32
  94:	08007008 	stmdaeq	r0, {r3, ip, sp, lr}
  98:	0000cb00 	andeq	ip, r0, r0, lsl #22
  9c:	0000a800 	andeq	sl, r0, r0, lsl #16
  a0:	50010200 	andpl	r0, r1, r0, lsl #4
  a4:	00007402 	andeq	r7, r0, r2, lsl #8
  a8:	08007c09 	stmdaeq	r0, {r0, r3, sl, fp, ip, sp, lr}
  ac:	0000cb00 	andeq	ip, r0, r0, lsl #22
  b0:	50010200 	andpl	r0, r1, r0, lsl #4
  b4:	00007402 	andeq	r7, r0, r2, lsl #8
  b8:	07040a00 	streq	r0, [r4, -r0, lsl #20]
  bc:	0000000a 	andeq	r0, r0, sl
  c0:	0000b90b 	andeq	fp, r0, fp, lsl #18
  c4:	c0040c00 	andgt	r0, r4, r0, lsl #24
  c8:	0d000000 	stceq	0, cr0, [r0, #-0]
  cc:	0000001d 	andeq	r0, r0, sp, lsl r0
  d0:	0c061601 	stceq	6, cr1, [r6], {1}
  d4:	34000800 	strcc	r0, [r0], #-2048	@ 0xfffff800
  d8:	01000000 	mrseq	r0, (UNDEF: 0)
  dc:	00890e9c 	umulleq	r0, r9, ip, lr
  e0:	16010000 	strne	r0, [r1], -r0
  e4:	0000b919 	andeq	fp, r0, r9, lsl r9
  e8:	0f500100 	svceq	0x00500100
  ec:	00080010 	andeq	r0, r8, r0, lsl r0
  f0:	00000028 	andeq	r0, r0, r8, lsr #32
  f4:	01006910 	tsteq	r0, r0, lsl r9
  f8:	00c02017 	sbceq	r2, r0, r7, lsl r0
  fc:	91020000 	mrsls	r0, (UNDEF: 2)
 100:	0000007c 	andeq	r0, r0, ip, ror r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	03003401 	tsteq	r0, #16777216	@ 0x1000000
   4:	01213a0e 			@ <UNDEFINED> instruction: 0x01213a0e
   8:	21390b3b 	teqcs	r9, fp, lsr fp
   c:	1c13491c 			@ <UNDEFINED> instruction: 0x1c13491c
  10:	02000006 	andeq	r0, r0, #6
  14:	18020049 	stmdane	r2, {r0, r3, r6}
  18:	0000187e 	andeq	r1, r0, lr, ror r8
  1c:	25011103 	strcs	r1, [r1, #-259]	@ 0xfffffefd
  20:	030b130e 	tsteq	fp, #939524096	@ 0x38000000
  24:	110e1b0e 	tstne	lr, lr, lsl #22
  28:	10061201 	andne	r1, r6, r1, lsl #4
  2c:	04000017 	streq	r0, [r0], #-23	@ 0xffffffe9
  30:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  34:	0b3a0e03 	bleq	e83848 <__stack_top__+0xe027b8>
  38:	0b390b3b 	bleq	e42d2c <__stack_top__+0xdc1c9c>
  3c:	01111927 	tsteq	r1, r7, lsr #18
  40:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  44:	1301197a 	tstne	r1, #1998848	@ 0x1e8000
  48:	34050000 	strcc	r0, [r5], #-0
  4c:	3a0e0300 	bcc	380c54 <__stack_top__+0x2ffbc4>
  50:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  54:	1c13490b 			@ <UNDEFINED> instruction: 0x1c13490b
  58:	0600000b 	streq	r0, [r0], -fp
  5c:	08030034 	stmdaeq	r3, {r2, r4, r5}
  60:	0b3b0b3a 	bleq	ec2d50 <__stack_top__+0xe41cc0>
  64:	13490b39 	cmpne	r9, #58368	@ 0xe400
  68:	00000b1c 	andeq	r0, r0, ip, lsl fp
  6c:	03003407 	tsteq	r0, #117440512	@ 0x7000000
  70:	3b0b3a0e 	blcc	2ce8b0 <__stack_top__+0x24d820>
  74:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  78:	b7170213 			@ <UNDEFINED> instruction: 0xb7170213
  7c:	00001742 	andeq	r1, r0, r2, asr #14
  80:	7d014808 	stcvc	8, cr4, [r1, #-32]	@ 0xffffffe0
  84:	01137f01 	tsteq	r3, r1, lsl #30
  88:	09000013 	stmdbeq	r0, {r0, r1, r4}
  8c:	017d0148 	cmneq	sp, r8, asr #2
  90:	0000137f 	andeq	r1, r0, pc, ror r3
  94:	0b00240a 	bleq	90c4 <_start-0x76f3c>
  98:	030b3e0b 	tsteq	fp, #11, 28	@ 0xb0
  9c:	0b00000e 	bleq	dc <_start-0x7ff24>
  a0:	13490035 	cmpne	r9, #53	@ 0x35
  a4:	0f0c0000 	svceq	0x000c0000
  a8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  ac:	0d000013 	stceq	0, cr0, [r0, #-76]	@ 0xffffffb4
  b0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	@ <UNPREDICTABLE>
  b4:	0b3a0e03 	bleq	e838c8 <__stack_top__+0xe02838>
  b8:	0b390b3b 	bleq	e42dac <__stack_top__+0xdc1d1c>
  bc:	01111927 	tsteq	r1, r7, lsr #18
  c0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  c4:	0000197a 	andeq	r1, r0, sl, ror r9
  c8:	0300050e 	tsteq	r0, #58720256	@ 0x3800000
  cc:	3b0b3a0e 	blcc	2ce90c <__stack_top__+0x24d87c>
  d0:	490b390b 	stmdbmi	fp, {r0, r1, r3, r8, fp, ip, sp}
  d4:	00180213 	andseq	r0, r8, r3, lsl r2
  d8:	010b0f00 	tsteq	fp, r0, lsl #30
  dc:	06120111 			@ <UNDEFINED> instruction: 0x06120111
  e0:	34100000 	ldrcc	r0, [r0], #-0
  e4:	3a080300 	bcc	200cec <__stack_top__+0x17fc5c>
  e8:	390b3b0b 	stmdbcc	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  ec:	0213490b 	andseq	r4, r3, #180224	@ 0x2c000
  f0:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	00000010 	andeq	r0, r0, r0, lsl r0
   4:	00040005 	andeq	r0, r4, r5
   8:	00000000 	andeq	r0, r0, r0
   c:	40040200 	andmi	r0, r4, r0, lsl #4
  10:	0053014c 	subseq	r0, r3, ip, asr #2

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	0008000c 	andeq	r0, r8, ip
  14:	0000007c 	andeq	r0, r0, ip, ror r0
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	000000a5 	andeq	r0, r0, r5, lsr #1
   4:	00210003 	eoreq	r0, r1, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 			@ <UNDEFINED> instruction: 0x000d0efb
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	tstvc	r1, #0
  1c:	00006372 	andeq	r6, r0, r2, ror r3
  20:	6e69616d 	cdpvs	1, 6, cr6, cr9, cr13, {3}
  24:	0100632e 	tsteq	r0, lr, lsr #6
  28:	05000000 	streq	r0, [r0, #-0]
  2c:	02050020 	andeq	r0, r5, #32
  30:	0008000c 	andeq	r0, r8, ip
  34:	06011503 	streq	r1, [r1], -r3, lsl #10
  38:	06050501 	streq	r0, [r5], -r1, lsl #10
  3c:	010a052f 	tsteq	sl, pc, lsr #10
  40:	01062005 	tsteq	r6, r5
  44:	054a0505 	strbeq	r0, [sl, #-1285]	@ 0xfffffafb
  48:	052f0609 	streq	r0, [pc, #-1545]!	@ fffffa47 <__stack_top__+0xfff7e9b7>
  4c:	04020033 	streq	r0, [r2], #-51	@ 0xffffffcd
  50:	29052d03 	stmdbcs	r5, {r0, r1, r8, sl, fp, sp}
  54:	01040200 	mrseq	r0, R12_usr
  58:	06010566 	streq	r0, [r1], -r6, ror #10
  5c:	06110569 	ldreq	r0, [r1], -r9, ror #10
  60:	3005054c 	andcc	r0, r5, ip, asr #10
  64:	05131413 	ldreq	r1, [r3, #-1043]	@ 0xfffffbed
  68:	05010612 	streq	r0, [r1, #-1554]	@ 0xfffff9ee
  6c:	054c0605 	strbeq	r0, [ip, #-1541]	@ 0xfffff9fb
  70:	0501060e 	streq	r0, [r1, #-1550]	@ 0xfffff9f2
  74:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffa77 <__stack_top__+0xfff7e9e7>
  78:	0501060e 	streq	r0, [r1, #-1550]	@ 0xfffff9f2
  7c:	052f0605 	streq	r0, [pc, #-1541]!	@ fffffa7f <__stack_top__+0xfff7e9ef>
  80:	0501060d 	streq	r0, [r1, #-1549]	@ 0xfffff9f3
  84:	13300605 	teqne	r0, #5242880	@ 0x500000
  88:	14090514 	strne	r0, [r9], #-1300	@ 0xfffffaec
  8c:	01061005 	tsteq	r6, r5
  90:	67060905 	strvs	r0, [r6, -r5, lsl #18]
  94:	06100567 	ldreq	r0, [r0], -r7, ror #10
  98:	00090501 	andeq	r0, r9, r1, lsl #10
  9c:	06010402 	streq	r0, [r1], -r2, lsl #8
  a0:	450b052f 	strmi	r0, [fp, #-1327]	@ 0xfffffad1
  a4:	01000602 	tsteq	r0, r2, lsl #12
  a8:	Address 0xa8 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f676572 	svcpl	0x00676572
   4:	65646e69 	strbvs	r6, [r4, #-3689]!	@ 0xfffff197
   8:	6e750078 	mrcvs	0, 3, r0, cr5, cr8, {3}
   c:	6e676973 			@ <UNDEFINED> instruction: 0x6e676973
  10:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
  14:	6700746e 	strvs	r7, [r0, -lr, ror #8]
  18:	74657370 	strbtvc	r7, [r5], #-880	@ 0xfffffc90
  1c:	6c656400 	stclvs	4, cr6, [r5], #-0
  20:	44007961 	strmi	r7, [r0], #-2401	@ 0xfffff69f
  24:	6c455c3a 	stclvs	12, cr5, [r5], {58}	@ 0x3a
  28:	72746b65 	rsbsvc	r6, r4, #103424	@ 0x19400
  2c:	63696e6f 	cmnvs	r9, #1776	@ 0x6f0
  30:	61725c61 	cmnvs	r2, r1, ror #24
  34:	65627073 	strbvs	r7, [r2, #-115]!	@ 0xffffff8d
  38:	5c797272 	ldclpl	2, cr7, [r9], #-456	@ 0xfffffe38
  3c:	65726142 	ldrbvs	r6, [r2, #-322]!	@ 0xfffffebe
  40:	6174654d 	cmnvs	r4, sp, asr #10
  44:	6c425f6c 	stclvs	15, cr5, [r2], {108}	@ 0x6c
  48:	656b6e69 	strbvs	r6, [fp, #-3689]!	@ 0xfffff197
  4c:	655a5c72 	ldrbvs	r5, [sl, #-3186]	@ 0xfffff38e
  50:	31576f72 	cmpcc	r7, r2, ror pc
  54:	425c312e 	subsmi	r3, ip, #-2147483637	@ 0x8000000b
  58:	4d657261 	stclmi	2, cr7, [r5, #-388]!	@ 0xfffffe7c
  5c:	6c617465 	stclvs	4, cr7, [r1], #-404	@ 0xfffffe6c
  60:	69623233 	stmdbvs	r2!, {r0, r1, r4, r5, r9, ip, sp}^
  64:	6c425f74 	stclvs	15, cr5, [r2], {116}	@ 0x74
  68:	656b6e69 	strbvs	r6, [fp, #-3689]!	@ 0xfffff197
  6c:	65730072 	ldrbvs	r0, [r3, #-114]!	@ 0xffffff8e
  70:	7463656c 	strbtvc	r6, [r3], #-1388	@ 0xfffffa94
  74:	6700726f 	strvs	r7, [r0, -pc, ror #4]
  78:	65736670 	ldrbvs	r6, [r3, #-1648]!	@ 0xfffff990
  7c:	7273006c 	rsbsvc	r0, r3, #108	@ 0x6c
  80:	616d2f63 	cmnvs	sp, r3, ror #30
  84:	632e6e69 			@ <UNDEFINED> instruction: 0x632e6e69
  88:	756f6300 	strbvc	r6, [pc, #-768]!	@ fffffd90 <__stack_top__+0xfff7ed00>
  8c:	6d00746e 	stcvs	4, cr7, [r0, #-440]	@ 0xfffffe48
  90:	006e6961 	rsbeq	r6, lr, r1, ror #18
  94:	6c637067 	stclvs	0, cr7, [r3], #-412	@ 0xfffffe64
  98:	4e470072 	mcrmi	0, 2, r0, cr7, cr2, {3}
  9c:	31432055 	cmpcc	r3, r5, asr r0
  a0:	34312037 	ldrtcc	r2, [r1], #-55	@ 0xffffffc9
  a4:	312e332e 			@ <UNDEFINED> instruction: 0x312e332e
  a8:	32303220 	eorscc	r3, r0, #32, 4
  ac:	32363035 	eorscc	r3, r6, #53	@ 0x35
  b0:	6d2d2033 	stcvs	0, cr2, [sp, #-204]!	@ 0xffffff34
  b4:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	@ 0xfffffe74
  b8:	376d7261 	strbcc	r7, [sp, -r1, ror #4]!
  bc:	696d6474 	stmdbvs	sp!, {r2, r4, r5, r6, sl, sp, lr}^
  c0:	666d2d20 	strbtvs	r2, [sp], -r0, lsr #26
  c4:	74616f6c 	strbtvc	r6, [r1], #-3948	@ 0xfffff094
  c8:	6962612d 	stmdbvs	r2!, {r0, r2, r3, r5, r8, sp, lr}^
  cc:	666f733d 			@ <UNDEFINED> instruction: 0x666f733d
  d0:	6d2d2074 	stcvs	0, cr2, [sp, #-464]!	@ 0xfffffe30
  d4:	206d7261 	rsbcs	r7, sp, r1, ror #4
  d8:	72616d2d 	rsbvc	r6, r1, #2880	@ 0xb40
  dc:	613d6863 	teqvs	sp, r3, ror #16
  e0:	34766d72 	ldrbtcc	r6, [r6], #-3442	@ 0xfffff28e
  e4:	672d2074 			@ <UNDEFINED> instruction: 0x672d2074
  e8:	324f2d20 	subcc	r2, pc, #32, 26	@ 0x800
  ec:	674f2d20 	strbvs	r2, [pc, -r0, lsr #26]
  f0:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
  f4:	73656572 	cmnvc	r5, #478150656	@ 0x1c800000
  f8:	646e6174 	strbtvs	r6, [lr], #-372	@ 0xfffffe8c
  fc:	00676e69 	rsbeq	r6, r7, r9, ror #28

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	0008000c 	andeq	r0, r8, ip
  1c:	00000034 	andeq	r0, r0, r4, lsr r0
  20:	56080e42 	strpl	r0, [r8], -r2, asr #28
  24:	0000000e 	andeq	r0, r0, lr
  28:	00000018 	andeq	r0, r0, r8, lsl r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00080040 	andeq	r0, r8, r0, asr #32
  34:	00000048 	andeq	r0, r0, r8, asr #32
  38:	84100e42 	ldrhi	r0, [r0], #-3650	@ 0xfffff1be
  3c:	86038504 	strhi	r8, [r3], -r4, lsl #10
  40:	00018e02 	andeq	r8, r1, r2, lsl #28
