Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb  3 17:45:05 2020
| Host         : lkeilly-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hexcounterdisplay_timing_summary_routed.rpt -pb hexcounterdisplay_timing_summary_routed.pb -rpx hexcounterdisplay_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcounterdisplay
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.314        0.000                      0                   30        0.254        0.000                      0                   30        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.314        0.000                      0                   30        0.254        0.000                      0                   30        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 c1c/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.741ns  (logic 2.200ns (80.273%)  route 0.541ns (19.727%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    c1c/clock
    SLICE_X88Y83         FDRE                                         r  c1c/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  c1c/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.385    c1c/counter_reg_n_0_[1]
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.042 r  c1c/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1c/counter_reg[0]_i_1_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  c1c/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    c1c/counter_reg[4]_i_1_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  c1c/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    c1c/counter_reg[8]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  c1c/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    c1c/counter_reg[12]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.510 r  c1c/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.510    c1c/counter_reg[16]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.627 r  c1c/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    c1c/counter_reg[20]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.744 r  c1c/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    c1c/counter_reg[24]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.067 r  c1c/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.067    c1c/counter_reg[28]_i_1_n_6
    SLICE_X88Y90         FDRE                                         r  c1c/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.610    15.033    c1c/clock
    SLICE_X88Y90         FDRE                                         r  c1c/counter_reg[29]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X88Y90         FDRE (Setup_fdre_C_D)        0.109    15.381    c1c/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.418ns  (required time - arrival time)
  Source:                 c1c/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 2.096ns (79.495%)  route 0.541ns (20.505%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    c1c/clock
    SLICE_X88Y83         FDRE                                         r  c1c/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  c1c/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.385    c1c/counter_reg_n_0_[1]
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.042 r  c1c/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1c/counter_reg[0]_i_1_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  c1c/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    c1c/counter_reg[4]_i_1_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  c1c/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    c1c/counter_reg[8]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  c1c/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    c1c/counter_reg[12]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.510 r  c1c/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.510    c1c/counter_reg[16]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.627 r  c1c/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    c1c/counter_reg[20]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.744 r  c1c/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    c1c/counter_reg[24]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.963 r  c1c/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.963    c1c/counter_reg[28]_i_1_n_7
    SLICE_X88Y90         FDRE                                         r  c1c/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.610    15.033    c1c/clock
    SLICE_X88Y90         FDRE                                         r  c1c/counter_reg[28]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X88Y90         FDRE (Setup_fdre_C_D)        0.109    15.381    c1c/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  7.418    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 c1c/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    c1c/clock
    SLICE_X88Y83         FDRE                                         r  c1c/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  c1c/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.385    c1c/counter_reg_n_0_[1]
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.042 r  c1c/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1c/counter_reg[0]_i_1_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  c1c/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    c1c/counter_reg[4]_i_1_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  c1c/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    c1c/counter_reg[8]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  c1c/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    c1c/counter_reg[12]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.510 r  c1c/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.510    c1c/counter_reg[16]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.627 r  c1c/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    c1c/counter_reg[20]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.950 r  c1c/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.950    c1c/counter_reg[24]_i_1_n_6
    SLICE_X88Y89         FDRE                                         r  c1c/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.610    15.033    c1c/clock
    SLICE_X88Y89         FDRE                                         r  c1c/counter_reg[25]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X88Y89         FDRE (Setup_fdre_C_D)        0.109    15.381    c1c/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.439ns  (required time - arrival time)
  Source:                 c1c/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 2.075ns (79.330%)  route 0.541ns (20.670%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    c1c/clock
    SLICE_X88Y83         FDRE                                         r  c1c/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  c1c/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.385    c1c/counter_reg_n_0_[1]
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.042 r  c1c/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1c/counter_reg[0]_i_1_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  c1c/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    c1c/counter_reg[4]_i_1_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  c1c/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    c1c/counter_reg[8]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  c1c/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    c1c/counter_reg[12]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.510 r  c1c/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.510    c1c/counter_reg[16]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.627 r  c1c/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    c1c/counter_reg[20]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.942 r  c1c/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.942    c1c/counter_reg[24]_i_1_n_4
    SLICE_X88Y89         FDRE                                         r  c1c/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.610    15.033    c1c/clock
    SLICE_X88Y89         FDRE                                         r  c1c/counter_reg[27]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X88Y89         FDRE (Setup_fdre_C_D)        0.109    15.381    c1c/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                  7.439    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 c1c/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.999ns (78.712%)  route 0.541ns (21.288%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    c1c/clock
    SLICE_X88Y83         FDRE                                         r  c1c/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  c1c/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.385    c1c/counter_reg_n_0_[1]
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.042 r  c1c/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1c/counter_reg[0]_i_1_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  c1c/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    c1c/counter_reg[4]_i_1_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  c1c/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    c1c/counter_reg[8]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  c1c/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    c1c/counter_reg[12]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.510 r  c1c/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.510    c1c/counter_reg[16]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.627 r  c1c/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    c1c/counter_reg[20]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.866 r  c1c/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.866    c1c/counter_reg[24]_i_1_n_5
    SLICE_X88Y89         FDRE                                         r  c1c/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.610    15.033    c1c/clock
    SLICE_X88Y89         FDRE                                         r  c1c/counter_reg[26]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X88Y89         FDRE (Setup_fdre_C_D)        0.109    15.381    c1c/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.535ns  (required time - arrival time)
  Source:                 c1c/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    c1c/clock
    SLICE_X88Y83         FDRE                                         r  c1c/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  c1c/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.385    c1c/counter_reg_n_0_[1]
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.042 r  c1c/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1c/counter_reg[0]_i_1_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  c1c/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    c1c/counter_reg[4]_i_1_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  c1c/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    c1c/counter_reg[8]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  c1c/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    c1c/counter_reg[12]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.510 r  c1c/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.510    c1c/counter_reg[16]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.627 r  c1c/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.627    c1c/counter_reg[20]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.846 r  c1c/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.846    c1c/counter_reg[24]_i_1_n_7
    SLICE_X88Y89         FDRE                                         r  c1c/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.610    15.033    c1c/clock
    SLICE_X88Y89         FDRE                                         r  c1c/counter_reg[24]/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X88Y89         FDRE (Setup_fdre_C_D)        0.109    15.381    c1c/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                          -7.846    
  -------------------------------------------------------------------
                         slack                                  7.535    

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 c1c/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    c1c/clock
    SLICE_X88Y83         FDRE                                         r  c1c/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  c1c/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.385    c1c/counter_reg_n_0_[1]
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.042 r  c1c/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1c/counter_reg[0]_i_1_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  c1c/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    c1c/counter_reg[4]_i_1_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  c1c/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    c1c/counter_reg[8]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  c1c/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    c1c/counter_reg[12]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.510 r  c1c/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.510    c1c/counter_reg[16]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.833 r  c1c/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.833    c1c/counter_reg[20]_i_1_n_6
    SLICE_X88Y88         FDRE                                         r  c1c/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.609    15.032    c1c/clock
    SLICE_X88Y88         FDRE                                         r  c1c/counter_reg[21]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X88Y88         FDRE (Setup_fdre_C_D)        0.109    15.380    c1c/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                  7.547    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 c1c/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    c1c/clock
    SLICE_X88Y83         FDRE                                         r  c1c/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  c1c/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.385    c1c/counter_reg_n_0_[1]
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.042 r  c1c/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1c/counter_reg[0]_i_1_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  c1c/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    c1c/counter_reg[4]_i_1_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  c1c/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    c1c/counter_reg[8]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  c1c/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    c1c/counter_reg[12]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.510 r  c1c/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.510    c1c/counter_reg[16]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.825 r  c1c/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.825    c1c/counter_reg[20]_i_1_n_4
    SLICE_X88Y88         FDRE                                         r  c1c/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.609    15.032    c1c/clock
    SLICE_X88Y88         FDRE                                         r  c1c/counter_reg[23]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X88Y88         FDRE (Setup_fdre_C_D)        0.109    15.380    c1c/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.631ns  (required time - arrival time)
  Source:                 c1c/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    c1c/clock
    SLICE_X88Y83         FDRE                                         r  c1c/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  c1c/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.385    c1c/counter_reg_n_0_[1]
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.042 r  c1c/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1c/counter_reg[0]_i_1_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  c1c/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    c1c/counter_reg[4]_i_1_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  c1c/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    c1c/counter_reg[8]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  c1c/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    c1c/counter_reg[12]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.510 r  c1c/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.510    c1c/counter_reg[16]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.749 r  c1c/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.749    c1c/counter_reg[20]_i_1_n_5
    SLICE_X88Y88         FDRE                                         r  c1c/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.609    15.032    c1c/clock
    SLICE_X88Y88         FDRE                                         r  c1c/counter_reg[22]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X88Y88         FDRE (Setup_fdre_C_D)        0.109    15.380    c1c/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                  7.631    

Slack (MET) :             7.651ns  (required time - arrival time)
  Source:                 c1c/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.724     5.327    c1c/clock
    SLICE_X88Y83         FDRE                                         r  c1c/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.518     5.845 r  c1c/counter_reg[1]/Q
                         net (fo=1, routed)           0.541     6.385    c1c/counter_reg_n_0_[1]
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.042 r  c1c/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    c1c/counter_reg[0]_i_1_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.159 r  c1c/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.159    c1c/counter_reg[4]_i_1_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.276 r  c1c/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.276    c1c/counter_reg[8]_i_1_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.393 r  c1c/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    c1c/counter_reg[12]_i_1_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.510 r  c1c/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.510    c1c/counter_reg[16]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.729 r  c1c/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.729    c1c/counter_reg[20]_i_1_n_7
    SLICE_X88Y88         FDRE                                         r  c1c/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.609    15.032    c1c/clock
    SLICE_X88Y88         FDRE                                         r  c1c/counter_reg[20]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X88Y88         FDRE (Setup_fdre_C_D)        0.109    15.380    c1c/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.380    
                         arrival time                          -7.729    
  -------------------------------------------------------------------
                         slack                                  7.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 c1c/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    c1c/clock
    SLICE_X88Y87         FDRE                                         r  c1c/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  c1c/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     1.802    c1c/counter_reg_n_0_[18]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.912 r  c1c/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    c1c/counter_reg[16]_i_1_n_5
    SLICE_X88Y87         FDRE                                         r  c1c/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.875     2.040    c1c/clock
    SLICE_X88Y87         FDRE                                         r  c1c/counter_reg[18]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.134     1.657    c1c/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 c1c/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.603     1.522    c1c/clock
    SLICE_X88Y85         FDRE                                         r  c1c/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  c1c/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.801    c1c/counter_reg_n_0_[10]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  c1c/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    c1c/counter_reg[8]_i_1_n_5
    SLICE_X88Y85         FDRE                                         r  c1c/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.874     2.039    c1c/clock
    SLICE_X88Y85         FDRE                                         r  c1c/counter_reg[10]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.134     1.656    c1c/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 c1c/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.603     1.522    c1c/clock
    SLICE_X88Y86         FDRE                                         r  c1c/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  c1c/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.801    c1c/counter_reg_n_0_[14]
    SLICE_X88Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  c1c/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    c1c/counter_reg[12]_i_1_n_5
    SLICE_X88Y86         FDRE                                         r  c1c/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.874     2.039    c1c/clock
    SLICE_X88Y86         FDRE                                         r  c1c/counter_reg[14]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.134     1.656    c1c/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 c1c/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.605     1.524    c1c/clock
    SLICE_X88Y88         FDRE                                         r  c1c/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  c1c/counter_reg[22]/Q
                         net (fo=1, routed)           0.114     1.803    c1c/counter_reg_n_0_[22]
    SLICE_X88Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  c1c/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    c1c/counter_reg[20]_i_1_n_5
    SLICE_X88Y88         FDRE                                         r  c1c/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.877     2.042    c1c/clock
    SLICE_X88Y88         FDRE                                         r  c1c/counter_reg[22]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y88         FDRE (Hold_fdre_C_D)         0.134     1.658    c1c/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 c1c/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.602     1.521    c1c/clock
    SLICE_X88Y83         FDRE                                         r  c1c/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  c1c/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.800    c1c/counter_reg_n_0_[2]
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  c1c/counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    c1c/counter_reg[0]_i_1_n_5
    SLICE_X88Y83         FDRE                                         r  c1c/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.872     2.037    c1c/clock
    SLICE_X88Y83         FDRE                                         r  c1c/counter_reg[2]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.134     1.655    c1c/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 c1c/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.603     1.522    c1c/clock
    SLICE_X88Y84         FDRE                                         r  c1c/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y84         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  c1c/counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.801    c1c/counter_reg_n_0_[6]
    SLICE_X88Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  c1c/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    c1c/counter_reg[4]_i_1_n_5
    SLICE_X88Y84         FDRE                                         r  c1c/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.873     2.038    c1c/clock
    SLICE_X88Y84         FDRE                                         r  c1c/counter_reg[6]/C
                         clock pessimism             -0.515     1.522    
    SLICE_X88Y84         FDRE (Hold_fdre_C_D)         0.134     1.656    c1c/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c1c/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.605     1.524    c1c/clock
    SLICE_X88Y89         FDRE                                         r  c1c/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  c1c/counter_reg[26]/Q
                         net (fo=8, routed)           0.127     1.815    c1c/sel0[0]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  c1c/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    c1c/counter_reg[24]_i_1_n_5
    SLICE_X88Y89         FDRE                                         r  c1c/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.877     2.042    c1c/clock
    SLICE_X88Y89         FDRE                                         r  c1c/counter_reg[26]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y89         FDRE (Hold_fdre_C_D)         0.134     1.658    c1c/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 c1c/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.604     1.523    c1c/clock
    SLICE_X88Y87         FDRE                                         r  c1c/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  c1c/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     1.802    c1c/counter_reg_n_0_[18]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.948 r  c1c/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.948    c1c/counter_reg[16]_i_1_n_4
    SLICE_X88Y87         FDRE                                         r  c1c/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.875     2.040    c1c/clock
    SLICE_X88Y87         FDRE                                         r  c1c/counter_reg[19]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.134     1.657    c1c/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 c1c/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.603     1.522    c1c/clock
    SLICE_X88Y85         FDRE                                         r  c1c/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  c1c/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.801    c1c/counter_reg_n_0_[10]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.947 r  c1c/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    c1c/counter_reg[8]_i_1_n_4
    SLICE_X88Y85         FDRE                                         r  c1c/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.874     2.039    c1c/clock
    SLICE_X88Y85         FDRE                                         r  c1c/counter_reg[11]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.134     1.656    c1c/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 c1c/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1c/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.603     1.522    c1c/clock
    SLICE_X88Y86         FDRE                                         r  c1c/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  c1c/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.801    c1c/counter_reg_n_0_[14]
    SLICE_X88Y86         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.947 r  c1c/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    c1c/counter_reg[12]_i_1_n_4
    SLICE_X88Y86         FDRE                                         r  c1c/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.874     2.039    c1c/clock
    SLICE_X88Y86         FDRE                                         r  c1c/counter_reg[15]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.134     1.656    c1c/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y83    c1c/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y85    c1c/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y85    c1c/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y86    c1c/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y86    c1c/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y86    c1c/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y86    c1c/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    c1c/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    c1c/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    c1c/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    c1c/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    c1c/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    c1c/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    c1c/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    c1c/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    c1c/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    c1c/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y83    c1c/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y83    c1c/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    c1c/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    c1c/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    c1c/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    c1c/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y83    c1c/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y83    c1c/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    c1c/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    c1c/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    c1c/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y86    c1c/counter_reg[13]/C



