
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.208015                       # Number of seconds simulated
sim_ticks                                208015330000                       # Number of ticks simulated
final_tick                               208015330000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 254946                       # Simulator instruction rate (inst/s)
host_op_rate                                   254947                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              181615956                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671136                       # Number of bytes of host memory used
host_seconds                                  1145.36                       # Real time elapsed on the host
sim_insts                                   292004298                       # Number of instructions simulated
sim_ops                                     292005255                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           18048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            9536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              30080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        18048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18048                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 470                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              86763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data              45843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher         11999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                144605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         86763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            86763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             86763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data             45843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        11999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               144605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         470                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       470                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  30080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   30080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                41                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  208015284000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   470                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           91                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    312.263736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   192.481887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.406043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           29     31.87%     31.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           23     25.27%     57.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           12     13.19%     70.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            7      7.69%     78.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      5.49%     83.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      1.10%     84.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      3.30%     87.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      1.10%     89.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10     10.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           91                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      9051250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                17863750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2350000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19257.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38007.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      371                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  442585710.64                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   428400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   212520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1785000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy              3237600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               159360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy         9061860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         2883360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      49915856340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            49936697640                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.062584                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         208007654750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       289000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 207980433000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      7509000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT       5919750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     19873250                       # Time in different power states
system.mem_ctrls_1.actEnergy                   278460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   132825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1570800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              3024990                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               248160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy         8255880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         3248160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      49916108940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            49935941415                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.058949                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         208008032000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       530500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1306000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 207981486500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      8458250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       5447250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     18101500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                94112397                       # Number of BP lookups
system.cpu.branchPred.condPredicted          88421934                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           6034235                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             91646933                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                91645750                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.998709                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     165                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              87                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               84                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert      3927978                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    208015330000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        416030661                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6041066                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      657076631                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    94112397                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           91645918                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     403927760                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                12069408                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  149                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          366                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 235688047                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   172                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          416004045                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.579499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.155727                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 87903189     21.13%     21.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                138363798     33.26%     54.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 50496833     12.14%     66.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                139240225     33.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            416004045                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.226215                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.579395                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 46125096                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             157163356                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 169053726                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              37627307                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                6034560                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             72442210                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   147                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              523834202                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts              12595446                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                6034560                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 81130867                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                91351406                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2345                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 165256031                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              72228836                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              499353899                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               4492254                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents              65346267                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                   1011                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                2                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           570274808                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             863721727                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        664243660                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups               69                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             336004996                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                234269812                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 48                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             27                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 107829100                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            151798760                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            57243154                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          14863704                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  490929033                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  25                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 407948098                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          11275672                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       198923802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    201438390                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     416004045                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.980635                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.843847                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           131740835     31.67%     31.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           180870714     43.48%     75.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            83286384     20.02%     95.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            19919832      4.79%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              186280      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       416004045                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                19021625      3.27%      3.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult              270163549     46.43%     49.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv               248086477     42.64%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     92.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               42209012      7.25%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2373375      0.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 2      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             143190309     35.10%     35.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             32105934      7.87%     42.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              24317922      5.96%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   11      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    8      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    8      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   7      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     48.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            151107750     37.04%     85.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            57226147     14.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              407948098                       # Type of FU issued
system.cpu.iq.rate                           0.980572                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   581854041                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   1.426294                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1825029849                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         689853272                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    390764214                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              989802082                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         81084054                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     61798100                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses      1699268                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          575                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     25242206                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            46                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                6034560                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                20491855                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    19                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           490929070                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             151798760                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             57243154                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 24                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    19                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            575                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        5699199                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       334904                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              6034103                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             394197295                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             147450924                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          13750803                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            12                       # number of nop insts executed
system.cpu.iew.exec_refs                    200172181                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 50886437                       # Number of branches executed
system.cpu.iew.exec_stores                   52721257                       # Number of stores executed
system.cpu.iew.exec_rate                     0.947520                       # Inst execution rate
system.cpu.iew.wb_sent                      390764498                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     390764262                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 277583496                       # num instructions producing a value
system.cpu.iew.wb_consumers                 433191931                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.939268                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.640786                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       192197874                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              21                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           6034091                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    389477633                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.749736                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.677036                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    251284179     64.52%     64.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     97590621     25.06%     89.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     14424368      3.70%     93.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2301008      0.59%     93.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      7894178      2.03%     95.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          109      0.00%     95.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       389850      0.10%     96.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           42      0.00%     96.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     15593278      4.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    389477633                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            292004299                       # Number of instructions committed
system.cpu.commit.committedOps              292005256                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      122001608                       # Number of memory references committed
system.cpu.commit.loads                      90000660                       # Number of loads committed
system.cpu.commit.membars                          12                       # Number of memory barriers committed
system.cpu.commit.branches                   44000956                       # Number of branches committed
system.cpu.commit.vec_insts                        48                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 248004726                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   78                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            2      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        120003605     41.10%     41.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        30000005     10.27%     51.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         20000002      6.85%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              11      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               8      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               8      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              7      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        90000660     30.82%     89.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       32000948     10.96%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         292005256                       # Class of committed instruction
system.cpu.commit.bw_lim_events              15593278                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    858087381                       # The number of ROB reads
system.cpu.rob.rob_writes                   994932748                       # The number of ROB writes
system.cpu.timesIdled                             216                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           26616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   292004298                       # Number of Instructions Simulated
system.cpu.committedOps                     292005255                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.424742                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.424742                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.701882                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.701882                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                507838678                       # number of integer regfile reads
system.cpu.int_regfile_writes               287157083                       # number of integer regfile writes
system.cpu.vec_regfile_reads                       69                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      37                       # number of vector regfile writes
system.cpu.cc_regfile_reads                 139273170                       # number of cc regfile reads
system.cpu.cc_regfile_writes                139273155                       # number of cc regfile writes
system.cpu.misc_regfile_reads               483250583                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     23                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           160.994735                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            98367212                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               182                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          540479.186813                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   160.994735                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.157221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.157221                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          161                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.177734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         196735754                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        196735754                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     66366682                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        66366682                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     32000509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       32000509                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           10                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           11                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      98367191                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         98367191                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     98367191                       # number of overall hits
system.cpu.dcache.overall_hits::total        98367191                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          144                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           144                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          428                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          428                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          572                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            572                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          572                       # number of overall misses
system.cpu.dcache.overall_misses::total           572                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     11133000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11133000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     17527466                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17527466                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       150500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       150500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     28660466                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28660466                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     28660466                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28660466                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     66366826                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     66366826                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     32000937                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     32000937                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     98367763                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     98367763                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     98367763                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     98367763                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000013                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 77312.500000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77312.500000                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 40952.023364                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40952.023364                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        75250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        75250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50105.709790                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50105.709790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50105.709790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50105.709790                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1630                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              35                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.571429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    46.571429                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          341                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          341                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          391                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          391                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          391                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          391                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           94                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           94                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           87                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          181                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8038000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8038000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      5250467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5250467                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        75500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     13288467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13288467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     13288467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13288467                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 85510.638298                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85510.638298                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60350.195402                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60350.195402                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        75500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73416.944751                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73416.944751                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73416.944751                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73416.944751                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                22                       # number of replacements
system.cpu.icache.tags.tagsinuse           234.990587                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           235687690                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               282                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          835771.950355                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   234.990587                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.458966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.458966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          260                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          227                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.507812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         471376374                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        471376374                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    235687690                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       235687690                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     235687690                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        235687690                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    235687690                       # number of overall hits
system.cpu.icache.overall_hits::total       235687690                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     26974996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26974996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     26974996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26974996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     26974996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26974996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    235688046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    235688046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    235688046                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    235688046                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    235688046                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    235688046                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75772.460674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75772.460674                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75772.460674                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75772.460674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75772.460674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75772.460674                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         9011                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                82                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   109.890244                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           22                       # number of writebacks
system.cpu.icache.writebacks::total                22                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           73                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           73                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           73                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          283                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          283                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          283                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          283                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          283                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          283                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     22537996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22537996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     22537996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22537996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     22537996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22537996                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79639.561837                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79639.561837                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79639.561837                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79639.561837                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79639.561837                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79639.561837                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued              223                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 241                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    23                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                    19.999214                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        28                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       12.999238                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher     6.999976                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000214                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.000641                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      3957                       # Number of tag accesses
system.l2.tags.data_accesses                     3957                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           22                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               22                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 25                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    28                       # number of demand (read+write) hits
system.l2.demand_hits::total                       29                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data                   28                       # number of overall hits
system.l2.overall_hits::total                      29                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data               62                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  62                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           282                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              282                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              92                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 282                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 154                       # number of demand (read+write) misses
system.l2.demand_misses::total                    436                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                282                       # number of overall misses
system.l2.overall_misses::cpu.data                154                       # number of overall misses
system.l2.overall_misses::total                   436                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data      4931000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4931000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     22245500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     22245500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data      7950000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7950000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      22245500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      12881000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         35126500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     22245500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     12881000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        35126500                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           22                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           22                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             87                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                87                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           95                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            95                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               283                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               182                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  465                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              283                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              182                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 465                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.712644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.712644                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.996466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.996466                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.968421                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.968421                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.996466                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.846154                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.937634                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.996466                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.846154                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.937634                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79532.258065                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79532.258065                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 78884.751773                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78884.751773                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 86413.043478                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86413.043478                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 78884.751773                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80565.366972                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 78884.751773                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80565.366972                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data             1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher           60                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             60                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             61                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          282                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          282                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           88                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           88                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               431                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           60                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              491                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      2833346                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2833346                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      4549500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4549500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     20559500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20559500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data      7135500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7135500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     20559500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     11685000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     32244500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     20559500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     11685000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      2833346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     35077846                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.701149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.701149                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.996466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.996466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.926316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.926316                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.996466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.818681                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.926882                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.996466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.818681                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.055914                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 47222.433333                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 47222.433333                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74581.967213                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74581.967213                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72906.028369                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72906.028369                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81085.227273                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81085.227273                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72906.028369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78422.818792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74813.225058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72906.028369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78422.818792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 47222.433333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71441.641548                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           470                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           14                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                408                       # Transaction distribution
system.membus.trans_dist::ReadExReq                61                       # Transaction distribution
system.membus.trans_dist::ReadExResp               61                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           409                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    939                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        30016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               470                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     470    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 470                       # Request fanout histogram
system.membus.reqLayer0.occupancy              579867                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2484750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          487                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           37                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops             21                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops           21                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 208015330000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               377                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           22                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               77                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               87                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              87                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           283                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           95                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          587                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        19456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        11648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  31104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              77                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              542                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.066421                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.249246                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    506     93.36%     93.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     36      6.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                542                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             265500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            423000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            273499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
