Fitter report for sdram_fifo_axi
Tue Jul 11 14:22:13 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing Summary
 33. Estimated Delay Added for Hold Timing Details
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Tue Jul 11 14:22:13 2023            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; sdram_fifo_axi                                   ;
; Top-level Entity Name              ; sdram_pro_top                                    ;
; Family                             ; Cyclone II                                       ;
; Device                             ; EP2C35F672C6                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 896 / 33,216 ( 3 % )                             ;
;     Total combinational functions  ; 778 / 33,216 ( 2 % )                             ;
;     Dedicated logic registers      ; 461 / 33,216 ( 1 % )                             ;
; Total registers                    ; 461                                              ;
; Total pins                         ; 214 / 475 ( 45 % )                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 32,768 / 483,840 ( 7 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C35F672C6                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  14.3%      ;
;     Processors 5-12        ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1486 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1486 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1483    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/output_files/sdram_fifo_axi.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 896 / 33,216 ( 3 % )     ;
;     -- Combinational with no register       ; 435                      ;
;     -- Register only                        ; 118                      ;
;     -- Combinational with a register        ; 343                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 309                      ;
;     -- 3 input functions                    ; 251                      ;
;     -- <=2 input functions                  ; 218                      ;
;     -- Register only                        ; 118                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 534                      ;
;     -- arithmetic mode                      ; 244                      ;
;                                             ;                          ;
; Total registers*                            ; 461 / 34,593 ( 1 % )     ;
;     -- Dedicated logic registers            ; 461 / 33,216 ( 1 % )     ;
;     -- I/O registers                        ; 0 / 1,377 ( 0 % )        ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 72 / 2,076 ( 3 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 214 / 475 ( 45 % )       ;
;     -- Clock pins                           ; 3 / 8 ( 38 % )           ;
;                                             ;                          ;
; Global signals                              ; 2                        ;
; M4Ks                                        ; 8 / 105 ( 8 % )          ;
; Total block memory bits                     ; 32,768 / 483,840 ( 7 % ) ;
; Total block memory implementation bits      ; 36,864 / 483,840 ( 8 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )           ;
; PLLs                                        ; 0 / 4 ( 0 % )            ;
; Global clocks                               ; 2 / 16 ( 13 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%             ;
; Peak interconnect usage (total/H/V)         ; 11% / 10% / 12%          ;
; Maximum fan-out                             ; 477                      ;
; Highest non-global fan-out                  ; 46                       ;
; Total fan-out                               ; 4340                     ;
; Average fan-out                             ; 2.80                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 896 / 33216 ( 3 % ) ; 0 / 33216 ( 0 % )              ;
;     -- Combinational with no register       ; 435                 ; 0                              ;
;     -- Register only                        ; 118                 ; 0                              ;
;     -- Combinational with a register        ; 343                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 309                 ; 0                              ;
;     -- 3 input functions                    ; 251                 ; 0                              ;
;     -- <=2 input functions                  ; 218                 ; 0                              ;
;     -- Register only                        ; 118                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 534                 ; 0                              ;
;     -- arithmetic mode                      ; 244                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 461                 ; 0                              ;
;     -- Dedicated logic registers            ; 461 / 33216 ( 1 % ) ; 0 / 33216 ( 0 % )              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 72 / 2076 ( 3 % )   ; 0 / 2076 ( 0 % )               ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 214                 ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )      ; 0 / 70 ( 0 % )                 ;
; Total memory bits                           ; 32768               ; 0                              ;
; Total RAM block bits                        ; 36864               ; 0                              ;
; M4K                                         ; 8 / 105 ( 7 % )     ; 0 / 105 ( 0 % )                ;
; Clock control block                         ; 2 / 20 ( 10 % )     ; 0 / 20 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 4356                ; 0                              ;
;     -- Registered Connections               ; 1409                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 139                 ; 0                              ;
;     -- Output Ports                         ; 59                  ; 0                              ;
;     -- Bidir Ports                          ; 16                  ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                ;
+---------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+---------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; rd_burst_len[0]     ; F7    ; 2        ; 0            ; 32           ; 4           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; rd_burst_len[1]     ; G6    ; 2        ; 0            ; 33           ; 4           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; rd_burst_len[2]     ; D1    ; 2        ; 0            ; 32           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; rd_burst_len[3]     ; J7    ; 2        ; 0            ; 31           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; rd_burst_len[4]     ; G5    ; 2        ; 0            ; 33           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; rd_burst_len[5]     ; F4    ; 2        ; 0            ; 32           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; rd_burst_len[6]     ; F3    ; 2        ; 0            ; 32           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; rd_burst_len[7]     ; D2    ; 2        ; 0            ; 32           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; rd_burst_len[8]     ; J5    ; 2        ; 0            ; 31           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; rd_burst_len[9]     ; C3    ; 2        ; 0            ; 33           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; rd_fifo_rd_clk      ; M20   ; 5        ; 65           ; 21           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; rd_fifo_rd_req      ; F13   ; 4        ; 35           ; 36           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; rd_fifo_rst         ; U25   ; 6        ; 65           ; 13           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; read_valid          ; F9    ; 3        ; 9            ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[0]  ; W10   ; 8        ; 7            ; 0            ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[10] ; R6    ; 1        ; 0            ; 14           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[11] ; AA11  ; 8        ; 14           ; 0            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[12] ; C2    ; 2        ; 0            ; 33           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[13] ; L9    ; 2        ; 0            ; 24           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[14] ; P4    ; 1        ; 0            ; 17           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[15] ; AF5   ; 8        ; 3            ; 0            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[16] ; R2    ; 1        ; 0            ; 17           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[17] ; R7    ; 1        ; 0            ; 14           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[18] ; R3    ; 1        ; 0            ; 17           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[19] ; AC8   ; 8        ; 9            ; 0            ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[1]  ; G2    ; 2        ; 0            ; 28           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[20] ; T4    ; 1        ; 0            ; 14           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[21] ; Y10   ; 8        ; 7            ; 0            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[22] ; P3    ; 1        ; 0            ; 17           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[23] ; AD10  ; 8        ; 22           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[2]  ; AA6   ; 1        ; 0            ; 2            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[3]  ; AA9   ; 8        ; 11           ; 0            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[4]  ; B3    ; 2        ; 0            ; 34           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[5]  ; F1    ; 2        ; 0            ; 28           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[6]  ; AF6   ; 8        ; 11           ; 0            ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[7]  ; L2    ; 2        ; 0            ; 24           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[8]  ; AD5   ; 8        ; 3            ; 0            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_b_addr[9]  ; H3    ; 2        ; 0            ; 28           ; 4           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[0]  ; J2    ; 2        ; 0            ; 26           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[10] ; K8    ; 2        ; 0            ; 29           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[11] ; U2    ; 1        ; 0            ; 13           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[12] ; G1    ; 2        ; 0            ; 28           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[13] ; L6    ; 2        ; 0            ; 24           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[14] ; W3    ; 1        ; 0            ; 9            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[15] ; N9    ; 2        ; 0            ; 25           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[16] ; U1    ; 1        ; 0            ; 13           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[17] ; U9    ; 1        ; 0            ; 13           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[18] ; U10   ; 1        ; 0            ; 13           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[19] ; L4    ; 2        ; 0            ; 25           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[1]  ; A13   ; 4        ; 31           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[20] ; U5    ; 1        ; 0            ; 9            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[21] ; W4    ; 1        ; 0            ; 9            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[22] ; Y1    ; 1        ; 0            ; 9            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[23] ; K26   ; 5        ; 65           ; 22           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[2]  ; B13   ; 4        ; 31           ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[3]  ; K7    ; 2        ; 0            ; 29           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[4]  ; AC3   ; 1        ; 0            ; 2            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[5]  ; B2    ; 2        ; 0            ; 34           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[6]  ; G3    ; 2        ; 0            ; 29           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[7]  ; K4    ; 2        ; 0            ; 26           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[8]  ; P9    ; 2        ; 0            ; 25           ; 4           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_rd_e_addr[9]  ; K2    ; 2        ; 0            ; 25           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[0]  ; R5    ; 1        ; 0            ; 16           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[10] ; AD4   ; 8        ; 3            ; 0            ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[11] ; Y4    ; 1        ; 0            ; 7            ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[12] ; K3    ; 2        ; 0            ; 26           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[13] ; W2    ; 1        ; 0            ; 10           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[14] ; AA2   ; 1        ; 0            ; 8            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[15] ; T3    ; 1        ; 0            ; 15           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[16] ; P6    ; 1        ; 0            ; 15           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[17] ; P7    ; 1        ; 0            ; 15           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[18] ; AB1   ; 1        ; 0            ; 6            ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[19] ; V4    ; 1        ; 0            ; 11           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[1]  ; R4    ; 1        ; 0            ; 16           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[20] ; T7    ; 1        ; 0            ; 11           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[21] ; T2    ; 1        ; 0            ; 15           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[22] ; U7    ; 1        ; 0            ; 10           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[2]  ; AC6   ; 8        ; 1            ; 0            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[3]  ; J1    ; 2        ; 0            ; 26           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[4]  ; V3    ; 1        ; 0            ; 11           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[5]  ; U3    ; 1        ; 0            ; 12           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[6]  ; V9    ; 8        ; 5            ; 0            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[7]  ; T9    ; 1        ; 0            ; 16           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[8]  ; V5    ; 1        ; 0            ; 8            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_b_addr[9]  ; T10   ; 1        ; 0            ; 16           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[0]  ; AA5   ; 1        ; 0            ; 4            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[10] ; AA1   ; 1        ; 0            ; 8            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[11] ; AE2   ; 1        ; 0            ; 3            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[12] ; R8    ; 1        ; 0            ; 7            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[13] ; AE3   ; 1        ; 0            ; 3            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[14] ; T6    ; 1        ; 0            ; 11           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[15] ; AB3   ; 1        ; 0            ; 3            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[16] ; AB4   ; 1        ; 0            ; 3            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[17] ; AB2   ; 1        ; 0            ; 6            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[18] ; T8    ; 1        ; 0            ; 7            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[19] ; Y3    ; 1        ; 0            ; 7            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[1]  ; AD3   ; 1        ; 0            ; 4            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[20] ; AC5   ; 8        ; 1            ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[21] ; V7    ; 1        ; 0            ; 6            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[22] ; AA7   ; 1        ; 0            ; 2            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[2]  ; AC2   ; 1        ; 0            ; 5            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[3]  ; V6    ; 1        ; 0            ; 8            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[4]  ; W6    ; 1        ; 0            ; 6            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[5]  ; AC1   ; 1        ; 0            ; 5            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[6]  ; AD2   ; 1        ; 0            ; 4            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[7]  ; Y5    ; 1        ; 0            ; 4            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[8]  ; AA4   ; 1        ; 0            ; 5            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sdram_wr_e_addr[9]  ; AA3   ; 1        ; 0            ; 5            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sys_clk             ; P2    ; 1        ; 0            ; 18           ; 2           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; sys_rst_n           ; P1    ; 1        ; 0            ; 18           ; 3           ; 47                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_burst_len[0]     ; U6    ; 1        ; 0            ; 10           ; 2           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_burst_len[1]     ; L7    ; 2        ; 0            ; 24           ; 0           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_burst_len[2]     ; L10   ; 2        ; 0            ; 23           ; 0           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_burst_len[3]     ; M5    ; 2        ; 0            ; 23           ; 2           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_burst_len[4]     ; V1    ; 1        ; 0            ; 12           ; 2           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_burst_len[5]     ; M2    ; 2        ; 0            ; 23           ; 4           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_burst_len[6]     ; M4    ; 2        ; 0            ; 23           ; 1           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_burst_len[7]     ; L3    ; 2        ; 0            ; 24           ; 4           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_burst_len[8]     ; M3    ; 2        ; 0            ; 23           ; 3           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_burst_len[9]     ; W1    ; 1        ; 0            ; 10           ; 1           ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_rst         ; D13   ; 3        ; 31           ; 36           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_clk      ; C13   ; 3        ; 31           ; 36           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_data[0]  ; E8    ; 3        ; 7            ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_data[10] ; F2    ; 2        ; 0            ; 28           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_data[11] ; D5    ; 3        ; 5            ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_data[12] ; H1    ; 2        ; 0            ; 27           ; 4           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_data[13] ; J4    ; 2        ; 0            ; 27           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_data[14] ; H4    ; 2        ; 0            ; 27           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_data[15] ; H2    ; 2        ; 0            ; 27           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_data[1]  ; E5    ; 2        ; 0            ; 34           ; 4           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_data[2]  ; G4    ; 2        ; 0            ; 30           ; 4           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_data[3]  ; B5    ; 3        ; 3            ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_data[4]  ; H8    ; 3        ; 7            ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_data[5]  ; J6    ; 2        ; 0            ; 29           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_data[6]  ; C4    ; 3        ; 5            ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_data[7]  ; J9    ; 3        ; 5            ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_data[8]  ; A5    ; 3        ; 3            ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_data[9]  ; K9    ; 3        ; 5            ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; wr_fifo_wr_req      ; J3    ; 2        ; 0            ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+---------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                       ;
+---------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; init_end            ; G9    ; 3        ; 7            ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_num[0]      ; D10   ; 3        ; 20           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_num[1]      ; C10   ; 3        ; 20           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_num[2]      ; J13   ; 3        ; 24           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_num[3]      ; B8    ; 3        ; 16           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_num[4]      ; E12   ; 3        ; 24           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_num[5]      ; J8    ; 2        ; 0            ; 31           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_num[6]      ; A8    ; 3        ; 16           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_num[7]      ; D12   ; 3        ; 24           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_num[8]      ; H6    ; 2        ; 0            ; 31           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_num[9]      ; B9    ; 3        ; 20           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_rd_data[0]  ; F14   ; 4        ; 35           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_rd_data[10] ; J11   ; 3        ; 27           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_rd_data[11] ; B11   ; 3        ; 29           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_rd_data[12] ; G14   ; 4        ; 35           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_rd_data[13] ; G13   ; 4        ; 35           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_rd_data[14] ; B12   ; 3        ; 29           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_rd_data[15] ; J10   ; 3        ; 27           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_rd_data[1]  ; A14   ; 4        ; 33           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_rd_data[2]  ; D14   ; 4        ; 33           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_rd_data[3]  ; C12   ; 3        ; 29           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_rd_data[4]  ; F12   ; 3        ; 27           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_rd_data[5]  ; J14   ; 3        ; 24           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_rd_data[6]  ; C11   ; 3        ; 29           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_rd_data[7]  ; G12   ; 3        ; 27           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_rd_data[8]  ; C15   ; 4        ; 37           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; rd_fifo_rd_data[9]  ; B14   ; 4        ; 33           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_addr[0]       ; AB8   ; 8        ; 9            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_addr[10]      ; AE6   ; 8        ; 11           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_addr[11]      ; AC7   ; 8        ; 7            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_addr[1]       ; AD7   ; 8        ; 5            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_addr[2]       ; AD6   ; 8        ; 5            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_addr[3]       ; V2    ; 1        ; 0            ; 12           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_addr[4]       ; AE5   ; 8        ; 3            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_addr[5]       ; AE4   ; 8        ; 1            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_addr[6]       ; A6    ; 3        ; 3            ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_addr[7]       ; AF4   ; 8        ; 1            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_addr[8]       ; U4    ; 1        ; 0            ; 12           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_addr[9]       ; V10   ; 8        ; 5            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_bank[0]       ; W8    ; 8        ; 7            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_bank[1]       ; AD8   ; 8        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_cas_n         ; AB10  ; 8        ; 14           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_cke           ; Y18   ; 7        ; 57           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_clk_out       ; AB15  ; 7        ; 40           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_cs_n          ; AC20  ; 7        ; 55           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_dqm[0]        ; T24   ; 6        ; 65           ; 15           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_dqm[1]        ; R19   ; 6        ; 65           ; 12           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_ras_n         ; K1    ; 2        ; 0            ; 25           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; sdram_we_n          ; E2    ; 2        ; 0            ; 30           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; wr_fifo_num[0]      ; K6    ; 2        ; 0            ; 30           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; wr_fifo_num[1]      ; E1    ; 2        ; 0            ; 30           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; wr_fifo_num[2]      ; K5    ; 2        ; 0            ; 30           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; wr_fifo_num[3]      ; H10   ; 3        ; 7            ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; wr_fifo_num[4]      ; B6    ; 3        ; 3            ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; wr_fifo_num[5]      ; C9    ; 3        ; 16           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; wr_fifo_num[6]      ; D7    ; 3        ; 9            ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; wr_fifo_num[7]      ; D9    ; 3        ; 16           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; wr_fifo_num[8]      ; F6    ; 2        ; 0            ; 33           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; wr_fifo_num[9]      ; C7    ; 3        ; 9            ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+------------------------------------------------------------------------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source                                                               ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+------------------------------------------------------------------------------------+---------------------+
; sdram_dq[0]  ; D11   ; 3        ; 22           ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ; -                   ;
; sdram_dq[10] ; E10   ; 3        ; 18           ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ; -                   ;
; sdram_dq[11] ; F11   ; 3        ; 18           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ; -                   ;
; sdram_dq[12] ; H12   ; 3        ; 18           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ; -                   ;
; sdram_dq[13] ; A7    ; 3        ; 11           ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ; -                   ;
; sdram_dq[14] ; D6    ; 3        ; 11           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ; -                   ;
; sdram_dq[15] ; A9    ; 3        ; 20           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ; -                   ;
; sdram_dq[1]  ; A10   ; 3        ; 22           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ; -                   ;
; sdram_dq[2]  ; F10   ; 3        ; 14           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ; -                   ;
; sdram_dq[3]  ; B10   ; 3        ; 22           ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ; -                   ;
; sdram_dq[4]  ; D8    ; 3        ; 14           ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ; -                   ;
; sdram_dq[5]  ; H11   ; 3        ; 18           ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ; -                   ;
; sdram_dq[6]  ; G11   ; 3        ; 22           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ; -                   ;
; sdram_dq[7]  ; B7    ; 3        ; 11           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ; -                   ;
; sdram_dq[8]  ; C8    ; 3        ; 14           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ; -                   ;
; sdram_dq[9]  ; G10   ; 3        ; 14           ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ; -                   ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 64 / 64 ( 100 % ) ; 3.3V          ; --           ;
; 2        ; 57 / 59 ( 97 % )  ; 3.3V          ; --           ;
; 3        ; 52 / 56 ( 93 % )  ; 3.3V          ; --           ;
; 4        ; 10 / 58 ( 17 % )  ; 3.3V          ; --           ;
; 5        ; 2 / 65 ( 3 % )    ; 3.3V          ; --           ;
; 6        ; 4 / 59 ( 7 % )    ; 3.3V          ; --           ;
; 7        ; 3 / 58 ( 5 % )    ; 3.3V          ; --           ;
; 8        ; 25 / 56 ( 45 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 484        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 482        ; 3        ; wr_fifo_wr_data[8]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 479        ; 3        ; sdram_addr[6]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 465        ; 3        ; sdram_dq[13]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 457        ; 3        ; rd_fifo_num[6]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 451        ; 3        ; sdram_dq[15]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 447        ; 3        ; sdram_dq[1]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 430        ; 4        ; sdram_rd_e_addr[1]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 427        ; 4        ; rd_fifo_rd_data[1]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 412        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 406        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 394        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 390        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ; 382        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 379        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 378        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 107        ; 1        ; sdram_wr_e_addr[10]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA2      ; 106        ; 1        ; sdram_wr_b_addr[14]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA3      ; 117        ; 1        ; sdram_wr_e_addr[9]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA4      ; 116        ; 1        ; sdram_wr_e_addr[8]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA5      ; 120        ; 1        ; sdram_wr_e_addr[0]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA6      ; 130        ; 1        ; sdram_rd_b_addr[2]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA7      ; 129        ; 1        ; sdram_wr_e_addr[22]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 152        ; 8        ; sdram_rd_b_addr[3]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA10     ; 153        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 155        ; 8        ; sdram_rd_b_addr[11]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA12     ; 179        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 192        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 194        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 197        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 209        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 219        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 220        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 230        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 256        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA24     ; 255        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 266        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 267        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ; 115        ; 1        ; sdram_wr_b_addr[18]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB2      ; 114        ; 1        ; sdram_wr_e_addr[17]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB3      ; 126        ; 1        ; sdram_wr_e_addr[15]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB4      ; 127        ; 1        ; sdram_wr_e_addr[16]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 147        ; 8        ; sdram_addr[0]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 154        ; 8        ; sdram_cas_n                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 171        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 198        ; 7        ; sdram_clk_out                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB16     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 215        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 225        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 242        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 258        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB24     ; 257        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB25     ; 263        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB26     ; 262        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC1      ; 119        ; 1        ; sdram_wr_e_addr[5]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AC2      ; 118        ; 1        ; sdram_wr_e_addr[2]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AC3      ; 128        ; 1        ; sdram_rd_e_addr[4]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AC4      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 133        ; 8        ; sdram_wr_e_addr[20]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC6      ; 134        ; 8        ; sdram_wr_b_addr[2]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC7      ; 143        ; 8        ; sdram_addr[11]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC8      ; 148        ; 8        ; sdram_rd_b_addr[19]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC9      ; 163        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC10     ; 164        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC11     ; 168        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC12     ; 172        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC13     ; 185        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC14     ; 191        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC15     ; 199        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC16     ; 202        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC17     ; 207        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 216        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC19     ; 222        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 226        ; 7        ; sdram_cs_n                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC21     ; 237        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC22     ; 241        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC23     ; 245        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC24     ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC25     ; 260        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC26     ; 261        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 122        ; 1        ; sdram_wr_e_addr[6]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AD3      ; 123        ; 1        ; sdram_wr_e_addr[1]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AD4      ; 135        ; 8        ; sdram_wr_b_addr[10]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD5      ; 136        ; 8        ; sdram_rd_b_addr[8]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD6      ; 139        ; 8        ; sdram_addr[2]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD7      ; 140        ; 8        ; sdram_addr[1]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD8      ; 149        ; 8        ; sdram_bank[1]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD9      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 167        ; 8        ; sdram_rd_b_addr[23]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD11     ; 173        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD12     ; 181        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD13     ; 186        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AD14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 190        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD16     ; 201        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD17     ; 208        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 221        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 238        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD22     ; 240        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD23     ; 239        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD24     ; 249        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD25     ; 248        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 124        ; 1        ; sdram_wr_e_addr[11]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE3      ; 125        ; 1        ; sdram_wr_e_addr[13]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE4      ; 131        ; 8        ; sdram_addr[5]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE5      ; 137        ; 8        ; sdram_addr[4]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE6      ; 150        ; 8        ; sdram_addr[10]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE7      ; 157        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 159        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 165        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE10     ; 169        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE11     ; 174        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE12     ; 182        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE13     ; 183        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE14     ; 188        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AE15     ; 189        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE16     ; 200        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE17     ; 206        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 212        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 214        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 224        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 228        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 236        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE23     ; 244        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE24     ; 247        ; 6        ; ~LVDS150p/nCEO~                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE25     ; 246        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE26     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 132        ; 8        ; sdram_addr[7]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF5      ; 138        ; 8        ; sdram_rd_b_addr[15]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF6      ; 151        ; 8        ; sdram_rd_b_addr[6]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AF7      ; 158        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF8      ; 160        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF9      ; 166        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF10     ; 170        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 184        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF14     ; 187        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AF15     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 205        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF18     ; 211        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 213        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 223        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 227        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 235        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF23     ; 243        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; sdram_rd_e_addr[5]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; B3       ; 3          ; 2        ; sdram_rd_b_addr[4]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; B4       ; 483        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 481        ; 3        ; wr_fifo_wr_data[3]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 480        ; 3        ; wr_fifo_num[4]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 466        ; 3        ; sdram_dq[7]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 458        ; 3        ; rd_fifo_num[3]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 452        ; 3        ; rd_fifo_num[9]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 448        ; 3        ; sdram_dq[3]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 435        ; 3        ; rd_fifo_rd_data[11]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 433        ; 3        ; rd_fifo_rd_data[14]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 429        ; 4        ; sdram_rd_e_addr[2]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ; 428        ; 4        ; rd_fifo_rd_data[9]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 420        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 419        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 411        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 405        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 393        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 389        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 381        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 380        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 377        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 363        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B25      ; 362        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; sdram_rd_b_addr[12]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C3       ; 7          ; 2        ; rd_burst_len[9]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; C4       ; 478        ; 3        ; wr_fifo_wr_data[6]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 486        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 485        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 468        ; 3        ; wr_fifo_num[9]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 463        ; 3        ; sdram_dq[8]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 459        ; 3        ; wr_fifo_num[5]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 450        ; 3        ; rd_fifo_num[1]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 436        ; 3        ; rd_fifo_rd_data[6]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 434        ; 3        ; rd_fifo_rd_data[3]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 431        ; 3        ; wr_fifo_wr_clk                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 421        ; 4        ; rd_fifo_rd_data[8]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 418        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 404        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 391        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 375        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 374        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 373        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 360        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C25      ; 361        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 13         ; 2        ; rd_burst_len[2]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D2       ; 12         ; 2        ; rd_burst_len[7]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; D3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 477        ; 3        ; wr_fifo_wr_data[11]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D6       ; 467        ; 3        ; sdram_dq[14]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 469        ; 3        ; wr_fifo_num[6]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 464        ; 3        ; sdram_dq[4]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 460        ; 3        ; wr_fifo_num[7]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 449        ; 3        ; rd_fifo_num[0]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 445        ; 3        ; sdram_dq[0]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 443        ; 3        ; rd_fifo_num[7]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 432        ; 3        ; wr_fifo_rst                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 426        ; 4        ; rd_fifo_rd_data[2]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 417        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 415        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D17      ; 403        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 396        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 392        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D20      ; 387        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 376        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 369        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D24      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 358        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D26      ; 359        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; wr_fifo_num[1]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ; 19         ; 2        ; sdram_we_n                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E4       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; wr_fifo_wr_data[1]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 474        ; 3        ; wr_fifo_wr_data[0]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 453        ; 3        ; sdram_dq[10]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 444        ; 3        ; rd_fifo_num[4]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 416        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 395        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 388        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E21      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 370        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E23      ; 365        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 364        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 355        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E26      ; 356        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 29         ; 2        ; sdram_rd_b_addr[5]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F2       ; 28         ; 2        ; wr_fifo_wr_data[10]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F3       ; 10         ; 2        ; rd_burst_len[6]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F4       ; 11         ; 2        ; rd_burst_len[5]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; wr_fifo_num[8]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F7       ; 14         ; 2        ; rd_burst_len[0]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 470        ; 3        ; read_valid                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 462        ; 3        ; sdram_dq[2]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 454        ; 3        ; sdram_dq[11]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 440        ; 3        ; rd_fifo_rd_data[4]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ; 423        ; 4        ; rd_fifo_rd_req                           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F14      ; 425        ; 4        ; rd_fifo_rd_data[0]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F15      ; 409        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 408        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 401        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ; 398        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F19      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 372        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 371        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 353        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F24      ; 354        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F25      ; 350        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F26      ; 349        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 30         ; 2        ; sdram_rd_e_addr[12]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G2       ; 31         ; 2        ; sdram_rd_b_addr[1]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ; 24         ; 2        ; sdram_rd_e_addr[6]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ; 23         ; 2        ; wr_fifo_wr_data[2]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G5       ; 8          ; 2        ; rd_burst_len[4]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G6       ; 9          ; 2        ; rd_burst_len[1]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 471        ; 3        ; init_end                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ; 461        ; 3        ; sdram_dq[9]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 446        ; 3        ; sdram_dq[6]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 439        ; 3        ; rd_fifo_rd_data[7]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 422        ; 4        ; rd_fifo_rd_data[13]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G14      ; 424        ; 4        ; rd_fifo_rd_data[12]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 410        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 407        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 402        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G18      ; 397        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 368        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 367        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 346        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G24      ; 345        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G25      ; 343        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G26      ; 342        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 37         ; 2        ; wr_fifo_wr_data[12]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 36         ; 2        ; wr_fifo_wr_data[15]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H3       ; 32         ; 2        ; sdram_rd_b_addr[9]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 33         ; 2        ; wr_fifo_wr_data[14]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 18         ; 2        ; rd_fifo_num[8]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ; 473        ; 3        ; wr_fifo_wr_data[4]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ; 472        ; 3        ; wr_fifo_num[3]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H11      ; 456        ; 3        ; sdram_dq[5]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 455        ; 3        ; sdram_dq[12]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 414        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 413        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 400        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H18      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 335        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 366        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 341        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H24      ; 340        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H25      ; 337        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 336        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 39         ; 2        ; sdram_wr_b_addr[3]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J2       ; 38         ; 2        ; sdram_rd_e_addr[0]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 34         ; 2        ; wr_fifo_wr_req                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J4       ; 35         ; 2        ; wr_fifo_wr_data[13]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J5       ; 15         ; 2        ; rd_burst_len[8]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J6       ; 25         ; 2        ; wr_fifo_wr_data[5]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J7       ; 17         ; 2        ; rd_burst_len[3]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J8       ; 16         ; 2        ; rd_fifo_num[5]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J9       ; 475        ; 3        ; wr_fifo_wr_data[7]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J10      ; 438        ; 3        ; rd_fifo_rd_data[15]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J11      ; 437        ; 3        ; rd_fifo_rd_data[10]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J12      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ; 442        ; 3        ; rd_fifo_num[2]                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J14      ; 441        ; 3        ; rd_fifo_rd_data[5]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ; 385        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J17      ; 399        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J18      ; 383        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 351        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 352        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 357        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 339        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J24      ; 338        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 327        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 326        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 42         ; 2        ; sdram_ras_n                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 43         ; 2        ; sdram_rd_e_addr[9]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ; 41         ; 2        ; sdram_wr_b_addr[12]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K4       ; 40         ; 2        ; sdram_rd_e_addr[7]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 22         ; 2        ; wr_fifo_num[2]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 21         ; 2        ; wr_fifo_num[0]                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ; 27         ; 2        ; sdram_rd_e_addr[3]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K8       ; 26         ; 2        ; sdram_rd_e_addr[10]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K9       ; 476        ; 3        ; wr_fifo_wr_data[9]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; K10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ; 386        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 384        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 334        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 333        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 332        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 344        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K23      ; 331        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K24      ; 330        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K25      ; 321        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K26      ; 320        ; 5        ; sdram_rd_e_addr[23]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 50         ; 2        ; sdram_rd_b_addr[7]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L3       ; 51         ; 2        ; wr_burst_len[7]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 44         ; 2        ; sdram_rd_e_addr[19]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 48         ; 2        ; sdram_rd_e_addr[13]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L7       ; 47         ; 2        ; wr_burst_len[1]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L8       ; 59         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ; 49         ; 2        ; sdram_rd_b_addr[13]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L10      ; 52         ; 2        ; wr_burst_len[2]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 322        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ; 328        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 329        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 325        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L24      ; 324        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 323        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 56         ; 2        ; wr_burst_len[5]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ; 55         ; 2        ; wr_burst_len[8]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M4       ; 53         ; 2        ; wr_burst_len[6]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M5       ; 54         ; 2        ; wr_burst_len[3]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M6       ; 58         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 60         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ; 57         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 317        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 316        ; 5        ; rd_fifo_rd_clk                           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 314        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 319        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M23      ; 318        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M24      ; 313        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 312        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 65         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 64         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N3       ; 62         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 63         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 61         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 66         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ; 45         ; 2        ; sdram_rd_e_addr[15]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ; 348        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 315        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 311        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N24      ; 310        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N25      ; 309        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N26      ; 308        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P1       ; 68         ; 1        ; sys_rst_n                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P2       ; 67         ; 1        ; sys_clk                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 69         ; 1        ; sdram_rd_b_addr[22]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ; 70         ; 1        ; sdram_rd_b_addr[14]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 78         ; 1        ; sdram_wr_b_addr[16]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P7       ; 77         ; 1        ; sdram_wr_b_addr[17]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ; 46         ; 2        ; sdram_rd_e_addr[8]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 293        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 347        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 301        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 300        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 305        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P24      ; 304        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P25      ; 307        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P26      ; 306        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 71         ; 1        ; sdram_rd_b_addr[16]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R3       ; 72         ; 1        ; sdram_rd_b_addr[18]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R4       ; 73         ; 1        ; sdram_wr_b_addr[1]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R5       ; 74         ; 1        ; sdram_wr_b_addr[0]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R6       ; 81         ; 1        ; sdram_rd_b_addr[10]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R7       ; 82         ; 1        ; sdram_rd_b_addr[17]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R8       ; 110        ; 1        ; sdram_wr_e_addr[12]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R9       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ; 294        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ; 282        ; 6        ; sdram_dqm[1]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R20      ; 297        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 298        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 299        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 302        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 303        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 79         ; 1        ; sdram_wr_b_addr[21]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T3       ; 80         ; 1        ; sdram_wr_b_addr[15]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T4       ; 83         ; 1        ; sdram_rd_b_addr[20]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 93         ; 1        ; sdram_wr_e_addr[14]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T7       ; 92         ; 1        ; sdram_wr_b_addr[20]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T8       ; 111        ; 1        ; sdram_wr_e_addr[18]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T9       ; 76         ; 1        ; sdram_wr_b_addr[7]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T10      ; 75         ; 1        ; sdram_wr_b_addr[9]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ; 289        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 290        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 281        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 287        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 288        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 296        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ; 295        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T24      ; 292        ; 6        ; sdram_dqm[0]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T25      ; 291        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 85         ; 1        ; sdram_rd_e_addr[16]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U2       ; 84         ; 1        ; sdram_rd_e_addr[11]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U3       ; 88         ; 1        ; sdram_wr_b_addr[5]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U4       ; 89         ; 1        ; sdram_addr[8]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U5       ; 100        ; 1        ; sdram_rd_e_addr[20]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U6       ; 98         ; 1        ; wr_burst_len[0]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U7       ; 99         ; 1        ; sdram_wr_b_addr[22]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 86         ; 1        ; sdram_rd_e_addr[17]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U10      ; 87         ; 1        ; sdram_rd_e_addr[18]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 178        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 231        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U18      ; 232        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 280        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 279        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 270        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U23      ; 284        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 283        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 285        ; 6        ; rd_fifo_rst                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U26      ; 286        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 90         ; 1        ; wr_burst_len[4]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V2       ; 91         ; 1        ; sdram_addr[3]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V3       ; 95         ; 1        ; sdram_wr_b_addr[4]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V4       ; 94         ; 1        ; sdram_wr_b_addr[19]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V5       ; 104        ; 1        ; sdram_wr_b_addr[8]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V6       ; 105        ; 1        ; sdram_wr_e_addr[3]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V7       ; 112        ; 1        ; sdram_wr_e_addr[21]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ; 142        ; 8        ; sdram_wr_b_addr[6]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 141        ; 8        ; sdram_addr[9]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V11      ; 177        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ; 176        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V14      ; 175        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ; 218        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V18      ; 233        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 251        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 252        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 259        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; V23      ; 275        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 276        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ; 277        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V26      ; 278        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 97         ; 1        ; wr_burst_len[9]                          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W2       ; 96         ; 1        ; sdram_wr_b_addr[13]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W3       ; 102        ; 1        ; sdram_rd_e_addr[14]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W4       ; 101        ; 1        ; sdram_rd_e_addr[21]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 113        ; 1        ; sdram_wr_e_addr[4]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W7       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ; 144        ; 8        ; sdram_bank[0]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 145        ; 8        ; sdram_rd_b_addr[0]                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ; 161        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 162        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ; 203        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 204        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 217        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 234        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W20      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 253        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 272        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W24      ; 271        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W25      ; 273        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 274        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 103        ; 1        ; sdram_rd_e_addr[22]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 108        ; 1        ; sdram_wr_e_addr[19]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y4       ; 109        ; 1        ; sdram_wr_b_addr[11]                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y5       ; 121        ; 1        ; sdram_wr_e_addr[7]                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 146        ; 8        ; sdram_rd_b_addr[21]                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y11      ; 156        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 180        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y13      ; 193        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 195        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 196        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 210        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 229        ; 7        ; sdram_cke                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y19      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 250        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 254        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y23      ; 265        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y24      ; 264        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y25      ; 269        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 268        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                   ; Library Name ;
+-------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sdram_pro_top                                        ; 896 (1)     ; 461 (0)                   ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 214  ; 0            ; 435 (1)      ; 118 (0)           ; 343 (0)          ; |sdram_pro_top                                                                                                                                                                        ; work         ;
;    |sdram_pro_fifo_ctrl:fifo_ctrl_inst|               ; 576 (294)   ; 287 (51)                  ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 289 (243)    ; 96 (1)            ; 191 (50)         ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst                                                                                                                                     ; work         ;
;       |read_fifo:read_fifo_inst|                      ; 140 (0)     ; 118 (0)                   ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 49 (0)            ; 69 (0)           ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst                                                                                                            ; work         ;
;          |dcfifo:dcfifo_component|                    ; 140 (0)     ; 118 (0)                   ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 49 (0)            ; 69 (0)           ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component                                                                                    ; work         ;
;             |dcfifo_5lj1:auto_generated|              ; 140 (31)    ; 118 (23)                  ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (3)       ; 49 (16)           ; 69 (13)          ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated                                                         ; work         ;
;                |a_gray2bin_ldb:wrptr_g_gray2bin|      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin                         ; work         ;
;                |a_gray2bin_ldb:ws_dgrp_gray2bin|      ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin                         ; work         ;
;                |a_graycounter_fgc:wrptr_gp|           ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 16 (16)          ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp                              ; work         ;
;                |a_graycounter_p96:rdptr_g1p|          ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 15 (15)          ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p                             ; work         ;
;                |alt_synch_pipe_1e8:ws_dgrp|           ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 7 (0)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp                              ; work         ;
;                   |dffpipe_te9:dffpipe8|              ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 7 (7)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8         ; work         ;
;                |alt_synch_pipe_tdb:rs_dgwp|           ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 7 (0)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp                              ; work         ;
;                   |dffpipe_se9:dffpipe5|              ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 7 (7)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5         ; work         ;
;                |altsyncram_pr61:fifo_ram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|altsyncram_pr61:fifo_ram                                ; work         ;
;                   |altsyncram_52f1:altsyncram14|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14   ; work         ;
;                |cmpr_636:rdempty_eq_comp|             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|cmpr_636:rdempty_eq_comp                                ; work         ;
;                |cmpr_636:wrfull_eq_comp|              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|cmpr_636:wrfull_eq_comp                                 ; work         ;
;                |dffpipe_ngh:rdaclr|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_ngh:rdaclr                                      ; work         ;
;                |dffpipe_pe9:ws_brp|                   ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_pe9:ws_brp                                      ; work         ;
;                |dffpipe_pe9:ws_bwp|                   ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 8 (8)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_pe9:ws_bwp                                      ; work         ;
;       |write_fifo:write_fifo_inst|                    ; 142 (0)     ; 118 (0)                   ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 46 (0)            ; 72 (0)           ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst                                                                                                          ; work         ;
;          |dcfifo:dcfifo_component|                    ; 142 (0)     ; 118 (0)                   ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 46 (0)            ; 72 (0)           ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component                                                                                  ; work         ;
;             |dcfifo_prn1:auto_generated|              ; 142 (37)    ; 118 (23)                  ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (5)       ; 46 (16)           ; 72 (13)          ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated                                                       ; work         ;
;                |a_gray2bin_ldb:rdptr_g_gray2bin|      ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin                       ; work         ;
;                |a_gray2bin_ldb:rs_dgwp_gray2bin|      ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_gray2bin_ldb:rs_dgwp_gray2bin                       ; work         ;
;                |a_graycounter_fgc:wrptr_gp|           ; 21 (21)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 16 (16)          ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp                            ; work         ;
;                |a_graycounter_p96:rdptr_g1p|          ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 15 (15)          ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p                           ; work         ;
;                |alt_synch_pipe_0e8:ws_dgrp|           ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 11 (0)           ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                            ; work         ;
;                   |dffpipe_re9:dffpipe22|             ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 11 (11)          ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22      ; work         ;
;                |alt_synch_pipe_sdb:rs_dgwp|           ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 7 (0)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp                            ; work         ;
;                   |dffpipe_qe9:dffpipe18|             ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 7 (7)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18      ; work         ;
;                |altsyncram_pr61:fifo_ram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram                              ; work         ;
;                   |altsyncram_52f1:altsyncram14|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14 ; work         ;
;                |cmpr_636:rdempty_eq_comp|             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:rdempty_eq_comp                              ; work         ;
;                |cmpr_636:wrfull_eq_comp|              ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:wrfull_eq_comp                               ; work         ;
;                |dffpipe_lec:rs_brp|                   ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 7 (7)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_lec:rs_brp                                    ; work         ;
;                |dffpipe_lec:rs_bwp|                   ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_lec:rs_bwp                                    ; work         ;
;                |dffpipe_ngh:rdaclr|                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_ngh:rdaclr                                    ; work         ;
;    |sdram_pro_sdram_ctrl:sdram_ctrl_inst|             ; 319 (33)    ; 174 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 145 (33)     ; 22 (0)            ; 152 (5)          ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst                                                                                                                                   ; work         ;
;       |sdram_pro_arbit:U_sdram_pro_arbit|             ; 14 (14)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 2 (2)             ; 4 (4)            ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit                                                                                                 ; work         ;
;       |sdram_pro_autorefresh:U_sdram_pro_autorefresh| ; 34 (34)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 23 (23)          ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh                                                                                     ; work         ;
;       |sdram_pro_init:U_sdram_pro_init|               ; 39 (39)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 30 (30)          ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init                                                                                                   ; work         ;
;       |sdram_pro_read:U_sdram_pro_read|               ; 109 (109)   ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (37)      ; 17 (17)           ; 55 (55)          ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read                                                                                                   ; work         ;
;       |sdram_pro_write:U_sdram_pro_write|             ; 90 (90)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 2 (2)             ; 40 (40)          ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write                                                                                                 ; work         ;
+-------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+---------------------+----------+---------------+---------------+-----------------------+-----+
; Name                ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+---------------------+----------+---------------+---------------+-----------------------+-----+
; sdram_dq[0]         ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_dq[1]         ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_dq[2]         ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_dq[3]         ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_dq[4]         ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_dq[5]         ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_dq[6]         ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_dq[7]         ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_dq[8]         ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_dq[9]         ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_dq[10]        ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_dq[11]        ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_dq[12]        ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_dq[13]        ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_dq[14]        ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_dq[15]        ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; wr_fifo_wr_clk      ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; wr_fifo_rst         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; wr_fifo_num[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; wr_fifo_num[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; wr_fifo_num[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; wr_fifo_num[3]      ; Output   ; --            ; --            ; --                    ; --  ;
; wr_fifo_num[4]      ; Output   ; --            ; --            ; --                    ; --  ;
; wr_fifo_num[5]      ; Output   ; --            ; --            ; --                    ; --  ;
; wr_fifo_num[6]      ; Output   ; --            ; --            ; --                    ; --  ;
; wr_fifo_num[7]      ; Output   ; --            ; --            ; --                    ; --  ;
; wr_fifo_num[8]      ; Output   ; --            ; --            ; --                    ; --  ;
; wr_fifo_num[9]      ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_rd_clk      ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; rd_fifo_rst         ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; sdram_rd_b_addr[23] ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; sdram_rd_e_addr[23] ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; rd_fifo_rd_data[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_rd_data[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_rd_data[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_rd_data[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_rd_data[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_rd_data[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_rd_data[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_rd_data[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_rd_data[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_rd_data[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_rd_data[10] ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_rd_data[11] ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_rd_data[12] ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_rd_data[13] ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_rd_data[14] ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_rd_data[15] ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_num[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_num[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_num[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_num[3]      ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_num[4]      ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_num[5]      ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_num[6]      ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_num[7]      ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_num[8]      ; Output   ; --            ; --            ; --                    ; --  ;
; rd_fifo_num[9]      ; Output   ; --            ; --            ; --                    ; --  ;
; init_end            ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_clk_out       ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_cke           ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_cs_n          ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_ras_n         ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_cas_n         ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_we_n          ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_bank[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_bank[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_addr[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_addr[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_addr[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_addr[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_addr[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_addr[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_addr[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_addr[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_addr[8]       ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_addr[9]       ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_addr[10]      ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_addr[11]      ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_dqm[0]        ; Output   ; --            ; --            ; --                    ; --  ;
; sdram_dqm[1]        ; Output   ; --            ; --            ; --                    ; --  ;
; sys_clk             ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; sys_rst_n           ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; rd_fifo_rd_req      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; wr_burst_len[0]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_burst_len[1]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_burst_len[2]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_burst_len[3]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_burst_len[4]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_burst_len[5]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_burst_len[6]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_burst_len[7]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_burst_len[9]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_burst_len[8]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; read_valid          ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; rd_burst_len[9]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; rd_burst_len[8]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; rd_burst_len[7]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; rd_burst_len[6]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; rd_burst_len[5]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; rd_burst_len[4]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; rd_burst_len[3]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; rd_burst_len[2]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; rd_burst_len[1]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; rd_burst_len[0]     ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[21] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_wr_b_addr[21] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[22] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[22] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[0]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_rd_b_addr[9]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[0]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[9]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[1]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[10] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[1]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[10] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_rd_b_addr[2]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[11] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_wr_b_addr[2]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_wr_b_addr[11] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[3]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_rd_b_addr[12] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[3]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[12] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[4]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[13] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[4]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[13] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[5]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[14] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[5]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[14] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[6]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_rd_b_addr[15] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_wr_b_addr[6]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_wr_b_addr[15] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[7]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[16] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[7]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[16] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[8]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_rd_b_addr[17] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[8]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[17] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[18] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[18] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[19] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_wr_b_addr[19] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_b_addr[20] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_b_addr[20] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[22] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[21] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[20] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[19] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[18] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[17] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[16] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[15] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[14] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[13] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[12] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[11] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[10] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[9]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[8]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[7]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[6]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[5]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[4]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[3]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_rd_e_addr[2]  ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; sdram_rd_e_addr[1]  ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; sdram_rd_e_addr[0]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[22] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[21] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[20] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; sdram_wr_e_addr[19] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[18] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[17] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[16] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[15] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[14] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[13] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[12] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[11] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[10] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[9]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[8]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[7]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[6]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[5]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[4]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[3]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[2]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[1]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; sdram_wr_e_addr[0]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_fifo_wr_req      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_fifo_wr_data[0]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; wr_fifo_wr_data[1]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_fifo_wr_data[2]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_fifo_wr_data[3]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; wr_fifo_wr_data[4]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; wr_fifo_wr_data[5]  ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_fifo_wr_data[6]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; wr_fifo_wr_data[7]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; wr_fifo_wr_data[8]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; wr_fifo_wr_data[9]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; wr_fifo_wr_data[10] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_fifo_wr_data[11] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; wr_fifo_wr_data[12] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_fifo_wr_data[13] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_fifo_wr_data[14] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; wr_fifo_wr_data[15] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
+---------------------+----------+---------------+---------------+-----------------------+-----+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                          ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; sdram_dq[0]                                                                                                                                                                                  ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[0]~reg0feeder                                                                                        ; 0                 ; 6       ;
; sdram_dq[1]                                                                                                                                                                                  ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[1]~reg0feeder                                                                                        ; 0                 ; 6       ;
; sdram_dq[2]                                                                                                                                                                                  ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[2]~reg0                                                                                              ; 0                 ; 6       ;
; sdram_dq[3]                                                                                                                                                                                  ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[3]~reg0feeder                                                                                        ; 0                 ; 6       ;
; sdram_dq[4]                                                                                                                                                                                  ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[4]~reg0feeder                                                                                        ; 0                 ; 6       ;
; sdram_dq[5]                                                                                                                                                                                  ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[5]~reg0                                                                                              ; 0                 ; 6       ;
; sdram_dq[6]                                                                                                                                                                                  ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[6]~reg0feeder                                                                                        ; 0                 ; 6       ;
; sdram_dq[7]                                                                                                                                                                                  ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[7]~reg0                                                                                              ; 0                 ; 6       ;
; sdram_dq[8]                                                                                                                                                                                  ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[8]~reg0feeder                                                                                        ; 0                 ; 6       ;
; sdram_dq[9]                                                                                                                                                                                  ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[9]~reg0feeder                                                                                        ; 0                 ; 6       ;
; sdram_dq[10]                                                                                                                                                                                 ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[10]~reg0feeder                                                                                       ; 0                 ; 6       ;
; sdram_dq[11]                                                                                                                                                                                 ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[11]~reg0feeder                                                                                       ; 0                 ; 6       ;
; sdram_dq[12]                                                                                                                                                                                 ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[12]~reg0feeder                                                                                       ; 0                 ; 6       ;
; sdram_dq[13]                                                                                                                                                                                 ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[13]~reg0feeder                                                                                       ; 0                 ; 6       ;
; sdram_dq[14]                                                                                                                                                                                 ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[14]~reg0                                                                                             ; 0                 ; 6       ;
; sdram_dq[15]                                                                                                                                                                                 ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[15]~reg0feeder                                                                                       ; 0                 ; 6       ;
; wr_fifo_wr_clk                                                                                                                                                                               ;                   ;         ;
; wr_fifo_rst                                                                                                                                                                                  ;                   ;         ;
; rd_fifo_rd_clk                                                                                                                                                                               ;                   ;         ;
; rd_fifo_rst                                                                                                                                                                                  ;                   ;         ;
; sdram_rd_b_addr[23]                                                                                                                                                                          ;                   ;         ;
; sdram_rd_e_addr[23]                                                                                                                                                                          ;                   ;         ;
; sys_clk                                                                                                                                                                                      ;                   ;         ;
; sys_rst_n                                                                                                                                                                                    ;                   ;         ;
; rd_fifo_rd_req                                                                                                                                                                               ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|rdcnt_addr_ena                                                         ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|valid_rdreq                                                            ; 1                 ; 6       ;
; wr_burst_len[0]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~0                                                                                                         ; 1                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add0~0                                                                                                           ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add1~0                                                                                                                                             ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~0                                                                                                                                             ; 1                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Equal3~0                                                                                                         ; 1                 ; 6       ;
; wr_burst_len[1]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~2                                                                                                         ; 1                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add0~2                                                                                                           ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add1~2                                                                                                                                             ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~2                                                                                                                                             ; 1                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Equal3~0                                                                                                         ; 1                 ; 6       ;
; wr_burst_len[2]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add6~0                                                                                                           ; 0                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~4                                                                                                         ; 0                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add0~4                                                                                                           ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add1~4                                                                                                                                             ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~4                                                                                                                                             ; 0                 ; 6       ;
; wr_burst_len[3]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add6~2                                                                                                           ; 0                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~6                                                                                                         ; 0                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add0~6                                                                                                           ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add1~6                                                                                                                                             ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~6                                                                                                                                             ; 0                 ; 6       ;
; wr_burst_len[4]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add6~4                                                                                                           ; 0                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~8                                                                                                         ; 0                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add0~8                                                                                                           ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add1~8                                                                                                                                             ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~8                                                                                                                                             ; 0                 ; 6       ;
; wr_burst_len[5]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add6~6                                                                                                           ; 1                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~10                                                                                                        ; 1                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add0~10                                                                                                          ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add1~10                                                                                                                                            ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~10                                                                                                                                            ; 1                 ; 6       ;
; wr_burst_len[6]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add6~8                                                                                                           ; 0                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~12                                                                                                        ; 0                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add0~12                                                                                                          ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add1~12                                                                                                                                            ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~12                                                                                                                                            ; 0                 ; 6       ;
; wr_burst_len[7]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add6~10                                                                                                          ; 0                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~14                                                                                                        ; 0                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add0~14                                                                                                          ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add1~14                                                                                                                                            ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~14                                                                                                                                            ; 0                 ; 6       ;
; wr_burst_len[9]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add6~14                                                                                                          ; 1                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~18                                                                                                        ; 1                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add0~18                                                                                                          ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add1~18                                                                                                                                            ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~18                                                                                                                                            ; 1                 ; 6       ;
; wr_burst_len[8]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add6~12                                                                                                          ; 1                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~16                                                                                                        ; 1                 ; 6       ;
;      - sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add0~16                                                                                                          ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add1~16                                                                                                                                            ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~16                                                                                                                                            ; 1                 ; 6       ;
; read_valid                                                                                                                                                                                   ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_req~0                                                                                                                                     ; 1                 ; 6       ;
; rd_burst_len[9]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|LessThan3~18                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add3~18                                                                                                                                            ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~18                                                                                                                                            ; 0                 ; 6       ;
; rd_burst_len[8]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add3~16                                                                                                                                            ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|LessThan3~17                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~16                                                                                                                                            ; 0                 ; 6       ;
; rd_burst_len[7]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add3~14                                                                                                                                            ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|LessThan3~15                                                                                                                                       ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~14                                                                                                                                            ; 1                 ; 6       ;
; rd_burst_len[6]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add3~12                                                                                                                                            ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|LessThan3~13                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~12                                                                                                                                            ; 0                 ; 6       ;
; rd_burst_len[5]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add3~10                                                                                                                                            ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|LessThan3~11                                                                                                                                       ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~10                                                                                                                                            ; 1                 ; 6       ;
; rd_burst_len[4]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add3~8                                                                                                                                             ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|LessThan3~9                                                                                                                                        ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~8                                                                                                                                             ; 0                 ; 6       ;
; rd_burst_len[3]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add3~6                                                                                                                                             ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|LessThan3~7                                                                                                                                        ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~6                                                                                                                                             ; 1                 ; 6       ;
; rd_burst_len[2]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add3~4                                                                                                                                             ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|LessThan3~5                                                                                                                                        ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~4                                                                                                                                             ; 1                 ; 6       ;
; rd_burst_len[1]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add3~2                                                                                                                                             ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|LessThan3~3                                                                                                                                        ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~2                                                                                                                                             ; 1                 ; 6       ;
; rd_burst_len[0]                                                                                                                                                                              ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add3~0                                                                                                                                             ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|LessThan3~1                                                                                                                                        ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~0                                                                                                                                             ; 0                 ; 6       ;
; sdram_rd_b_addr[21]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~2                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~3                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~1                                                                                                                                ; 0                 ; 6       ;
; sdram_wr_b_addr[21]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~2                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~3                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~1                                                                                                                                ; 0                 ; 6       ;
; sdram_rd_b_addr[22]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~6                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~7                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~5                                                                                                                                ; 0                 ; 6       ;
; sdram_wr_b_addr[22]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~6                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~7                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~5                                                                                                                                ; 0                 ; 6       ;
; sdram_rd_b_addr[0]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]~14                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]~15                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]~13                                                                                                                                ; 0                 ; 6       ;
; sdram_rd_b_addr[9]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~10                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~11                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~9                                                                                                                                 ; 0                 ; 6       ;
; sdram_wr_b_addr[0]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]~14                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]~15                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]~13                                                                                                                                ; 0                 ; 6       ;
; sdram_wr_b_addr[9]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~10                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~11                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~9                                                                                                                                 ; 1                 ; 6       ;
; sdram_rd_b_addr[1]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[1]~22                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[1]~23                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[1]~21                                                                                                                                ; 1                 ; 6       ;
; sdram_rd_b_addr[10]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~18                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~19                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~17                                                                                                                               ; 0                 ; 6       ;
; sdram_wr_b_addr[1]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1]~22                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1]~23                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1]~21                                                                                                                                ; 0                 ; 6       ;
; sdram_wr_b_addr[10]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~18                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~19                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~17                                                                                                                               ; 0                 ; 6       ;
; sdram_rd_b_addr[2]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[2]~30                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[2]~31                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[2]~29                                                                                                                                ; 1                 ; 6       ;
; sdram_rd_b_addr[11]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~26                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~27                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~25                                                                                                                               ; 0                 ; 6       ;
; sdram_wr_b_addr[2]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[2]~30                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[2]~31                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[2]~29                                                                                                                                ; 0                 ; 6       ;
; sdram_wr_b_addr[11]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~26                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~27                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~25                                                                                                                               ; 1                 ; 6       ;
; sdram_rd_b_addr[3]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[3]~38                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[3]~39                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[3]~37                                                                                                                                ; 0                 ; 6       ;
; sdram_rd_b_addr[12]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]~34                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]~35                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]~33                                                                                                                               ; 1                 ; 6       ;
; sdram_wr_b_addr[3]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[3]~38                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[3]~39                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[3]~37                                                                                                                                ; 1                 ; 6       ;
; sdram_wr_b_addr[12]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~34                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~35                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~33                                                                                                                               ; 1                 ; 6       ;
; sdram_rd_b_addr[4]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[4]~46                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[4]~47                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[4]~45                                                                                                                                ; 1                 ; 6       ;
; sdram_rd_b_addr[13]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~42                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~43                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~41                                                                                                                               ; 0                 ; 6       ;
; sdram_wr_b_addr[4]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[4]~46                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[4]~47                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[4]~45                                                                                                                                ; 0                 ; 6       ;
; sdram_wr_b_addr[13]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]~42                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]~43                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]~41                                                                                                                               ; 1                 ; 6       ;
; sdram_rd_b_addr[5]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[5]~54                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[5]~55                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[5]~53                                                                                                                                ; 0                 ; 6       ;
; sdram_rd_b_addr[14]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~50                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~51                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~49                                                                                                                               ; 0                 ; 6       ;
; sdram_wr_b_addr[5]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[5]~54                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[5]~55                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[5]~53                                                                                                                                ; 1                 ; 6       ;
; sdram_wr_b_addr[14]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~50                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~51                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~49                                                                                                                               ; 0                 ; 6       ;
; sdram_rd_b_addr[6]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[6]~62                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[6]~63                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[6]~61                                                                                                                                ; 1                 ; 6       ;
; sdram_rd_b_addr[15]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]~58                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]~59                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]~57                                                                                                                               ; 0                 ; 6       ;
; sdram_wr_b_addr[6]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[6]~62                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[6]~63                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[6]~61                                                                                                                                ; 0                 ; 6       ;
; sdram_wr_b_addr[15]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]~58                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]~59                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]~57                                                                                                                               ; 1                 ; 6       ;
; sdram_rd_b_addr[7]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[7]~70                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[7]~71                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[7]~69                                                                                                                                ; 1                 ; 6       ;
; sdram_rd_b_addr[16]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]~66                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]~67                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]~65                                                                                                                               ; 0                 ; 6       ;
; sdram_wr_b_addr[7]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[7]~70                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[7]~71                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[7]~69                                                                                                                                ; 0                 ; 6       ;
; sdram_wr_b_addr[16]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~66                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~67                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~65                                                                                                                               ; 1                 ; 6       ;
; sdram_rd_b_addr[8]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]~78                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]~79                                                                                                                                ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]~77                                                                                                                                ; 1                 ; 6       ;
; sdram_rd_b_addr[17]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]~74                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]~75                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]~73                                                                                                                               ; 1                 ; 6       ;
; sdram_wr_b_addr[8]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]~78                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]~79                                                                                                                                ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]~77                                                                                                                                ; 0                 ; 6       ;
; sdram_wr_b_addr[17]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]~74                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]~75                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]~73                                                                                                                               ; 0                 ; 6       ;
; sdram_rd_b_addr[18]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~82                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~83                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~81                                                                                                                               ; 1                 ; 6       ;
; sdram_wr_b_addr[18]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~82                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~83                                                                                                                               ; 0                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~81                                                                                                                               ; 0                 ; 6       ;
; sdram_rd_b_addr[19]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~86                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~87                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~85                                                                                                                               ; 1                 ; 6       ;
; sdram_wr_b_addr[19]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~86                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~87                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~85                                                                                                                               ; 1                 ; 6       ;
; sdram_rd_b_addr[20]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~90                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~91                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~89                                                                                                                               ; 1                 ; 6       ;
; sdram_wr_b_addr[20]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]~90                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]~91                                                                                                                               ; 1                 ; 6       ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]~89                                                                                                                               ; 1                 ; 6       ;
; sdram_rd_e_addr[22]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~44                                                                                                                                            ; 0                 ; 6       ;
; sdram_rd_e_addr[21]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~42                                                                                                                                            ; 0                 ; 6       ;
; sdram_rd_e_addr[20]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~40                                                                                                                                            ; 0                 ; 6       ;
; sdram_rd_e_addr[19]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~38                                                                                                                                            ; 0                 ; 6       ;
; sdram_rd_e_addr[18]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~36                                                                                                                                            ; 0                 ; 6       ;
; sdram_rd_e_addr[17]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~34                                                                                                                                            ; 0                 ; 6       ;
; sdram_rd_e_addr[16]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~32                                                                                                                                            ; 0                 ; 6       ;
; sdram_rd_e_addr[15]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~30                                                                                                                                            ; 1                 ; 6       ;
; sdram_rd_e_addr[14]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~28                                                                                                                                            ; 1                 ; 6       ;
; sdram_rd_e_addr[13]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~26                                                                                                                                            ; 1                 ; 6       ;
; sdram_rd_e_addr[12]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~24                                                                                                                                            ; 0                 ; 6       ;
; sdram_rd_e_addr[11]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~22                                                                                                                                            ; 0                 ; 6       ;
; sdram_rd_e_addr[10]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~20                                                                                                                                            ; 0                 ; 6       ;
; sdram_rd_e_addr[9]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~18                                                                                                                                            ; 0                 ; 6       ;
; sdram_rd_e_addr[8]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~16                                                                                                                                            ; 0                 ; 6       ;
; sdram_rd_e_addr[7]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~14                                                                                                                                            ; 1                 ; 6       ;
; sdram_rd_e_addr[6]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~12                                                                                                                                            ; 0                 ; 6       ;
; sdram_rd_e_addr[5]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~10                                                                                                                                            ; 0                 ; 6       ;
; sdram_rd_e_addr[4]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~8                                                                                                                                             ; 0                 ; 6       ;
; sdram_rd_e_addr[3]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~6                                                                                                                                             ; 0                 ; 6       ;
; sdram_rd_e_addr[2]                                                                                                                                                                           ;                   ;         ;
; sdram_rd_e_addr[1]                                                                                                                                                                           ;                   ;         ;
; sdram_rd_e_addr[0]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add2~0                                                                                                                                             ; 0                 ; 6       ;
; sdram_wr_e_addr[22]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~44                                                                                                                                            ; 1                 ; 6       ;
; sdram_wr_e_addr[21]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~42                                                                                                                                            ; 1                 ; 6       ;
; sdram_wr_e_addr[20]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~40                                                                                                                                            ; 0                 ; 6       ;
; sdram_wr_e_addr[19]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~38                                                                                                                                            ; 1                 ; 6       ;
; sdram_wr_e_addr[18]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~36                                                                                                                                            ; 0                 ; 6       ;
; sdram_wr_e_addr[17]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~34                                                                                                                                            ; 0                 ; 6       ;
; sdram_wr_e_addr[16]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~32                                                                                                                                            ; 1                 ; 6       ;
; sdram_wr_e_addr[15]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~30                                                                                                                                            ; 0                 ; 6       ;
; sdram_wr_e_addr[14]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~28                                                                                                                                            ; 0                 ; 6       ;
; sdram_wr_e_addr[13]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~26                                                                                                                                            ; 0                 ; 6       ;
; sdram_wr_e_addr[12]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~24                                                                                                                                            ; 1                 ; 6       ;
; sdram_wr_e_addr[11]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~22                                                                                                                                            ; 0                 ; 6       ;
; sdram_wr_e_addr[10]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~20                                                                                                                                            ; 0                 ; 6       ;
; sdram_wr_e_addr[9]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~18                                                                                                                                            ; 0                 ; 6       ;
; sdram_wr_e_addr[8]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~16                                                                                                                                            ; 1                 ; 6       ;
; sdram_wr_e_addr[7]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~14                                                                                                                                            ; 0                 ; 6       ;
; sdram_wr_e_addr[6]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~12                                                                                                                                            ; 1                 ; 6       ;
; sdram_wr_e_addr[5]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~10                                                                                                                                            ; 0                 ; 6       ;
; sdram_wr_e_addr[4]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~8                                                                                                                                             ; 1                 ; 6       ;
; sdram_wr_e_addr[3]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~6                                                                                                                                             ; 1                 ; 6       ;
; sdram_wr_e_addr[2]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~4                                                                                                                                             ; 1                 ; 6       ;
; sdram_wr_e_addr[1]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~2                                                                                                                                             ; 1                 ; 6       ;
; sdram_wr_e_addr[0]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|Add0~0                                                                                                                                             ; 0                 ; 6       ;
; wr_fifo_wr_req                                                                                                                                                                               ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|valid_wrreq~0                                                        ; 1                 ; 6       ;
; wr_fifo_wr_data[0]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0  ; 0                 ; 6       ;
; wr_fifo_wr_data[1]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0  ; 0                 ; 6       ;
; wr_fifo_wr_data[2]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0  ; 1                 ; 6       ;
; wr_fifo_wr_data[3]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a0  ; 1                 ; 6       ;
; wr_fifo_wr_data[4]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4  ; 0                 ; 6       ;
; wr_fifo_wr_data[5]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4  ; 1                 ; 6       ;
; wr_fifo_wr_data[6]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4  ; 1                 ; 6       ;
; wr_fifo_wr_data[7]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a4  ; 0                 ; 6       ;
; wr_fifo_wr_data[8]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8  ; 0                 ; 6       ;
; wr_fifo_wr_data[9]                                                                                                                                                                           ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8  ; 0                 ; 6       ;
; wr_fifo_wr_data[10]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8  ; 1                 ; 6       ;
; wr_fifo_wr_data[11]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a8  ; 1                 ; 6       ;
; wr_fifo_wr_data[12]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12 ; 1                 ; 6       ;
; wr_fifo_wr_data[13]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12 ; 0                 ; 6       ;
; wr_fifo_wr_data[14]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12 ; 0                 ; 6       ;
; wr_fifo_wr_data[15]                                                                                                                                                                          ;                   ;         ;
;      - sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ram_block15a12 ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                           ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]   ; LCFF_X28_Y26_N17   ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|rdcnt_addr_ena                  ; LCCOMB_X27_Y30_N30 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|valid_rdreq                     ; LCCOMB_X27_Y30_N24 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|valid_wrreq~0                   ; LCCOMB_X25_Y31_N4  ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_ack_fall                                                                                           ; LCCOMB_X2_Y17_N0   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_ack_fall                                                                                           ; LCCOMB_X2_Y17_N8   ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; LCFF_X14_Y28_N31   ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|rdcnt_addr_ena                ; LCCOMB_X14_Y27_N6  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|valid_rdreq                   ; LCCOMB_X14_Y27_N18 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|valid_wrreq~0                 ; LCCOMB_X17_Y27_N6  ; 12      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|init_end                                                                  ; LCFF_X9_Y18_N1     ; 17      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|next_state.INIT_IDLE~0                                                    ; LCCOMB_X14_Y18_N16 ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|WideOr10~0                                                                ; LCCOMB_X7_Y23_N0   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state.RD_READ_DATA                                                    ; LCFF_X7_Y23_N13    ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_valid~0                                                           ; LCCOMB_X7_Y23_N30  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cur_state.WR_WRITE_DATA                                                 ; LCFF_X11_Y23_N1    ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en                                                             ; LCFF_X15_Y28_N13   ; 18      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                        ; PIN_P2             ; 469     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sys_rst_n                                                                                                                                      ; PIN_P1             ; 467     ; Async. clear, Latch enable ; yes    ; Global Clock         ; GCLK1            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                          ;
+-----------+----------+---------+----------------------+------------------+---------------------------+
; Name      ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------+----------+---------+----------------------+------------------+---------------------------+
; sys_clk   ; PIN_P2   ; 469     ; Global Clock         ; GCLK3            ; --                        ;
; sys_rst_n ; PIN_P1   ; 467     ; Global Clock         ; GCLK1            ; --                        ;
+-----------+----------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                          ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sys_rst_n                                                                                                                                                                     ; 46      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_ack_fall                                                                                                                          ; 23      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_ack_fall                                                                                                                          ; 23      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|cur_state[1]                                                                                           ; 23      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|LessThan0~44                                                                                                                               ; 23      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|LessThan1~44                                                                                                                               ; 23      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|cur_state[2]                                                                                           ; 22      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|cur_state[0]                                                                                           ; 21      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~20                                                                                                ; 21      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cur_state.WR_WRITE_BEGIN                                                                               ; 19      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|LessThan0~18                                                                                           ; 19      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en                                                                                            ; 18      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_ack~0                                                                                               ; 17      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cur_state.WR_ACTIVE                                                                                    ; 17      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|init_end                                                                                                 ; 17      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|valid_wrreq~0                                                ; 16      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                ; 16      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|WideOr10~0                                                                                               ; 16      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                  ; 16      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cur_state.WR_WRITE_DATA                                                                                ; 16      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state.RD_READ_DATA                                                                                   ; 16      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state.RD_READ_CMD                                                                                    ; 16      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state.RD_ACTIVE                                                                                      ; 16      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|valid_wrreq~0                                                  ; 16      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|next_state.INIT_IDLE~0                                                                                   ; 15      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|valid_rdreq                                                  ; 15      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|valid_rdreq                                                    ; 15      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|Equal0~0                                                                                                                                 ; 15      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[3]                       ; 14      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[2]                       ; 14      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[5]                       ; 14      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[6]                       ; 14      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[2]                     ; 12      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[5]                     ; 12      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|rdcnt_addr_ena                                               ; 12      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[0]                     ; 12      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[0]                       ; 12      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|rdcnt_addr_ena                                                 ; 12      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[0]                     ; 11      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[3]                     ; 11      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[6]                     ; 11      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]                     ; 11      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[2]                     ; 11      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[1]                     ; 11      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]                       ; 11      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[2]                       ; 11      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[1]                       ; 11      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[4]                       ; 11      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[7]                       ; 11      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[8]                       ; 11      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[1]                     ; 10      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[4]                     ; 10      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[7]                     ; 10      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[8]                     ; 10      ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_valid~0                                                                                          ; 10      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]                     ; 10      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]                     ; 10      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]                       ; 10      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]                       ; 10      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[0]                       ; 10      ;
; ~GND                                                                                                                                                                          ; 9       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[8]                     ; 9       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]                     ; 9       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[4]                     ; 9       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[8]                       ; 9       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]                       ; 9       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[4]                       ; 9       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[1]                       ; 9       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_bank[0]~1                                                                                                                          ; 9       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|Equal0~2                                                                                   ; 8       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_trc[0]                                                                                               ; 6       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cur_state.ATREF_END                                                                        ; 6       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[9]                       ; 6       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[10]                      ; 6       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|Equal1~1                                                                                                                                 ; 6       ;
; wr_burst_len[8]                                                                                                                                                               ; 5       ;
; wr_burst_len[9]                                                                                                                                                               ; 5       ;
; wr_burst_len[7]                                                                                                                                                               ; 5       ;
; wr_burst_len[6]                                                                                                                                                               ; 5       ;
; wr_burst_len[5]                                                                                                                                                               ; 5       ;
; wr_burst_len[4]                                                                                                                                                               ; 5       ;
; wr_burst_len[3]                                                                                                                                                               ; 5       ;
; wr_burst_len[2]                                                                                                                                                               ; 5       ;
; wr_burst_len[1]                                                                                                                                                               ; 5       ;
; wr_burst_len[0]                                                                                                                                                               ; 5       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cur_state.INIT_IDLE~_wirecell                                                                            ; 5       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[9]                     ; 5       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[10]                    ; 5       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|parity5                          ; 5       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state.RD_TRP                                                                                         ; 5       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_trc[1]                                                                                               ; 5       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state.RD_PLUS                                                                                        ; 5       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cur_state.WR_TRP                                                                                       ; 5       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cur_state.WR_TRCD                                                                                      ; 5       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cur_state.ATREF_PRECHARGE                                                                  ; 5       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cur_state.INIT_PRECHARGE                                                                                 ; 5       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|atref_req                                                                                  ; 5       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state.RD_PRECHARGE                                                                                   ; 5       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cur_state.INIT_Trc_2                                                                                     ; 5       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cur_state.INIT_Trc_1                                                                                     ; 5       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cur_state.INIT_IDLE                                                                                      ; 5       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|ram_address_a[9]~0                                             ; 5       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|rdptr_g[9]                                                   ; 5       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|rdptr_g[10]                                                  ; 5       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|rdptr_g[6]                                                   ; 5       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|rdptr_g[3]                                                   ; 5       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|cntr_cout[5]~0                    ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|_~0                               ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|parity11                          ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|ram_address_a[9]~0                                           ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|ram_address_b[9]~0                                           ; 4       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_trp[0]                                                                                               ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|_~5                              ; 4       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_trp[0]                                                                                             ; 4       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_cas_latency[0]                                                                                       ; 4       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state.RD_CAS_LATENCY                                                                                 ; 4       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_trc[0]                                                                                             ; 4       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_trp[0]                                                                                 ; 4       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_trc[0]                                                                                               ; 4       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state.RD_TRCD                                                                                        ; 4       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_trp[0]                                                                                               ; 4       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_trc[0]                                                                                 ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|_~4                                ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|_~2                                ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|parity5                            ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|cntr_cout[5]~0                      ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|_~1                                 ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|parity11                            ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[9]                     ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[10]                    ; 4       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state.RD_TERMINATE                                                                                   ; 4       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cur_state.INIT_MODE_RESGISTER                                                                            ; 4       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cur_state.WR_PRECHARGE                                                                                 ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_req                                                                                                                               ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor4                           ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor7                           ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor4                           ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor7                           ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|ram_address_b[9]~0                                             ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[9]                       ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[10]                      ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]     ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]     ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]     ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]    ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin|xor4                         ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin|xor7                         ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|rdptr_g[8]                                                   ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|rdptr_g[5]                                                   ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|rdptr_g[2]                                                   ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|rdptr_g[1]                                                   ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[3]  ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_gray2bin_ldb:rs_dgwp_gray2bin|xor4                         ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[6]  ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_gray2bin_ldb:rs_dgwp_gray2bin|xor7                         ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[9]  ; 4       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[10] ; 4       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|Equal1~0                                                                                                                                 ; 4       ;
; sdram_wr_b_addr[20]                                                                                                                                                           ; 3       ;
; sdram_rd_b_addr[20]                                                                                                                                                           ; 3       ;
; sdram_wr_b_addr[19]                                                                                                                                                           ; 3       ;
; sdram_rd_b_addr[19]                                                                                                                                                           ; 3       ;
; sdram_wr_b_addr[18]                                                                                                                                                           ; 3       ;
; sdram_rd_b_addr[18]                                                                                                                                                           ; 3       ;
; sdram_wr_b_addr[17]                                                                                                                                                           ; 3       ;
; sdram_wr_b_addr[8]                                                                                                                                                            ; 3       ;
; sdram_rd_b_addr[17]                                                                                                                                                           ; 3       ;
; sdram_rd_b_addr[8]                                                                                                                                                            ; 3       ;
; sdram_wr_b_addr[16]                                                                                                                                                           ; 3       ;
; sdram_wr_b_addr[7]                                                                                                                                                            ; 3       ;
; sdram_rd_b_addr[16]                                                                                                                                                           ; 3       ;
; sdram_rd_b_addr[7]                                                                                                                                                            ; 3       ;
; sdram_wr_b_addr[15]                                                                                                                                                           ; 3       ;
; sdram_wr_b_addr[6]                                                                                                                                                            ; 3       ;
; sdram_rd_b_addr[15]                                                                                                                                                           ; 3       ;
; sdram_rd_b_addr[6]                                                                                                                                                            ; 3       ;
; sdram_wr_b_addr[14]                                                                                                                                                           ; 3       ;
; sdram_wr_b_addr[5]                                                                                                                                                            ; 3       ;
; sdram_rd_b_addr[14]                                                                                                                                                           ; 3       ;
; sdram_rd_b_addr[5]                                                                                                                                                            ; 3       ;
; sdram_wr_b_addr[13]                                                                                                                                                           ; 3       ;
; sdram_wr_b_addr[4]                                                                                                                                                            ; 3       ;
; sdram_rd_b_addr[13]                                                                                                                                                           ; 3       ;
; sdram_rd_b_addr[4]                                                                                                                                                            ; 3       ;
; sdram_wr_b_addr[12]                                                                                                                                                           ; 3       ;
; sdram_wr_b_addr[3]                                                                                                                                                            ; 3       ;
; sdram_rd_b_addr[12]                                                                                                                                                           ; 3       ;
; sdram_rd_b_addr[3]                                                                                                                                                            ; 3       ;
; sdram_wr_b_addr[11]                                                                                                                                                           ; 3       ;
; sdram_wr_b_addr[2]                                                                                                                                                            ; 3       ;
; sdram_rd_b_addr[11]                                                                                                                                                           ; 3       ;
; sdram_rd_b_addr[2]                                                                                                                                                            ; 3       ;
; sdram_wr_b_addr[10]                                                                                                                                                           ; 3       ;
; sdram_wr_b_addr[1]                                                                                                                                                            ; 3       ;
; sdram_rd_b_addr[10]                                                                                                                                                           ; 3       ;
; sdram_rd_b_addr[1]                                                                                                                                                            ; 3       ;
; sdram_wr_b_addr[9]                                                                                                                                                            ; 3       ;
; sdram_wr_b_addr[0]                                                                                                                                                            ; 3       ;
; sdram_rd_b_addr[9]                                                                                                                                                            ; 3       ;
; sdram_rd_b_addr[0]                                                                                                                                                            ; 3       ;
; sdram_wr_b_addr[22]                                                                                                                                                           ; 3       ;
; sdram_rd_b_addr[22]                                                                                                                                                           ; 3       ;
; sdram_wr_b_addr[21]                                                                                                                                                           ; 3       ;
; sdram_rd_b_addr[21]                                                                                                                                                           ; 3       ;
; rd_burst_len[0]                                                                                                                                                               ; 3       ;
; rd_burst_len[1]                                                                                                                                                               ; 3       ;
; rd_burst_len[2]                                                                                                                                                               ; 3       ;
; rd_burst_len[3]                                                                                                                                                               ; 3       ;
; rd_burst_len[4]                                                                                                                                                               ; 3       ;
; rd_burst_len[5]                                                                                                                                                               ; 3       ;
; rd_burst_len[6]                                                                                                                                                               ; 3       ;
; rd_burst_len[7]                                                                                                                                                               ; 3       ;
; rd_burst_len[8]                                                                                                                                                               ; 3       ;
; rd_burst_len[9]                                                                                                                                                               ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]~89                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~89                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~85                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~85                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~81                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~81                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]~73                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]~77                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]~73                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]~77                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~65                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[7]~69                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]~65                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[7]~69                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]~57                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[6]~61                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]~57                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[6]~61                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~49                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[5]~53                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~49                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[5]~53                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]~41                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[4]~45                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~41                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[4]~45                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~33                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[3]~37                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]~33                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[3]~37                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~25                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[2]~29                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~25                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[2]~29                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~17                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1]~21                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~17                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[1]~21                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~9                                                                                                                         ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]~13                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~9                                                                                                                         ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]~13                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~5                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~5                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~1                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~1                                                                                                                        ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_trp[1]                                                                                               ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]~90                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~90                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~86                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~86                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~82                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~82                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]~74                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]~78                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]~74                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]~78                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~66                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[7]~70                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]~66                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[7]~70                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]~58                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[6]~62                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]~58                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[6]~62                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~50                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[5]~54                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~50                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[5]~54                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]~42                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[4]~46                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~42                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[4]~46                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~34                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[3]~38                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]~34                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[3]~38                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~26                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[2]~30                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~26                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[2]~30                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~18                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1]~22                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~18                                                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[1]~22                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~10                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]~14                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~10                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]~14                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~6                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~6                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~2                                                                                                                        ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~2                                                                                                                        ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_trp[1]                                                                                             ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_cas_latency[1]                                                                                       ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_trc[1]                                                                                             ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_trp[1]                                                                                 ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_trc[1]                                                                                               ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_trp[1]                                                                                               ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|wr_en                                                                                                  ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_trc[1]                                                                                 ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state.RD_END                                                                                         ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|rd_en                                                                                                  ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cur_state.WR_END                                                                                       ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Equal3~6                                                                                               ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cur_state.WR_IDLE                                                                                      ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cur_state.ATREF_IDLE                                                                       ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|atref_end                                                                                  ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_end                                                                                                   ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cur_state.INIT_END                                                                                       ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]     ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]     ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]     ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_ack                                                                                                   ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|rdptr_g[7]                                                   ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|rdptr_g[4]                                                   ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|rdptr_g[0]                                                   ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[1]  ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[2]  ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[5]  ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[8]  ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_cmd[2]~2                                                                                                                           ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_cmd[2]~1                                                                                                                           ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_burst[6]                                                                                           ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_burst[7]                                                                                           ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_burst[4]                                                                                           ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_burst[5]                                                                                           ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_burst[2]                                                                                           ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_burst[3]                                                                                           ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_burst[0]                                                                                           ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_burst[1]                                                                                           ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_burst[8]                                                                                           ; 3       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_burst[9]                                                                                           ; 3       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_req                                                                                                                               ; 3       ;
; rd_fifo_rd_req                                                                                                                                                                ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|_~1                               ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_ack_d1                                                                                                                            ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|_~7                              ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|_~2                              ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|_~1                              ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_ack~1                                                                                               ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|p0addr                                                       ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Equal4~6                                                                                                 ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|atref_en                                                                                               ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us[1]                                                                                ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us[0]                                                                                ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us[4]                                                                                ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us[2]                                                                                ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us[3]                                                                                ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us[5]                                                                                ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us[8]                                                                                ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us[6]                                                                                ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us[7]                                                                                ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us[9]                                                                                ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|LessThan2~2                                                                                                                                ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state.RD_IDLE                                                                                        ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|Equal2~4                                                                                                 ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|_~6                                ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|_~2                                 ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:rdempty_eq_comp|aneb_result_wire[0]                 ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:rdempty_eq_comp|aneb_result_wire[0]~5               ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:rdempty_eq_comp|aneb_result_wire[0]~4               ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_end~0                                                                                               ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector7~0                                                                                              ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Equal3~5                                                                                                 ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Equal3~4                                                                                                 ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cur_state.ATREF_ATREF                                                                      ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cur_state.INIT_AT_REFRESH_2                                                                              ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cur_state.INIT_AT_REFRESH_1                                                                              ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|always1~0                                                                                              ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_end                                                                                                 ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|_~0                                 ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor1                           ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor1                           ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]     ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]     ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]     ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]     ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|cmpr_636:rdempty_eq_comp|aneb_result_wire[0]~6                 ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|rdptr_g[1]                                                     ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|rdptr_g[0]                                                     ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|rdptr_g[3]                                                     ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|cmpr_636:rdempty_eq_comp|aneb_result_wire[0]~4                 ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|rdptr_g[2]                                                     ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|rdptr_g[5]                                                     ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|rdptr_g[4]                                                     ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|rdptr_g[7]                                                     ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|rdptr_g[6]                                                     ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|rdptr_g[9]                                                     ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|rdptr_g[8]                                                     ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|rdptr_g[10]                                                    ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin|xor1                         ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[0]  ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_gray2bin_ldb:rs_dgwp_gray2bin|xor1                         ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[4]  ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe20a[7]  ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_plus[6]                                                                                              ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_plus[7]                                                                                              ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_plus[4]                                                                                              ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_plus[5]                                                                                              ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_plus[2]                                                                                              ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_plus[3]                                                                                              ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_plus[0]                                                                                              ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_plus[1]                                                                                              ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_plus[8]                                                                                              ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_plus[9]                                                                                              ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_wait_200us[13]                                                                                       ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_wait_200us[12]                                                                                       ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_wait_200us[10]                                                                                       ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_wait_200us[9]                                                                                        ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_wait_200us[8]                                                                                        ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_wait_200us[11]                                                                                       ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_wait_200us[7]                                                                                        ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_wait_200us[6]                                                                                        ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_wait_200us[5]                                                                                        ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_wait_200us[4]                                                                                        ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_wait_200us[3]                                                                                        ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_wait_200us[2]                                                                                        ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_wait_200us[1]                                                                                        ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_wait_200us[0]                                                                                        ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~18                                                                                                ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~16                                                                                                ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~14                                                                                                ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~12                                                                                                ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~10                                                                                                ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~8                                                                                                 ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~6                                                                                                 ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~4                                                                                                 ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~2                                                                                                 ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Add3~0                                                                                                 ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_burst[8]                                                                                             ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_burst[9]                                                                                             ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Add6~16                                                                                                  ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_burst[6]                                                                                             ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_burst[7]                                                                                             ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_burst[4]                                                                                             ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_burst[5]                                                                                             ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_burst[2]                                                                                             ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_burst[3]                                                                                             ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_burst[0]                                                                                             ; 2       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_burst[1]                                                                                             ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|op_2~18                                                        ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|op_2~16                                                        ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|op_2~14                                                        ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|op_2~12                                                        ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|op_2~10                                                        ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|op_2~8                                                         ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|op_2~6                                                         ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|op_2~4                                                         ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|op_2~2                                                         ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|op_2~0                                                         ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|op_1~18                                                      ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|op_1~16                                                      ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|op_1~14                                                      ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|op_1~12                                                      ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|op_1~10                                                      ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|op_1~8                                                       ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|op_1~6                                                       ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|op_1~4                                                       ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|op_1~2                                                       ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|op_1~0                                                       ; 2       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|p0addr~feeder                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]~feeder                         ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]~feeder                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|p0addr~feeder                                                  ; 1       ;
; wr_fifo_wr_data[15]                                                                                                                                                           ; 1       ;
; wr_fifo_wr_data[14]                                                                                                                                                           ; 1       ;
; wr_fifo_wr_data[13]                                                                                                                                                           ; 1       ;
; wr_fifo_wr_data[12]                                                                                                                                                           ; 1       ;
; wr_fifo_wr_data[11]                                                                                                                                                           ; 1       ;
; wr_fifo_wr_data[10]                                                                                                                                                           ; 1       ;
; wr_fifo_wr_data[9]                                                                                                                                                            ; 1       ;
; wr_fifo_wr_data[8]                                                                                                                                                            ; 1       ;
; wr_fifo_wr_data[7]                                                                                                                                                            ; 1       ;
; wr_fifo_wr_data[6]                                                                                                                                                            ; 1       ;
; wr_fifo_wr_data[5]                                                                                                                                                            ; 1       ;
; wr_fifo_wr_data[4]                                                                                                                                                            ; 1       ;
; wr_fifo_wr_data[3]                                                                                                                                                            ; 1       ;
; wr_fifo_wr_data[2]                                                                                                                                                            ; 1       ;
; wr_fifo_wr_data[1]                                                                                                                                                            ; 1       ;
; wr_fifo_wr_data[0]                                                                                                                                                            ; 1       ;
; wr_fifo_wr_req                                                                                                                                                                ; 1       ;
; sdram_wr_e_addr[0]                                                                                                                                                            ; 1       ;
; sdram_wr_e_addr[1]                                                                                                                                                            ; 1       ;
; sdram_wr_e_addr[2]                                                                                                                                                            ; 1       ;
; sdram_wr_e_addr[3]                                                                                                                                                            ; 1       ;
; sdram_wr_e_addr[4]                                                                                                                                                            ; 1       ;
; sdram_wr_e_addr[5]                                                                                                                                                            ; 1       ;
; sdram_wr_e_addr[6]                                                                                                                                                            ; 1       ;
; sdram_wr_e_addr[7]                                                                                                                                                            ; 1       ;
; sdram_wr_e_addr[8]                                                                                                                                                            ; 1       ;
; sdram_wr_e_addr[9]                                                                                                                                                            ; 1       ;
; sdram_wr_e_addr[10]                                                                                                                                                           ; 1       ;
; sdram_wr_e_addr[11]                                                                                                                                                           ; 1       ;
; sdram_wr_e_addr[12]                                                                                                                                                           ; 1       ;
; sdram_wr_e_addr[13]                                                                                                                                                           ; 1       ;
; sdram_wr_e_addr[14]                                                                                                                                                           ; 1       ;
; sdram_wr_e_addr[15]                                                                                                                                                           ; 1       ;
; sdram_wr_e_addr[16]                                                                                                                                                           ; 1       ;
; sdram_wr_e_addr[17]                                                                                                                                                           ; 1       ;
; sdram_wr_e_addr[18]                                                                                                                                                           ; 1       ;
; sdram_wr_e_addr[19]                                                                                                                                                           ; 1       ;
; sdram_wr_e_addr[20]                                                                                                                                                           ; 1       ;
; sdram_wr_e_addr[21]                                                                                                                                                           ; 1       ;
; sdram_wr_e_addr[22]                                                                                                                                                           ; 1       ;
; sdram_rd_e_addr[0]                                                                                                                                                            ; 1       ;
; sdram_rd_e_addr[1]                                                                                                                                                            ; 1       ;
; sdram_rd_e_addr[2]                                                                                                                                                            ; 1       ;
; sdram_rd_e_addr[3]                                                                                                                                                            ; 1       ;
; sdram_rd_e_addr[4]                                                                                                                                                            ; 1       ;
; sdram_rd_e_addr[5]                                                                                                                                                            ; 1       ;
; sdram_rd_e_addr[6]                                                                                                                                                            ; 1       ;
; sdram_rd_e_addr[7]                                                                                                                                                            ; 1       ;
; sdram_rd_e_addr[8]                                                                                                                                                            ; 1       ;
; sdram_rd_e_addr[9]                                                                                                                                                            ; 1       ;
; sdram_rd_e_addr[10]                                                                                                                                                           ; 1       ;
; sdram_rd_e_addr[11]                                                                                                                                                           ; 1       ;
; sdram_rd_e_addr[12]                                                                                                                                                           ; 1       ;
; sdram_rd_e_addr[13]                                                                                                                                                           ; 1       ;
; sdram_rd_e_addr[14]                                                                                                                                                           ; 1       ;
; sdram_rd_e_addr[15]                                                                                                                                                           ; 1       ;
; sdram_rd_e_addr[16]                                                                                                                                                           ; 1       ;
; sdram_rd_e_addr[17]                                                                                                                                                           ; 1       ;
; sdram_rd_e_addr[18]                                                                                                                                                           ; 1       ;
; sdram_rd_e_addr[19]                                                                                                                                                           ; 1       ;
; sdram_rd_e_addr[20]                                                                                                                                                           ; 1       ;
; sdram_rd_e_addr[21]                                                                                                                                                           ; 1       ;
; sdram_rd_e_addr[22]                                                                                                                                                           ; 1       ;
; read_valid                                                                                                                                                                    ; 1       ;
; sdram_dq[15]~15                                                                                                                                                               ; 1       ;
; sdram_dq[14]~14                                                                                                                                                               ; 1       ;
; sdram_dq[13]~13                                                                                                                                                               ; 1       ;
; sdram_dq[12]~12                                                                                                                                                               ; 1       ;
; sdram_dq[11]~11                                                                                                                                                               ; 1       ;
; sdram_dq[10]~10                                                                                                                                                               ; 1       ;
; sdram_dq[9]~9                                                                                                                                                                 ; 1       ;
; sdram_dq[8]~8                                                                                                                                                                 ; 1       ;
; sdram_dq[7]~7                                                                                                                                                                 ; 1       ;
; sdram_dq[6]~6                                                                                                                                                                 ; 1       ;
; sdram_dq[5]~5                                                                                                                                                                 ; 1       ;
; sdram_dq[4]~4                                                                                                                                                                 ; 1       ;
; sdram_dq[3]~3                                                                                                                                                                 ; 1       ;
; sdram_dq[2]~2                                                                                                                                                                 ; 1       ;
; sdram_dq[1]~1                                                                                                                                                                 ; 1       ;
; sdram_dq[0]~0                                                                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|_~8                               ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|_~7                               ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|_~6                               ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|_~5                               ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|sub_parity12a2                    ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|sub_parity12a1                    ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|sub_parity12a0                    ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|_~11                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|_~10                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|_~9                              ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[0]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[0]~10                  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[3]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[3]~9                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[1]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[1]~8                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[2]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[2]~7                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|_~4                               ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[5]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[5]~6                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|_~3                               ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[4]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[4]~5                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[7]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[7]~4                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[6]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[6]~3                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[9]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[9]~2                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[8]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[8]~1                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|_~2                               ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe23a[10] ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[10]~0                  ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_trp~2                                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_trp~1                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|_~10                               ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|_~9                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|_~8                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|_~8                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|_~7                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|_~8                              ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a2                    ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a1                    ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a0                    ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:wrfull_eq_comp|aneb_result_wire[0]~5                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[0]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[3]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:wrfull_eq_comp|data_wire[2]~0                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[1]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:wrfull_eq_comp|aneb_result_wire[0]~4                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:wrfull_eq_comp|aneb_result_wire[0]~3                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[2]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[5]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:wrfull_eq_comp|aneb_result_wire[0]~2                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[4]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[7]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:wrfull_eq_comp|aneb_result_wire[0]~1                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[6]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[9]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:wrfull_eq_comp|aneb_result_wire[0]~0                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[8]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22|dffe24a[10] ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]~91                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~91                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~87                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~87                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~83                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~83                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]~75                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]~79                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]~75                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]~79                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~67                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[7]~71                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]~67                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[7]~71                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]~59                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[6]~63                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]~59                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[6]~63                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~51                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[5]~55                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~51                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[5]~55                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]~43                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[4]~47                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~43                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[4]~47                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~35                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[3]~39                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]~35                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[3]~39                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~27                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[2]~31                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~27                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[2]~31                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~19                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1]~23                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~19                                                                                                                       ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[1]~23                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~11                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]~15                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~11                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]~15                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~7                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~7                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_ack_d2                                                                                                                            ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~3                                                                                                                        ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_ack_d2                                                                                                                            ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~3                                                                                                                        ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_trp~2                                                                                              ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_trp~1                                                                                              ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector7~2                                                                                              ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector6~0                                                                                              ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_cas_latency~1                                                                                        ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_trc~2                                                                                              ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cnt_trc~1                                                                                              ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_trp~2                                                                                  ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_trp~1                                                                                  ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_trc~2                                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cnt_trc~1                                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector5~0                                                                                              ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_trp~2                                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_trp~1                                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|next_state.WR_TERMINATE~0                                                                              ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|Decoder0~0                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_trc~2                                                                                  ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_trc~1                                                                                  ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us~6                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us~5                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us~4                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us~3                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us~2                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us~1                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cnt_15us~0                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector10~1                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector10~0                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector9~0                                                                                              ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state.RD_IDLE~0                                                                                      ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_trc~1                                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_trc~0                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|_~7                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a2                      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a1                      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a0                      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|_~6                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|sub_parity12a2                      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|sub_parity12a1                      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|sub_parity12a0                      ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector11~0                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Equal3~6                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|delayed_wrptr_g[1]                                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|delayed_wrptr_g[0]                                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|delayed_wrptr_g[3]                                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|delayed_wrptr_g[2]                                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|delayed_wrptr_g[5]                                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|delayed_wrptr_g[4]                                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|delayed_wrptr_g[7]                                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|delayed_wrptr_g[6]                                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|delayed_wrptr_g[9]                                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|delayed_wrptr_g[8]                                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|delayed_wrptr_g[10]                                            ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[9]~9                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[10]~8                  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[8]~7                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|_~6                              ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]~6                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]~5                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|_~4                              ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]~4                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|_~3                              ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[4]~3                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]~2                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[2]~1                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[1]~0                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|rdcnt_addr_ena~1                                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|rdcnt_addr_ena~0                                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|_~0                              ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|delayed_wrptr_g[0]                                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|delayed_wrptr_g[1]                                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|delayed_wrptr_g[2]                                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|delayed_wrptr_g[3]                                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|delayed_wrptr_g[4]                                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|delayed_wrptr_g[5]                                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|delayed_wrptr_g[6]                                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|delayed_wrptr_g[7]                                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|delayed_wrptr_g[8]                                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|delayed_wrptr_g[9]                                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|delayed_wrptr_g[10]                                          ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_data[15]~15                                                                                   ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_data[14]~14                                                                                   ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_data[13]~13                                                                                   ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_data[12]~12                                                                                   ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_data[11]~11                                                                                   ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_data[10]~10                                                                                   ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_data[9]~9                                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_data[8]~8                                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_data[7]~7                                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_data[6]~6                                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_data[5]~5                                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_data[4]~4                                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_data[3]~3                                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_data[2]~2                                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_data[1]~1                                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_data[0]~0                                                                                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[7]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[7]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[6]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[6]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[5]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[5]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[4]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[4]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[3]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[3]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[2]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[2]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[1]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]~_emulated                                                                                                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~_emulated                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~_emulated                                                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector3~0                                                                                            ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector4~1                                                                                            ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector4~0                                                                                            ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector2~0                                                                                            ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector1~0                                                                                            ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|Selector1~1                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|Selector1~0                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|next_state.RD_TERMINATE~0                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Equal4~5                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Equal4~4                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Equal4~3                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Equal4~2                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Equal4~1                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Equal4~0                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector7~1                                                                                              ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|Selector0~1                                                                                              ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|Selector0~0                                                                                              ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|next_state.WR_WRITE_BEGIN~0                                                                            ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|next_state.ATREF_ATREF~0                                                                   ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|next_state.RD_READ_CMD~0                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|next_state.INIT_MODE_RESGISTER~0                                                                         ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|next_state.INIT_AT_REFRESH_2~0                                                                           ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|next_state.INIT_AT_REFRESH_1~0                                                                           ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector0~0                                                                                            ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cur_state.WR_TERMINATE                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|next_state.WR_ACTIVE~0                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|Selector0~1                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|Selector0~0                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|Selector2~0                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|atref_req~0                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|Equal0~1                                                                                   ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|Equal0~0                                                                                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_req~0                                                                                                                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_req~0                                                                                                                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|LessThan2~1                                                                                                                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|LessThan2~0                                                                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_end~0                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|next_state.RD_ACTIVE~0                                                                                   ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|Selector2~0                                                                                              ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|Selector1~0                                                                                              ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|Equal2~3                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|Equal2~2                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|Equal2~1                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|Equal2~0                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cur_state.INIT_END~0                                                                                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[9]~9                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[10]~8                    ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[8]~7                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|_~5                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[7]~6                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[6]~5                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[5]~4                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|_~3                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[4]~3                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[3]~2                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[2]~1                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|_~1                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|counter7a[1]~0                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|_~0                                ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[0]~10                    ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[3]~9                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[1]~8                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[2]~7                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|_~5                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[5]~6                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|_~4                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[4]~5                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[7]~4                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[6]~3                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[9]~2                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[8]~1                     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|_~3                                 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|counter13a[10]~0                    ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector27~0                                                                                             ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]      ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10]     ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:rdempty_eq_comp|aneb_result_wire[0]~3               ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:rdempty_eq_comp|aneb_result_wire[0]~2               ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:rdempty_eq_comp|aneb_result_wire[0]~1               ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:rdempty_eq_comp|aneb_result_wire[0]~0               ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[0]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[1]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[2]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[3]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[4]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[5]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[6]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[7]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[8]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[9]  ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a[10] ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector6~0                                                                                            ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector15~0                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector7~0                                                                                            ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector16~0                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector8~0                                                                                            ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector17~0                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector9~0                                                                                            ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector18~0                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector10~0                                                                                           ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector19~0                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector11~0                                                                                           ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector20~0                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector12~0                                                                                           ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector21~0                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector13~0                                                                                           ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector22~0                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector14~0                                                                                           ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector23~0                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector15~0                                                                                           ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector24~0                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector16~0                                                                                           ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector25~0                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector17~0                                                                                           ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector26~0                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_bank~1                                                                                        ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_bank~1                                                                                          ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_bank~0                                                                                        ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_bank~0                                                                                          ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector5~1                                                                                            ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Equal3~5                                                                                               ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Equal3~4                                                                                               ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Equal3~3                                                                                               ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Equal3~2                                                                                               ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Equal3~1                                                                                               ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Equal3~0                                                                                               ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|Selector5~0                                                                                            ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Selector14~0                                                                                             ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Equal3~3                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Equal3~2                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Equal3~1                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|Equal3~0                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|init_cmd~0                                                                                               ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|WideOr4~0                                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|WideOr5                                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|Mux0~2                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|Mux0~1                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|Mux0~0                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|atref_cmd~0                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|Mux2~3                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|Mux2~2                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|Mux2~1                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|Mux2~0                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|Mux1~2                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|Mux1~1                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit|Mux1~0                                                                                                 ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_cmd~0                                                                                           ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|WideOr3~0                                                                                                ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|Selector3~0                                                                                              ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor9                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor8                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor6                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor6                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor5                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor5                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor3                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor3                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor2                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor2                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin|xor0                           ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin|xor0                           ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[15]~reg0                                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[14]~reg0                                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[13]~reg0                                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[12]~reg0                                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[11]~reg0                                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[10]~reg0                                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[9]~reg0                                                                                      ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                              ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF  ; Location                                           ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------+----------------------+-----------------+-----------------+
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ALTSYNCRAM   ; AUTO ; True Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; yes                     ; yes                    ; no                      ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 4    ; None ; M4K_X26_Y30, M4K_X26_Y32, M4K_X26_Y33, M4K_X26_Y31 ; Don't care           ; Don't care      ; Don't care      ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; yes                     ; yes                    ; no                      ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 4    ; None ; M4K_X13_Y30, M4K_X13_Y29, M4K_X13_Y28, M4K_X13_Y27 ; Don't care           ; Don't care      ; Don't care      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,453 / 94,460 ( 2 % ) ;
; C16 interconnects           ; 58 / 3,315 ( 2 % )     ;
; C4 interconnects            ; 867 / 60,840 ( 1 % )   ;
; Direct links                ; 300 / 94,460 ( < 1 % ) ;
; Global clocks               ; 2 / 16 ( 13 % )        ;
; Local interconnects         ; 447 / 33,216 ( 1 % )   ;
; R24 interconnects           ; 63 / 3,091 ( 2 % )     ;
; R4 interconnects            ; 888 / 81,294 ( 1 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.44) ; Number of LABs  (Total = 72) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 4                            ;
; 2                                           ; 5                            ;
; 3                                           ; 0                            ;
; 4                                           ; 2                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 2                            ;
; 10                                          ; 3                            ;
; 11                                          ; 7                            ;
; 12                                          ; 4                            ;
; 13                                          ; 1                            ;
; 14                                          ; 2                            ;
; 15                                          ; 2                            ;
; 16                                          ; 39                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.00) ; Number of LABs  (Total = 72) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 52                           ;
; 1 Clock                            ; 61                           ;
; 1 Clock enable                     ; 25                           ;
; 1 Sync. clear                      ; 4                            ;
; 1 Sync. load                       ; 1                            ;
; 2 Async. clears                    ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.49) ; Number of LABs  (Total = 72) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 2                            ;
; 3                                            ; 0                            ;
; 4                                            ; 5                            ;
; 5                                            ; 2                            ;
; 6                                            ; 1                            ;
; 7                                            ; 4                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 0                            ;
; 11                                           ; 3                            ;
; 12                                           ; 4                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 2                            ;
; 16                                           ; 1                            ;
; 17                                           ; 1                            ;
; 18                                           ; 4                            ;
; 19                                           ; 3                            ;
; 20                                           ; 4                            ;
; 21                                           ; 2                            ;
; 22                                           ; 4                            ;
; 23                                           ; 2                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
; 26                                           ; 4                            ;
; 27                                           ; 5                            ;
; 28                                           ; 5                            ;
; 29                                           ; 2                            ;
; 30                                           ; 2                            ;
; 31                                           ; 3                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.13) ; Number of LABs  (Total = 72) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 7                            ;
; 2                                               ; 4                            ;
; 3                                               ; 6                            ;
; 4                                               ; 3                            ;
; 5                                               ; 5                            ;
; 6                                               ; 2                            ;
; 7                                               ; 5                            ;
; 8                                               ; 2                            ;
; 9                                               ; 7                            ;
; 10                                              ; 4                            ;
; 11                                              ; 8                            ;
; 12                                              ; 8                            ;
; 13                                              ; 4                            ;
; 14                                              ; 1                            ;
; 15                                              ; 1                            ;
; 16                                              ; 4                            ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 0                            ;
; 20                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 15.56) ; Number of LABs  (Total = 72) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 5                            ;
; 4                                            ; 4                            ;
; 5                                            ; 2                            ;
; 6                                            ; 0                            ;
; 7                                            ; 5                            ;
; 8                                            ; 2                            ;
; 9                                            ; 2                            ;
; 10                                           ; 3                            ;
; 11                                           ; 6                            ;
; 12                                           ; 2                            ;
; 13                                           ; 3                            ;
; 14                                           ; 2                            ;
; 15                                           ; 1                            ;
; 16                                           ; 1                            ;
; 17                                           ; 2                            ;
; 18                                           ; 2                            ;
; 19                                           ; 4                            ;
; 20                                           ; 1                            ;
; 21                                           ; 2                            ;
; 22                                           ; 4                            ;
; 23                                           ; 3                            ;
; 24                                           ; 2                            ;
; 25                                           ; 3                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 2                            ;
; 29                                           ; 1                            ;
; 30                                           ; 2                            ;
; 31                                           ; 3                            ;
; 32                                           ; 0                            ;
; 33                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                    ;
+-----------------------+----------------------+-------------------+
; Source Clock(s)       ; Destination Clock(s) ; Delay Added in ns ;
+-----------------------+----------------------+-------------------+
; sys_clk,sys_rst_n,I/O ; sys_clk              ; 92.6              ;
; I/O                   ; sys_clk              ; 15.3              ;
+-----------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                 ;
+----------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                ; Destination Register                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------+
; sys_rst_n                                                      ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[8]  ; 2.233             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[6]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[6]  ; 1.985             ;
; sdram_wr_b_addr[6]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[6]  ; 1.985             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[6]~61         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[6]  ; 1.985             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[5]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[5]  ; 1.922             ;
; sdram_wr_b_addr[5]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[5]  ; 1.922             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[5]~53         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[5]  ; 1.922             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[4]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[4]    ; 1.904             ;
; sdram_rd_b_addr[4]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[4]    ; 1.904             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[4]~45         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[4]    ; 1.904             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[1]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[1]    ; 1.900             ;
; sdram_rd_b_addr[1]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[1]    ; 1.900             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[1]~21         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[1]    ; 1.900             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]~13         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[0]    ; 1.897             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[0]    ; 1.897             ;
; sdram_rd_b_addr[0]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[0]    ; 1.897             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[6]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[6]    ; 1.856             ;
; sdram_rd_b_addr[6]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[6]    ; 1.856             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[6]~61         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[6]    ; 1.856             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[8]  ; 1.849             ;
; sdram_wr_b_addr[8]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[8]  ; 1.849             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]~77         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[8]  ; 1.849             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~_emulated ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[2]    ; 1.820             ;
; sdram_rd_b_addr[11]                                            ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[2]    ; 1.820             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~25        ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[2]    ; 1.820             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[0]  ; 1.812             ;
; sdram_wr_b_addr[0]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[0]  ; 1.812             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]~13         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[0]  ; 1.812             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[4]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[4]  ; 1.765             ;
; sdram_wr_b_addr[4]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[4]  ; 1.765             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[4]~45         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[4]  ; 1.765             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[3]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[3]    ; 1.737             ;
; sdram_rd_b_addr[3]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[3]    ; 1.737             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[3]~37         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[3]    ; 1.737             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[8]    ; 1.735             ;
; sdram_rd_b_addr[8]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[8]    ; 1.735             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]~77         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[8]    ; 1.735             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[2]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[2]    ; 1.730             ;
; sdram_rd_b_addr[2]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[2]    ; 1.730             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[2]~29         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[2]    ; 1.730             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[2]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[2]  ; 1.583             ;
; sdram_wr_b_addr[2]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[2]  ; 1.583             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[2]~29         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[2]  ; 1.583             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[3]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[3]  ; 1.569             ;
; sdram_wr_b_addr[3]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[3]  ; 1.569             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[3]~37         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[3]  ; 1.569             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[1]  ; 1.557             ;
; sdram_wr_b_addr[1]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[1]  ; 1.557             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1]~21         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[1]  ; 1.557             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[7]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[7]    ; 1.557             ;
; sdram_rd_b_addr[7]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[7]    ; 1.557             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[7]~69         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[7]    ; 1.557             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~_emulated ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[1]  ; 1.544             ;
; sdram_wr_b_addr[10]                                            ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[1]  ; 1.544             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~17        ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[1]  ; 1.544             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[7]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[7]  ; 1.543             ;
; sdram_wr_b_addr[7]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[7]  ; 1.543             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[7]~69         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[7]  ; 1.543             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[0]    ; 1.478             ;
; sdram_rd_b_addr[9]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[0]    ; 1.478             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~9          ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[0]    ; 1.478             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~_emulated ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[7]  ; 1.434             ;
; sdram_wr_b_addr[16]                                            ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[7]  ; 1.434             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~65        ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[7]  ; 1.434             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~_emulated ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[1]    ; 1.430             ;
; sdram_rd_b_addr[10]                                            ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[1]    ; 1.430             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~17        ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[1]    ; 1.430             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~_emulated ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[11]   ; 1.398             ;
; sdram_rd_b_addr[20]                                            ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[11]   ; 1.398             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~89        ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[11]   ; 1.398             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~_emulated ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_bank[0]    ; 1.379             ;
; sdram_rd_b_addr[21]                                            ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_bank[0]    ; 1.379             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~1         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_bank[0]    ; 1.379             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~_emulated ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[2]  ; 1.371             ;
; sdram_wr_b_addr[11]                                            ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[2]  ; 1.371             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~25        ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[2]  ; 1.371             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[5]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[5]    ; 1.318             ;
; sdram_rd_b_addr[5]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[5]    ; 1.318             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[5]~53         ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[5]    ; 1.318             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~_emulated  ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[0]  ; 1.270             ;
; sdram_wr_b_addr[9]                                             ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[0]  ; 1.270             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~9          ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[0]  ; 1.270             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~_emulated ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[5]  ; 1.234             ;
; sdram_wr_b_addr[14]                                            ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[5]  ; 1.234             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~49        ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[5]  ; 1.234             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~_emulated ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[3]  ; 1.226             ;
; sdram_wr_b_addr[12]                                            ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[3]  ; 1.226             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~33        ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[3]  ; 1.226             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~_emulated ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[5]    ; 1.164             ;
; sdram_rd_b_addr[14]                                            ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[5]    ; 1.164             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~49        ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[5]    ; 1.164             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~_emulated ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[4]    ; 1.161             ;
; sdram_rd_b_addr[13]                                            ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[4]    ; 1.161             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~41        ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[4]    ; 1.161             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~_emulated ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[9]  ; 1.153             ;
; sdram_wr_b_addr[18]                                            ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[9]  ; 1.153             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~81        ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[9]  ; 1.153             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~_emulated ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[10] ; 1.142             ;
; sdram_wr_b_addr[19]                                            ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[10] ; 1.142             ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~85        ; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[10] ; 1.142             ;
+----------------------------------------------------------------+------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device EP2C35F672C6 for design "sdram_fifo_axi"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C50F672C6 is compatible
    Info (176445): Device EP2C70F672C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 214 pins of 214 total pins
    Info (169086): Pin sdram_dq[0] not assigned to an exact location on the device
    Info (169086): Pin sdram_dq[1] not assigned to an exact location on the device
    Info (169086): Pin sdram_dq[2] not assigned to an exact location on the device
    Info (169086): Pin sdram_dq[3] not assigned to an exact location on the device
    Info (169086): Pin sdram_dq[4] not assigned to an exact location on the device
    Info (169086): Pin sdram_dq[5] not assigned to an exact location on the device
    Info (169086): Pin sdram_dq[6] not assigned to an exact location on the device
    Info (169086): Pin sdram_dq[7] not assigned to an exact location on the device
    Info (169086): Pin sdram_dq[8] not assigned to an exact location on the device
    Info (169086): Pin sdram_dq[9] not assigned to an exact location on the device
    Info (169086): Pin sdram_dq[10] not assigned to an exact location on the device
    Info (169086): Pin sdram_dq[11] not assigned to an exact location on the device
    Info (169086): Pin sdram_dq[12] not assigned to an exact location on the device
    Info (169086): Pin sdram_dq[13] not assigned to an exact location on the device
    Info (169086): Pin sdram_dq[14] not assigned to an exact location on the device
    Info (169086): Pin sdram_dq[15] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_clk not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_rst not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_num[0] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_num[1] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_num[2] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_num[3] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_num[4] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_num[5] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_num[6] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_num[7] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_num[8] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_num[9] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_clk not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rst not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[23] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[23] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_data[0] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_data[1] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_data[2] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_data[3] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_data[4] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_data[5] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_data[6] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_data[7] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_data[8] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_data[9] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_data[10] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_data[11] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_data[12] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_data[13] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_data[14] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_data[15] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_num[0] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_num[1] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_num[2] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_num[3] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_num[4] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_num[5] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_num[6] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_num[7] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_num[8] not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_num[9] not assigned to an exact location on the device
    Info (169086): Pin init_end not assigned to an exact location on the device
    Info (169086): Pin sdram_clk_out not assigned to an exact location on the device
    Info (169086): Pin sdram_cke not assigned to an exact location on the device
    Info (169086): Pin sdram_cs_n not assigned to an exact location on the device
    Info (169086): Pin sdram_ras_n not assigned to an exact location on the device
    Info (169086): Pin sdram_cas_n not assigned to an exact location on the device
    Info (169086): Pin sdram_we_n not assigned to an exact location on the device
    Info (169086): Pin sdram_bank[0] not assigned to an exact location on the device
    Info (169086): Pin sdram_bank[1] not assigned to an exact location on the device
    Info (169086): Pin sdram_addr[0] not assigned to an exact location on the device
    Info (169086): Pin sdram_addr[1] not assigned to an exact location on the device
    Info (169086): Pin sdram_addr[2] not assigned to an exact location on the device
    Info (169086): Pin sdram_addr[3] not assigned to an exact location on the device
    Info (169086): Pin sdram_addr[4] not assigned to an exact location on the device
    Info (169086): Pin sdram_addr[5] not assigned to an exact location on the device
    Info (169086): Pin sdram_addr[6] not assigned to an exact location on the device
    Info (169086): Pin sdram_addr[7] not assigned to an exact location on the device
    Info (169086): Pin sdram_addr[8] not assigned to an exact location on the device
    Info (169086): Pin sdram_addr[9] not assigned to an exact location on the device
    Info (169086): Pin sdram_addr[10] not assigned to an exact location on the device
    Info (169086): Pin sdram_addr[11] not assigned to an exact location on the device
    Info (169086): Pin sdram_dqm[0] not assigned to an exact location on the device
    Info (169086): Pin sdram_dqm[1] not assigned to an exact location on the device
    Info (169086): Pin sys_clk not assigned to an exact location on the device
    Info (169086): Pin sys_rst_n not assigned to an exact location on the device
    Info (169086): Pin rd_fifo_rd_req not assigned to an exact location on the device
    Info (169086): Pin wr_burst_len[0] not assigned to an exact location on the device
    Info (169086): Pin wr_burst_len[1] not assigned to an exact location on the device
    Info (169086): Pin wr_burst_len[2] not assigned to an exact location on the device
    Info (169086): Pin wr_burst_len[3] not assigned to an exact location on the device
    Info (169086): Pin wr_burst_len[4] not assigned to an exact location on the device
    Info (169086): Pin wr_burst_len[5] not assigned to an exact location on the device
    Info (169086): Pin wr_burst_len[6] not assigned to an exact location on the device
    Info (169086): Pin wr_burst_len[7] not assigned to an exact location on the device
    Info (169086): Pin wr_burst_len[9] not assigned to an exact location on the device
    Info (169086): Pin wr_burst_len[8] not assigned to an exact location on the device
    Info (169086): Pin read_valid not assigned to an exact location on the device
    Info (169086): Pin rd_burst_len[9] not assigned to an exact location on the device
    Info (169086): Pin rd_burst_len[8] not assigned to an exact location on the device
    Info (169086): Pin rd_burst_len[7] not assigned to an exact location on the device
    Info (169086): Pin rd_burst_len[6] not assigned to an exact location on the device
    Info (169086): Pin rd_burst_len[5] not assigned to an exact location on the device
    Info (169086): Pin rd_burst_len[4] not assigned to an exact location on the device
    Info (169086): Pin rd_burst_len[3] not assigned to an exact location on the device
    Info (169086): Pin rd_burst_len[2] not assigned to an exact location on the device
    Info (169086): Pin rd_burst_len[1] not assigned to an exact location on the device
    Info (169086): Pin rd_burst_len[0] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[21] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[21] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[22] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[22] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[0] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[9] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[0] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[9] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[1] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[10] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[1] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[10] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[2] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[11] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[2] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[11] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[3] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[12] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[3] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[12] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[4] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[13] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[4] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[13] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[5] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[14] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[5] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[14] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[6] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[15] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[6] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[15] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[7] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[16] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[7] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[16] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[8] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[17] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[8] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[17] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[18] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[18] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[19] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[19] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_b_addr[20] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_b_addr[20] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[22] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[21] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[20] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[19] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[18] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[17] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[16] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[15] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[14] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[13] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[12] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[11] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[10] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[9] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[8] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[7] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[6] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[5] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[4] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[3] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[2] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[1] not assigned to an exact location on the device
    Info (169086): Pin sdram_rd_e_addr[0] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[22] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[21] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[20] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[19] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[18] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[17] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[16] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[15] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[14] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[13] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[12] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[11] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[10] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[9] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[8] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[7] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[6] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[5] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[4] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[3] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[2] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[1] not assigned to an exact location on the device
    Info (169086): Pin sdram_wr_e_addr[0] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_req not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_data[0] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_data[1] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_data[2] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_data[3] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_data[4] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_data[5] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_data[6] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_data[7] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_data[8] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_data[9] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_data[10] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_data[11] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_data[12] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_data[13] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_data[14] not assigned to an exact location on the device
    Info (169086): Pin wr_fifo_wr_data[15] not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 46 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_5lj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_prn1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe22|dffe23a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe18|dffe19a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sdram_fifo_axi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node sys_clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node sys_rst_n (placed in PIN P1 (CLK3, LVDSCLK1n, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~2
        Info (176357): Destination node sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~2
        Info (176357): Destination node sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~6
        Info (176357): Destination node sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~6
        Info (176357): Destination node sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]~14
        Info (176357): Destination node sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~10
        Info (176357): Destination node sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]~14
        Info (176357): Destination node sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~10
        Info (176357): Destination node sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[1]~22
        Info (176357): Destination node sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~18
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 212 (unused VREF, 3.3V VCCIO, 137 input, 59 output, 16 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.34 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 75 output pins without output pin load capacitance assignment
    Info (306007): Pin "sdram_dq[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dq[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dq[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dq[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dq[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dq[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dq[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dq[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dq[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dq[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dq[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dq[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dq[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dq[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dq[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dq[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "wr_fifo_num[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "wr_fifo_num[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "wr_fifo_num[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "wr_fifo_num[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "wr_fifo_num[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "wr_fifo_num[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "wr_fifo_num[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "wr_fifo_num[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "wr_fifo_num[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "wr_fifo_num[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_rd_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_rd_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_rd_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_rd_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_rd_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_rd_data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_rd_data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_rd_data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_rd_data[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_rd_data[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_rd_data[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_rd_data[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_rd_data[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_rd_data[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_rd_data[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_rd_data[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_num[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_num[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_num[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_num[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_num[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_num[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_num[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_num[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_num[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "rd_fifo_num[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "init_end" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_clk_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_cke" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_cs_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_ras_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_cas_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_we_n" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_bank[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_bank[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_addr[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_addr[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_addr[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_addr[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_addr[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_addr[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_addr[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_addr[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_addr[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_addr[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_addr[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_addr[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dqm[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "sdram_dqm[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/output_files/sdram_fifo_axi.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5712 megabytes
    Info: Processing ended: Tue Jul 11 14:22:14 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:14


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/output_files/sdram_fifo_axi.fit.smsg.


