Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Thu Apr 18 14:24:33 2024
| Host             : kharp running 64-bit major release  (build 9200)
| Command          : report_power -file msys_wrapper_power_routed.rpt -pb msys_wrapper_power_summary_routed.pb -rpx msys_wrapper_power_routed.rpx
| Design           : msys_wrapper
| Device           : xc7a100tcsg324-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 5.977        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 5.835        |
| Device Static (W)        | 0.141        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 57.7         |
| Junction Temperature (C) | 52.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.080 |       12 |       --- |             --- |
| Slice Logic              |     1.343 |    97969 |       --- |             --- |
|   LUT as Logic           |     1.245 |    51475 |     63400 |           81.19 |
|   F7/F8 Muxes            |     0.089 |    32415 |     63400 |           51.13 |
|   Register               |     0.006 |     9774 |    126800 |            7.71 |
|   CARRY4                 |     0.002 |      469 |     15850 |            2.96 |
|   LUT as Distributed RAM |    <0.001 |      160 |     19000 |            0.84 |
|   LUT as Shift Register  |    <0.001 |      106 |     19000 |            0.56 |
|   Others                 |     0.000 |     1093 |       --- |             --- |
| Signals                  |     4.130 |    27702 |       --- |             --- |
| Block RAM                |     0.163 |    104.5 |       135 |           77.41 |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| DSPs                     |     0.002 |        3 |       240 |            1.25 |
| I/O                      |     0.011 |       95 |       210 |           45.24 |
| Static Power             |     0.141 |          |           |                 |
| Total                    |     5.977 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     5.754 |       5.706 |      0.048 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.080 |       0.059 |      0.021 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.019 |       0.013 |      0.006 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------+-----------------------------------------------------------------------------+-----------------+
| Clock                                                  | Domain                                                                      | Constraint (ns) |
+--------------------------------------------------------+-----------------------------------------------------------------------------+-----------------+
| clk_main_100meg                                        | msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0                             |            10.0 |
| clk_serial_40meg                                       | msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0                             |            25.0 |
| clkfbout_msys_clk_wiz_0_0                              | msys_i/clk_wiz_0/inst/clkfbout_msys_clk_wiz_0_0                             |            10.0 |
| msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | msys_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                         |            33.3 |
| msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                                 |            33.3 |
| msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[0]    | msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0] |            10.0 |
| msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]    | msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[1]                         |            10.0 |
| msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[2]    | msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[1] |            10.0 |
| msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]    | msys_i/serial_adc_pwm_top_0/U0/fsm/CURRENT_STATE[3]                         |            10.0 |
| sys_clock                                              | sys_clock                                                                   |            10.0 |
+--------------------------------------------------------+-----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| msys_wrapper                |     5.835 |
|   msys_i                    |     5.824 |
|     axi_iic_0               |     0.002 |
|       U0                    |     0.002 |
|     axi_quad_spi_0          |     0.006 |
|       U0                    |     0.006 |
|     axi_quad_spi_1          |     0.007 |
|       U0                    |     0.007 |
|     axi_timer_0             |     0.003 |
|       U0                    |     0.003 |
|     clk_wiz_0               |     0.107 |
|       inst                  |     0.107 |
|     i2s_receiver_0          |     0.004 |
|       inst                  |     0.004 |
|     microblaze_0            |     0.014 |
|       U0                    |     0.014 |
|     microblaze_0_axi_intc   |     0.001 |
|       U0                    |     0.001 |
|     microblaze_0_axi_periph |     0.001 |
|       xbar                  |     0.001 |
|     serial_adc_pwm_top_0    |     5.676 |
|       U0                    |     5.676 |
+-----------------------------+-----------+


