// Seed: 3583802091
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always force id_2 = 1;
endmodule
module module_1 (
    input  wor  id_0,
    input  wor  id_1,
    input  tri0 id_2,
    input  tri  id_3,
    input  wand id_4,
    output wire id_5,
    output wand id_6,
    output tri1 id_7
);
  logic [7:0] id_9;
  wire id_10;
  tri0 id_11 = 1;
  wire id_12;
  wire id_13;
  pmos (1, 1, id_9[1'b0==1 : 1]);
  wire id_14 = !id_2;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_12,
      id_12,
      id_13
  );
endmodule
